Analysis & Synthesis report for experiment2
Mon Mar 02 14:57:48 2020
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |experiment2|custom_dram_component:custom_dram_component_0|state
 11. State Machine - |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated
 17. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated
 18. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated
 19. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 20. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 25. Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 26. Source assignments for custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_vv62:auto_generated
 27. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 28. Source assignments for experiment2_cmd_xbar_demux:cmd_xbar_demux
 29. Source assignments for experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001
 30. Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux
 31. Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux_001
 32. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002
 33. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_003
 34. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_004
 35. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_005
 36. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_006
 37. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_007
 38. Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_008
 39. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a
 40. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram
 41. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b
 42. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram
 43. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component
 44. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component
 46. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 48. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 49. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 50. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 51. Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy
 52. Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo
 53. Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo
 54. Parameter Settings for User Entity Instance: custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator
 56. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator
 57. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator
 58. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator
 59. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator
 60. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_green_o_s1_translator
 61. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_red_o_s1_translator
 62. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:push_button_i_s1_translator
 63. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switch_i_s1_translator
 64. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 65. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator
 66. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent
 67. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent
 68. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent
 69. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent
 72. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
 75. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent
 78. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent
 81. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent
 84. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent
 87. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 90. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
 93. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: experiment2_addr_router:addr_router|experiment2_addr_router_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: experiment2_addr_router_001:addr_router_001|experiment2_addr_router_001_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode
 99. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_003|experiment2_id_router_002_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_004|experiment2_id_router_002_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_005|experiment2_id_router_002_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_006|experiment2_id_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_007|experiment2_id_router_002_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_008|experiment2_id_router_002_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter
107. Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
108. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
109. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
110. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
115. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
116. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
117. Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
118. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter
119. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001
120. Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
121. Partition Dependent Files
122. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
123. Registers Removed During Synthesis
124. Multiplexer Restructuring Statistics (Restructuring Performed)
125. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
126. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001"
127. Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter"
128. Port Connectivity Checks: "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
129. Port Connectivity Checks: "experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "altera_reset_controller:rst_controller"
132. Port Connectivity Checks: "experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode"
133. Port Connectivity Checks: "experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode"
134. Port Connectivity Checks: "experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode"
135. Port Connectivity Checks: "altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
136. Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
137. Port Connectivity Checks: "altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
138. Port Connectivity Checks: "altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
139. Port Connectivity Checks: "altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
140. Port Connectivity Checks: "altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
141. Port Connectivity Checks: "altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
142. Port Connectivity Checks: "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
143. Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
144. Port Connectivity Checks: "altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator"
145. Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
146. Port Connectivity Checks: "altera_merlin_slave_translator:switch_i_s1_translator"
147. Port Connectivity Checks: "altera_merlin_slave_translator:push_button_i_s1_translator"
148. Port Connectivity Checks: "altera_merlin_slave_translator:led_red_o_s1_translator"
149. Port Connectivity Checks: "altera_merlin_slave_translator:led_green_o_s1_translator"
150. Port Connectivity Checks: "altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator"
151. Port Connectivity Checks: "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator"
152. Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
153. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator"
154. Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator"
155. Port Connectivity Checks: "custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0"
156. Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"
157. Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0"
158. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
159. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
160. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
161. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component"
162. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_pib:the_experiment2_cpu_0_nios2_oci_pib"
163. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifowp_inc:experiment2_cpu_0_nios2_oci_fifowp_inc_fifowp"
164. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace|experiment2_cpu_0_nios2_oci_td_mode:experiment2_cpu_0_nios2_oci_trc_ctrl_td_mode"
165. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace"
166. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk"
167. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk"
168. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component"
169. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug"
170. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci"
171. Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench"
172. Port Connectivity Checks: "experiment2_cpu_0:cpu_0"
173. SignalTap II Logic Analyzer Settings
174. Elapsed Time Per Partition
175. Analysis & Synthesis Messages
176. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 02 14:57:48 2020          ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Full Version ;
; Revision Name                      ; experiment2                                    ;
; Top-level Entity Name              ; experiment2                                    ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; experiment2        ; experiment2        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                  ; Library         ;
+--------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; experiment2/synthesis/experiment2.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/experiment2.v                                            ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_irq_mapper.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_irq_mapper.sv                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_width_adapter.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_width_adapter.sv                ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_arbitrator.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_arbitrator.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv               ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv             ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv             ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv                 ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_reset_controller.v                     ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_reset_controller.v                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_reset_synchronizer.v                   ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_reset_synchronizer.v                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv                ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_id_router_002.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv                  ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_id_router_001.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_001.sv                  ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_id_router.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router.sv                      ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_addr_router_001.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_addr_router_001.sv                ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_addr_router.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_addr_router.sv                    ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_avalon_sc_fifo.v                       ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v                       ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_slave_agent.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv                  ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_master_agent.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_master_agent.sv                 ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_slave_translator.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv             ; lib_experiment2 ;
; experiment2/synthesis/submodules/altera_merlin_master_translator.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_master_translator.sv            ; lib_experiment2 ;
; experiment2/synthesis/submodules/custom_dram_component.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/custom_dram_component.sv                      ; lib_experiment2 ;
; experiment2/synthesis/submodules/dual_port_RAM0.v                              ; yes             ; User Wizard-Generated File   ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/dual_port_RAM0.v                              ; lib_experiment2 ;
; experiment2/synthesis/submodules/custom_counter_component.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/custom_counter_component.sv                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/custom_counter_unit.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/custom_counter_unit.sv                        ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v                     ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_LED_RED_O.v                       ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_LED_RED_O.v                       ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v                   ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v                   ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_SWITCH_I.v                        ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_SWITCH_I.v                        ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_jtag_uart_0.v                     ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_jtag_uart_0.v                     ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_sram_0.v                          ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_sram_0.v                          ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0.v                           ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v                           ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_sysclk.v  ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_tck.v     ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_wrapper.v ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_oci_test_bench.v            ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0_oci_test_bench.v            ; lib_experiment2 ;
; experiment2/synthesis/submodules/experiment2_cpu_0_test_bench.v                ; yes             ; User Verilog HDL File        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0_test_bench.v                ; lib_experiment2 ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;                 ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;                 ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;                 ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;                 ;
; aglobal120.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc                                                                                 ;                 ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;                 ;
; altrom.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altrom.inc                                                                                     ;                 ;
; altram.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altram.inc                                                                                     ;                 ;
; altdpram.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;                 ;
; db/altsyncram_hhg1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_hhg1.tdf                                                         ;                 ;
; db/altsyncram_ihg1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_ihg1.tdf                                                         ;                 ;
; db/altsyncram_ub82.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_ub82.tdf                                                         ;                 ;
; db/altsyncram_e502.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_e502.tdf                                                         ;                 ;
; altera_std_synchronizer.v                                                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                      ;                 ;
; sld_virtual_jtag_basic.v                                                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                       ;                 ;
; scfifo.tdf                                                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;                 ;
; a_regfifo.inc                                                                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;                 ;
; a_dpfifo.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;                 ;
; a_i2fifo.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;                 ;
; a_fffifo.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;                 ;
; a_f2fifo.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;                 ;
; db/scfifo_1n21.tdf                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/scfifo_1n21.tdf                                                             ;                 ;
; db/a_dpfifo_8t21.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/a_dpfifo_8t21.tdf                                                           ;                 ;
; db/a_fefifo_7cf.tdf                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/a_fefifo_7cf.tdf                                                            ;                 ;
; db/cntr_rj7.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cntr_rj7.tdf                                                                ;                 ;
; db/dpram_5h21.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/dpram_5h21.tdf                                                              ;                 ;
; db/altsyncram_9tl1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_9tl1.tdf                                                         ;                 ;
; db/cntr_fjb.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cntr_fjb.tdf                                                                ;                 ;
; alt_jtag_atlantic.v                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                            ;                 ;
; db/altsyncram_vv62.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_vv62.tdf                                                         ;                 ;
; sld_signaltap.vhd                                                              ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                              ;                 ;
; sld_ela_control.vhd                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                            ;                 ;
; lpm_shiftreg.tdf                                                               ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                               ;                 ;
; lpm_constant.inc                                                               ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                               ;                 ;
; dffeea.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/dffeea.inc                                                                                     ;                 ;
; sld_mbpmg.vhd                                                                  ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                  ;                 ;
; sld_ela_trigger_flow_mgr.vhd                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                   ;                 ;
; sld_buffer_manager.vhd                                                         ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                         ;                 ;
; db/altsyncram_qs14.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_qs14.tdf                                                         ;                 ;
; db/altsyncram_2hq1.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/altsyncram_2hq1.tdf                                                         ;                 ;
; altdpram.tdf                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                   ;                 ;
; memmodes.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                 ;                 ;
; a_hdffe.inc                                                                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                    ;                 ;
; alt_le_rden_reg.inc                                                            ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                            ;                 ;
; altsyncram.inc                                                                 ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                 ;                 ;
; lpm_mux.tdf                                                                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                    ;                 ;
; muxlut.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/muxlut.inc                                                                                     ;                 ;
; bypassff.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;                 ;
; altshift.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.inc                                                                                   ;                 ;
; db/mux_7oc.tdf                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/mux_7oc.tdf                                                                 ;                 ;
; lpm_decode.tdf                                                                 ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                 ;                 ;
; declut.inc                                                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/declut.inc                                                                                     ;                 ;
; lpm_compare.inc                                                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;                 ;
; db/decode_rqf.tdf                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/decode_rqf.tdf                                                              ;                 ;
; lpm_counter.tdf                                                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                ;                 ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;                 ;
; cmpconst.inc                                                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                   ;                 ;
; lpm_counter.inc                                                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;                 ;
; alt_counter_stratix.inc                                                        ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                        ;                 ;
; db/cntr_4ci.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cntr_4ci.tdf                                                                ;                 ;
; db/cmpr_acc.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cmpr_acc.tdf                                                                ;                 ;
; db/cntr_m4j.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cntr_m4j.tdf                                                                ;                 ;
; db/cntr_qbi.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cntr_qbi.tdf                                                                ;                 ;
; db/cmpr_9cc.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cmpr_9cc.tdf                                                                ;                 ;
; db/cntr_gui.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cntr_gui.tdf                                                                ;                 ;
; db/cmpr_5cc.tdf                                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/db/cmpr_5cc.tdf                                                                ;                 ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;                 ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction       ; c:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ;                 ;
+--------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                 ; IP Include File                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; qsys                            ; 12.0sp2 ; N/A          ; N/A          ; |experiment2                                                                                                                    ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/experiment2.v                                 ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo    ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo             ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                              ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                          ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_avalon_sc_fifo           ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                               ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_merlin_burst_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_burst_adapter:burst_adapter                                                                          ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv     ;
; Altera ; altera_merlin_master_agent      ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_master_agent.sv      ;
; Altera ; altera_merlin_master_agent      ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent                     ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_master_agent.sv      ;
; Altera ; altera_merlin_master_translator ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_translator:cpu_0_data_master_translator                                                       ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_master_translator.sv ;
; Altera ; altera_merlin_master_translator ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_master_translator.sv ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent      ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent         ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent                                 ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent                                   ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent                               ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent                       ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_agent       ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent                                    ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator                                ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator                                   ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:led_green_o_s1_translator                                                           ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:led_red_o_s1_translator                                                             ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:push_button_i_s1_translator                                                         ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator                                                 ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_translator  ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_slave_translator:switch_i_s1_translator                                                              ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_width_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_width_adapter:width_adapter                                                                          ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_merlin_width_adapter     ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_merlin_width_adapter:width_adapter_001                                                                      ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_reset_controller         ; 12.0    ; N/A          ; N/A          ; |experiment2|altera_reset_controller:rst_controller                                                                             ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/altera_reset_controller.v          ;
; Altera ; RAM: 2-PORT                     ; N/A     ; N/A          ; N/A          ; |experiment2|custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0                                   ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/dual_port_RAM0.v                   ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_LED_GREEN_O:led_green_o                                                                                ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v          ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_LED_RED_O:led_red_o                                                                                    ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_LED_RED_O.v            ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_PUSH_BUTTON_I:push_button_i                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v        ;
; Altera ; altera_avalon_pio               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_SWITCH_I:switch_i                                                                                      ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_SWITCH_I.v             ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_addr_router:addr_router                                                                                ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_addr_router.sv         ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_addr_router_001:addr_router_001                                                                        ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_addr_router_001.sv     ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux:cmd_xbar_demux                                                                          ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux                                                                          ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux_001                                                                      ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv      ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv  ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux                                                                              ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv        ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux_001                                                                          ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv        ;
; Altera ; altera_nios2_qsys               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_cpu_0:cpu_0                                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v                ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router:id_router                                                                                    ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router.sv           ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_001:id_router_001                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_001.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_002                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_003                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_004                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_005                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_006                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_007                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_merlin_router            ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_id_router_002:id_router_008                                                                            ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_id_router_002.sv       ;
; Altera ; altera_irq_mapper               ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_irq_mapper:irq_mapper                                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_irq_mapper.sv          ;
; Altera ; altera_avalon_jtag_uart         ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0                                                                                ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_jtag_uart_0.v          ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_004                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_005                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_006                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_007                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_demultiplexer     ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_demux_002:rsp_xbar_demux_008                                                                  ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv  ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_mux:rsp_xbar_mux                                                                              ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv        ;
; Altera ; altera_merlin_multiplexer       ; 12.0    ; N/A          ; N/A          ; |experiment2|experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                      ; C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; no          ; No relevant changes     ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                                                                                   ;
+-----------------------------------------------+-----------------------------------------------------------+-------------------+----------+--------------------------------+--------------------------------+
; Hierarchy                                     ; File Name                                                 ; Relative Location ; Change   ; Old                            ; New                            ;
+-----------------------------------------------+-----------------------------------------------------------+-------------------+----------+--------------------------------+--------------------------------+
; custom_dram_component:custom_dram_component_0 ; experiment2/synthesis/submodules/custom_dram_component.sv ; Project Directory ; Checksum ; f6647cd375e128949a5c73fb2e1ada ; 3694fea75ecefd5fcaf61503af9ab2 ;
+-----------------------------------------------+-----------------------------------------------------------+-------------------+----------+--------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name    ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |experiment2                                                                                                            ; 2007 (1)          ; 1255 (0)     ; 19456       ; 0            ; 0       ; 0         ; 16   ; 0            ; |experiment2                                                                                                                                                                                                                                                                                                                                ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                               ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                             ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                         ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                        ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                              ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                          ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                      ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 20 (20)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; lib_experiment2 ;
;    |altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                               ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                           ; lib_experiment2 ;
;    |altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                        ; lib_experiment2 ;
;    |altera_merlin_master_translator:cpu_0_data_master_translator|                                                       ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                                                                   ; lib_experiment2 ;
;    |altera_merlin_master_translator:cpu_0_instruction_master_translator|                                                ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                                                                                            ; lib_experiment2 ;
;    |altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                    ; lib_experiment2 ;
;    |altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                           ; lib_experiment2 ;
;    |altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|                       ; 18 (10)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                   ; lib_experiment2 ;
;       |altera_merlin_burst_uncompressor:uncompressor|                                                                   ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; lib_experiment2 ;
;    |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                                  ; 10 (10)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                                                                                                              ; lib_experiment2 ;
;    |altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|                                ; 4 (4)             ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator                                                                                                                                                                                                                                            ; lib_experiment2 ;
;    |altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|                                   ; 4 (4)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator                                                                                                                                                                                                                                               ; lib_experiment2 ;
;    |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                            ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                        ; lib_experiment2 ;
;    |altera_merlin_slave_translator:led_green_o_s1_translator|                                                           ; 8 (8)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:led_green_o_s1_translator                                                                                                                                                                                                                                                                       ; lib_experiment2 ;
;    |altera_merlin_slave_translator:led_red_o_s1_translator|                                                             ; 7 (7)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:led_red_o_s1_translator                                                                                                                                                                                                                                                                         ; lib_experiment2 ;
;    |altera_merlin_slave_translator:push_button_i_s1_translator|                                                         ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:push_button_i_s1_translator                                                                                                                                                                                                                                                                     ; lib_experiment2 ;
;    |altera_merlin_slave_translator:switch_i_s1_translator|                                                              ; 9 (9)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_slave_translator:switch_i_s1_translator                                                                                                                                                                                                                                                                          ; lib_experiment2 ;
;    |altera_merlin_width_adapter:width_adapter_001|                                                                      ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                  ; lib_experiment2 ;
;    |altera_merlin_width_adapter:width_adapter|                                                                          ; 24 (24)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                      ; lib_experiment2 ;
;    |altera_reset_controller:rst_controller|                                                                             ; 1 (1)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; lib_experiment2 ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; lib_experiment2 ;
;    |custom_counter_component:custom_counter_component_0|                                                                ; 80 (37)           ; 61 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_counter_component:custom_counter_component_0                                                                                                                                                                                                                                                                            ; lib_experiment2 ;
;       |custom_counter_unit:custom_counter_unit_inst|                                                                    ; 43 (43)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst                                                                                                                                                                                                                               ; lib_experiment2 ;
;    |custom_dram_component:custom_dram_component_0|                                                                      ; 371 (371)         ; 176 (176)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_dram_component:custom_dram_component_0                                                                                                                                                                                                                                                                                  ; lib_experiment2 ;
;       |dual_port_RAM0:dual_port_RAM_inst0|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0                                                                                                                                                                                                                                               ; lib_experiment2 ;
;          |altsyncram:altsyncram_component|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                               ; work            ;
;             |altsyncram_vv62:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_vv62:auto_generated                                                                                                                                                                                ; work            ;
;    |experiment2_LED_GREEN_O:led_green_o|                                                                                ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_LED_GREEN_O:led_green_o                                                                                                                                                                                                                                                                                            ; lib_experiment2 ;
;    |experiment2_LED_RED_O:led_red_o|                                                                                    ; 21 (21)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_LED_RED_O:led_red_o                                                                                                                                                                                                                                                                                                ; lib_experiment2 ;
;    |experiment2_PUSH_BUTTON_I:push_button_i|                                                                            ; 15 (15)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_PUSH_BUTTON_I:push_button_i                                                                                                                                                                                                                                                                                        ; lib_experiment2 ;
;    |experiment2_SWITCH_I:switch_i|                                                                                      ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_SWITCH_I:switch_i                                                                                                                                                                                                                                                                                                  ; lib_experiment2 ;
;    |experiment2_addr_router:addr_router|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_addr_router:addr_router                                                                                                                                                                                                                                                                                            ; lib_experiment2 ;
;    |experiment2_addr_router_001:addr_router_001|                                                                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                    ; lib_experiment2 ;
;    |experiment2_cmd_xbar_demux:cmd_xbar_demux|                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                      ; lib_experiment2 ;
;    |experiment2_cmd_xbar_demux:rsp_xbar_demux_001|                                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                  ; lib_experiment2 ;
;    |experiment2_cmd_xbar_demux:rsp_xbar_demux|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                      ; lib_experiment2 ;
;    |experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                  ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                              ; lib_experiment2 ;
;    |experiment2_cmd_xbar_mux:cmd_xbar_mux_001|                                                                          ; 61 (57)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                      ; lib_experiment2 ;
;       |altera_merlin_arbitrator:arb|                                                                                    ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                         ; lib_experiment2 ;
;    |experiment2_cmd_xbar_mux:cmd_xbar_mux|                                                                              ; 53 (48)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                          ; lib_experiment2 ;
;       |altera_merlin_arbitrator:arb|                                                                                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                             ; lib_experiment2 ;
;    |experiment2_cpu_0:cpu_0|                                                                                            ; 874 (641)         ; 502 (316)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                        ; lib_experiment2 ;
;       |experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|                                                     ; 233 (37)          ; 185 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci                                                                                                                                                                                                                                            ; lib_experiment2 ;
;          |experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|                  ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper                                                                                                                                                ; lib_experiment2 ;
;             |experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|                 ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk                                                      ; lib_experiment2 ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work            ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work            ;
;             |experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|                       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck                                                            ; lib_experiment2 ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work            ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work            ;
;             |sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy|                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy                                                                                 ; work            ;
;          |experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|                                    ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg                                                                                                                                                                  ; lib_experiment2 ;
;          |experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break                                                                                                                                                                    ; lib_experiment2 ;
;          |experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug|                                      ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug                                                                                                                                                                    ; lib_experiment2 ;
;          |experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|                                            ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem                                                                                                                                                                          ; lib_experiment2 ;
;             |experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component                                                                   ; lib_experiment2 ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work            ;
;                   |altsyncram_ub82:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated          ; work            ;
;       |experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a                                                                                                                                                                                                                             ; lib_experiment2 ;
;          |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work            ;
;             |altsyncram_hhg1:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated                                                                                                                                                                    ; work            ;
;       |experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b                                                                                                                                                                                                                             ; lib_experiment2 ;
;          |altsyncram:the_altsyncram|                                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; work            ;
;             |altsyncram_ihg1:auto_generated|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated                                                                                                                                                                    ; work            ;
;       |experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench|                                                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench                                                                                                                                                                                                                                          ; lib_experiment2 ;
;    |experiment2_jtag_uart_0:jtag_uart_0|                                                                                ; 140 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                            ; lib_experiment2 ;
;       |alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|                                                     ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                ; work            ;
;       |experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r                                                                                                                                                                                                                      ; lib_experiment2 ;
;          |scfifo:rfifo|                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                         ; work            ;
;             |scfifo_1n21:auto_generated|                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                              ; work            ;
;                |a_dpfifo_8t21:dpfifo|                                                                                   ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                         ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                             ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                 ; work            ;
;                      |cntr_rj7:count_usedw|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                            ; work            ;
;                   |cntr_fjb:rd_ptr_count|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                   ; work            ;
;                   |cntr_fjb:wr_ptr|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                         ; work            ;
;                   |dpram_5h21:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                      ; work            ;
;                      |altsyncram_9tl1:altsyncram2|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                          ; work            ;
;       |experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w                                                                                                                                                                                                                      ; lib_experiment2 ;
;          |scfifo:wfifo|                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                         ; work            ;
;             |scfifo_1n21:auto_generated|                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                              ; work            ;
;                |a_dpfifo_8t21:dpfifo|                                                                                   ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                         ; work            ;
;                   |a_fefifo_7cf:fifo_state|                                                                             ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                 ; work            ;
;                      |cntr_rj7:count_usedw|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                            ; work            ;
;                   |cntr_fjb:rd_ptr_count|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                   ; work            ;
;                   |cntr_fjb:wr_ptr|                                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                         ; work            ;
;                   |dpram_5h21:FIFOram|                                                                                  ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                      ; work            ;
;                      |altsyncram_9tl1:altsyncram2|                                                                      ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                          ; work            ;
;    |experiment2_rsp_xbar_mux:rsp_xbar_mux|                                                                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                          ; lib_experiment2 ;
;    |experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                      ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                  ; lib_experiment2 ;
;    |experiment2_sram_0:sram_0|                                                                                          ; 5 (5)             ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|experiment2_sram_0:sram_0                                                                                                                                                                                                                                                                                                      ; lib_experiment2 ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment2|custom_dram_component:custom_dram_component_0|state                                                     ;
+---------------------+-----------------+----------------+---------------------+---------------------+------------------+--------------+
; Name                ; state.S_compare ; state.S_finish ; state.S_dinstinct_1 ; state.S_dinstinct_0 ; state.S_find_num ; state.S_IDLE ;
+---------------------+-----------------+----------------+---------------------+---------------------+------------------+--------------+
; state.S_IDLE        ; 0               ; 0              ; 0                   ; 0                   ; 0                ; 0            ;
; state.S_find_num    ; 0               ; 0              ; 0                   ; 0                   ; 1                ; 1            ;
; state.S_dinstinct_0 ; 0               ; 0              ; 0                   ; 1                   ; 0                ; 1            ;
; state.S_dinstinct_1 ; 0               ; 0              ; 1                   ; 0                   ; 0                ; 1            ;
; state.S_finish      ; 0               ; 1              ; 0                   ; 0                   ; 0                ; 1            ;
; state.S_compare     ; 1               ; 0              ; 0                   ; 0                   ; 0                ; 1            ;
+---------------------+-----------------+----------------+---------------------+---------------------+------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace|itm[0..35]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:push_button_i_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_red_o_s1_translator|av_readdata_pre[18..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_red_o_s1_translator|av_chipselect_pre                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_green_o_s1_translator|av_readdata_pre[9..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:led_green_o_s1_translator|av_chipselect_pre                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; custom_counter_component:custom_counter_component_0|readdata[26..31]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[4..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_SWITCH_I:switch_i|readdata[17..31]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[4..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|W_ipending_reg[4..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|trc_wrap                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[17..31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[26..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|W_control_rd_data[4..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                ;
; custom_dram_component:custom_dram_component_0|readdata[16..31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[16..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                           ; Merged with altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                   ;
; altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator|waitrequest_reset_override                                                                                                                                                                                  ;
; altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator|waitrequest_reset_override                                                                                                                                                                                  ; Merged with altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                 ; Merged with altera_merlin_slave_translator:led_green_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ;
; altera_merlin_slave_translator:led_green_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                            ; Merged with altera_merlin_slave_translator:led_red_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ;
; altera_merlin_slave_translator:led_red_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                              ; Merged with altera_merlin_slave_translator:push_button_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ;
; altera_merlin_slave_translator:push_button_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with altera_merlin_slave_translator:switch_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ;
; altera_merlin_slave_translator:switch_i_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                             ;
; altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                    ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                                   ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                                  ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                                  ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                        ; Merged with altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[1]                                                                                                                                                                                                            ; Merged with altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0]                                                                                                                                                                                                            ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                     ; Merged with altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                     ;
; altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                      ; Merged with altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                              ; Merged with altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                               ; Merged with altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                ; Merged with altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                 ; Merged with altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ; Merged with altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                            ; Merged with altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                               ; Merged with altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                ; Merged with altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                             ; Merged with altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                              ; Merged with altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                  ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                  ; Merged with altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                  ;
; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                   ; Merged with altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                    ; Merged with altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                     ; Merged with altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0,1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|prev_request[0,1]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigger_state                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0,2]                                                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0..20]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..20]                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigbrktype                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                                                                                                                                   ; Merged with altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                     ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                ;
; custom_dram_component:custom_dram_component_0|state~10                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; custom_dram_component:custom_dram_component_0|state~11                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; custom_dram_component:custom_dram_component_0|state~12                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; custom_dram_component:custom_dram_component_0|state~13                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.011 ; Merged with experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.001 ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                     ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[20]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter|address_reg[19]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 747                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                                                               ; Stuck at GND                   ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[14],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[13],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[19],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[18],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                   ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter|address_reg[20],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_width_adapter:width_adapter|address_reg[19],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                   ;
; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                           ; Stuck at GND                   ; custom_dram_component:custom_dram_component_0|readdata[31],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; custom_dram_component:custom_dram_component_0|readdata[30],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[29],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[28],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[27],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[26],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[25],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[24],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[23],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[22],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[21],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[20],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[19],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[18],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[17],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_dram_component:custom_dram_component_0|readdata[16],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[26],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[25],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[24],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[23],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                                                           ;
; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                                        ; Stuck at GND                   ; custom_counter_component:custom_counter_component_0|readdata[31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; custom_counter_component:custom_counter_component_0|readdata[30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_counter_component:custom_counter_component_0|readdata[29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_counter_component:custom_counter_component_0|readdata[28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_counter_component:custom_counter_component_0|readdata[27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; custom_counter_component:custom_counter_component_0|readdata[26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[30],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[29],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[28],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[27],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                                                        ;
; altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                     ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ;                                ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                   ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_break,                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigbrktype                                                                                                        ;
; altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                     ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                   ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                   ; Stuck at GND                   ; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                              ; Stuck at GND                   ; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                         ; Stuck at GND                   ; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                             ; Stuck at GND                   ; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Stuck at GND                   ; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                              ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                ; Stuck at GND                   ; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                   ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                  ; Stuck at GND                   ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                     ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[23]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[22]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[21]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[20]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[19]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[18]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[17]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[16]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[15]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[14]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[13]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[12]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[11]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[10]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[9]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[8]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[7]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[6]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[5]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[4]                                                                                                                                                                                                                          ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[31]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[30]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[29]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[28]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[27]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[26]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[25]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[24]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[23]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[22]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[21]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[20]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[19]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[18]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_SWITCH_I:switch_i|readdata[17]                                                                                                                                                                                                                                   ; Stuck at GND                   ; altera_merlin_slave_translator:switch_i_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND                   ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|trigger_state                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|locked[1]                                                                                                                                                                                                                          ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|locked[0]                                                                                                                                                                                                                          ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux_001|prev_request[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|locked[1]                                                                                                                                                                                                                              ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux|prev_request[1]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cmd_xbar_mux:cmd_xbar_mux|locked[0]                                                                                                                                                                                                                              ; Stuck at GND                   ; experiment2_cmd_xbar_mux:cmd_xbar_mux|prev_request[0]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[31]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[30]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[29]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[28]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[27]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[26]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                                                 ; Stuck at GND                   ; altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[25]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[20]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[17]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[16]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[15]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[14]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[13]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[12]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[11]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[10]                                                                                                                                                                                                       ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[9]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[8]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[7]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[6]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[5]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[4]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[3]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[2]                                                                                                                                                                                                        ; Stuck at GND                   ; altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                ;
; experiment2_PUSH_BUTTON_I:push_button_i|readdata[24]                                                                                                                                                                                                                         ; Stuck at GND                   ; altera_merlin_slave_translator:push_button_i_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                ; Stuck at GND                   ; altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                           ; Stuck at GND                   ; altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                             ; Stuck at GND                   ; altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                         ; Stuck at GND                   ; altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                              ; Stuck at GND                   ; altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                            ; Stuck at GND                   ; altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                   ; Stuck at GND                   ; altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                                                                  ; Stuck at GND                   ; altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                ;
; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:led_red_o_s1_translator|wait_latency_counter[0]                                                                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:led_green_o_s1_translator|wait_latency_counter[1]                                                                                                                                                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                   ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |experiment2|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                                                                      ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; |experiment2|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|wait_latency_counter[0]                                                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:push_button_i_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |experiment2|altera_merlin_slave_translator:switch_i_s1_translator|wait_latency_counter[1]                                                                                                                                                                                              ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_src2[4]                                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|E_src1[25]                                                                                                                                                                                                                                         ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_src1[2]                                                                                                                                                                                                                                          ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_shift_rot_result[6]                                                                                                                                                                                                                              ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|D_iw[18]                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|av_ld_byte2_data[5]                                                                                                                                                                                                                                ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|readdata[4]                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_alu_result[2]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_src2[27]                                                                                                                                                                                                                                         ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_control_rd_data[2]                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|MonDReg[17]                                                                                                          ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |experiment2|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                                                       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|d_writedata[29]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|MonDReg[29]                                                                                                          ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|data_buffer[0]                                                                                                                                                                                                               ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[37] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[34] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[6]  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|sr[24] ;                            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_alu_result[31]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|F_pc[10]                                                                                                                                                                                                                                           ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|MonAReg[9]                                                                                                           ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|d_byteenable[2]                                                                                                                                                                                                                                    ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |experiment2|experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break|break_readreg[28]                                                                                              ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|num_min[12]                                                                                                                                                                                                                  ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|num_max[9]                                                                                                                                                                                                                   ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|min[14]                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|max[14]                                                                                                                                                                                                                      ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|read_counter[3]                                                                                                                                                                                                              ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|counter_value[7]                                                                                                                                                          ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |experiment2|experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ;                            ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|counter[8]                                                                                                                                                                                                                   ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|read_address[1]                                                                                                                                                                                                              ;                            ;
; 7:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; |experiment2|custom_dram_component:custom_dram_component_0|num_distinct[5]                                                                                                                                                                                                              ;                            ;
; 7:1                ; 18 bits   ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; |experiment2|custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst|counter_value[4]                                                                                                                                                          ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|E_logic_result[10]                                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_rf_wr_data[21]                                                                                                                                                                                                                                   ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|W_rf_wr_data[1]                                                                                                                                                                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |experiment2|experiment2_cpu_0:cpu_0|D_dst_regnum[4]                                                                                                                                                                                                                                    ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; |experiment2|experiment2_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                                                                                 ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; |experiment2|custom_dram_component:custom_dram_component_0|Selector126                                                                                                                                                                                                                  ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |experiment2|custom_dram_component:custom_dram_component_0|Selector123                                                                                                                                                                                                                  ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |experiment2|custom_dram_component:custom_dram_component_0|Selector125                                                                                                                                                                                                                  ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_vv62:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------+
; Assignment      ; Value ; From ; To                              ;
+-----------------+-------+------+---------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                           ;
+-----------------+-------+------+---------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------+
; Assignment      ; Value ; From ; To                              ;
+-----------------+-------+------+---------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                           ;
+-----------------+-------+------+---------------------------------+


+----------------------------------------------------------------------+
; Source assignments for experiment2_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------+
; Assignment      ; Value ; From ; To                                  ;
+-----------------+-------+------+-------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                               ;
+-----------------+-------+------+-------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_007 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for experiment2_rsp_xbar_demux_002:rsp_xbar_demux_008 ;
+-----------------+-------+------+-----------------------------------------+
; Assignment      ; Value ; From ; To                                      ;
+-----------------+-------+------+-----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                   ;
+-----------------+-------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                          ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; lpm_file       ; experiment2_cpu_0_rf_ram_a.mif ; String                                                                                        ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; INIT_FILE                          ; experiment2_cpu_0_rf_ram_a.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_hhg1                ; Untyped                                                                                             ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                                                          ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
; lpm_file       ; experiment2_cpu_0_rf_ram_b.mif ; String                                                                                        ;
+----------------+--------------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                                                                ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                                                                      ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT                      ; Untyped                                                                                             ;
; WIDTH_A                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_A                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_A                         ; 32                             ; Signed Integer                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                                                             ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_B                            ; 32                             ; Signed Integer                                                                                      ;
; WIDTHAD_B                          ; 5                              ; Signed Integer                                                                                      ;
; NUMWORDS_B                         ; 32                             ; Signed Integer                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK0                         ; Untyped                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0                         ; Untyped                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                                                             ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                              ; Untyped                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                                                             ;
; BYTE_SIZE                          ; 8                              ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                                                             ;
; INIT_FILE                          ; experiment2_cpu_0_rf_ram_b.mif ; Untyped                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                              ; Signed Integer                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                                                             ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_ihg1                ; Untyped                                                                                             ;
+------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                         ; Type                                                                                                                                                                                                                                     ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; experiment2_cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                   ;
+----------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                                                                                                                                                                                                           ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                                            ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                                           ; Signed Integer                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 32                                            ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 8                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 256                                           ; Signed Integer                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                                             ; Signed Integer                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; experiment2_cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II                                    ; Untyped                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ub82                               ; Untyped                                                                                                                                                                                                                                        ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                                                                              ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                                                                              ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                           ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                           ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                   ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                   ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                           ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                   ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                        ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                              ;
; lpm_width               ; 8           ; Signed Integer                                                                                                              ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                              ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                                     ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                    ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                    ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_vv62      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                             ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------+
; AV_ADDRESS_W                ; 21    ; Signed Integer                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                      ;
; UAV_ADDRESS_W               ; 21    ; Signed Integer                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 18    ; Signed Integer                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                          ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_green_o_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                         ;
+--------------------------------+-------+--------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                               ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                               ;
+--------------------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:led_red_o_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                       ;
+--------------------------------+-------+------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                             ;
+--------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:push_button_i_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                           ;
+--------------------------------+-------+----------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                 ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                 ;
+--------------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:switch_i_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                      ;
+--------------------------------+-------+-----------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                            ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                            ;
+--------------------------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                          ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                          ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                          ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                          ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                          ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                          ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                   ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                   ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                   ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                   ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                   ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                   ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                   ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                   ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                   ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                   ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 43    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 40    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 61    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 58    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 65    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 62    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 69    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 67    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 76    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 77    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 77    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 77    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                              ;
; ADDR_W                    ; 21    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_green_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                            ;
; ADDR_W                    ; 21    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:led_red_o_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:push_button_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                           ;
; ADDR_W                    ; 21    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:switch_i_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_addr_router:addr_router|experiment2_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_addr_router_001:addr_router_001|experiment2_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                               ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                             ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_003|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_004|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_005|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_006|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_007|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_id_router_002:id_router_008|experiment2_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+----------------------------------------------------+
; Parameter Name            ; Value ; Type                                               ;
+---------------------------+-------+----------------------------------------------------+
; PKT_BEGIN_BURST           ; 57    ; Signed Integer                                     ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                     ;
; PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                     ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                     ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                     ;
; PKT_BURSTWRAP_L           ; 48    ; Signed Integer                                     ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                     ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                     ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                     ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                     ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                     ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                     ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                     ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                     ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                     ;
; OUT_FIXED                 ; 0     ; Signed Integer                                     ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                     ;
; ST_DATA_W                 ; 76    ; Signed Integer                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                     ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                     ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                     ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                     ;
; OUT_BURSTWRAP_H           ; 50    ; Signed Integer                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                     ;
+---------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 47    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 45    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W      ; 76    ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                   ;
; SCHEME         ; round-robin ; String                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                       ;
; SCHEME         ; round-robin ; String                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                        ;
; SCHEME         ; no-arb ; String                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                ;
; SCHEME         ; no-arb ; String                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------+
; Parameter Name                ; Value ; Type                                           ;
+-------------------------------+-------+------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                 ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                 ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                 ;
; IN_PKT_BURSTWRAP_H            ; 68    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_L           ; 69    ; Signed Integer                                 ;
; IN_PKT_BURST_SIZE_H           ; 71    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 92    ; Signed Integer                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 93    ; Signed Integer                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_L           ; 72    ; Signed Integer                                 ;
; IN_PKT_BURST_TYPE_H           ; 73    ; Signed Integer                                 ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                 ;
; OUT_PKT_ADDR_H                ; 38    ; Signed Integer                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                 ;
; OUT_PKT_BYTE_CNT_H            ; 47    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                 ;
; OUT_PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 74    ; Signed Integer                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 75    ; Signed Integer                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 44    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                 ;
; OUT_PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                 ;
; OUT_ST_DATA_W                 ; 76    ; Signed Integer                                 ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                 ;
; PACKING                       ; 1     ; Signed Integer                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                 ;
+-------------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+----------------------------------------------------+
; Parameter Name                ; Value ; Type                                               ;
+-------------------------------+-------+----------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                     ;
; IN_PKT_ADDR_H                 ; 38    ; Signed Integer                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                     ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                     ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 39    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_L             ; 45    ; Signed Integer                                     ;
; IN_PKT_BYTE_CNT_H             ; 47    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_L            ; 48    ; Signed Integer                                     ;
; IN_PKT_BURSTWRAP_H            ; 50    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_L           ; 51    ; Signed Integer                                     ;
; IN_PKT_BURST_SIZE_H           ; 53    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 74    ; Signed Integer                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 75    ; Signed Integer                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 44    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_L           ; 54    ; Signed Integer                                     ;
; IN_PKT_BURST_TYPE_H           ; 55    ; Signed Integer                                     ;
; IN_ST_DATA_W                  ; 76    ; Signed Integer                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                     ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                     ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                     ;
; OUT_PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                     ;
; OUT_PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                     ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                     ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                     ;
; PACKING                       ; 1     ; Signed Integer                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                     ;
+-------------------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                ;
+--------------------------------------------------------------------------------+--------------------+-----------------+----------------------------------+
; File                                                                           ; Location           ; Library         ; Checksum                         ;
+--------------------------------------------------------------------------------+--------------------+-----------------+----------------------------------+
; experiment2/synthesis/experiment2.v                                            ; Project Directory  ; lib_experiment2 ; 8e5825e7e5bd0e231e520b72a92cb67  ;
; experiment2/synthesis/submodules/altera_avalon_sc_fifo.v                       ; Project Directory  ; lib_experiment2 ; 5516d56e470110877a0bc69eb2498    ;
; experiment2/synthesis/submodules/altera_merlin_arbitrator.sv                   ; Project Directory  ; lib_experiment2 ; ab88fbd784edb1cb5831f7b21cc529   ;
; experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv                ; Project Directory  ; lib_experiment2 ; e4bd458d687fc5b71e36c29b2f7eca74 ;
; experiment2/synthesis/submodules/altera_merlin_burst_uncompressor.sv           ; Project Directory  ; lib_experiment2 ; 55b89383c391b9ba4a369e2390d3a05c ;
; experiment2/synthesis/submodules/altera_merlin_master_agent.sv                 ; Project Directory  ; lib_experiment2 ; 407a77ed2b892b11218cf63a1c5cc8e  ;
; experiment2/synthesis/submodules/altera_merlin_master_translator.sv            ; Project Directory  ; lib_experiment2 ; dc2d9ff1fd9e1ce43645c4187a7b347  ;
; experiment2/synthesis/submodules/altera_merlin_slave_agent.sv                  ; Project Directory  ; lib_experiment2 ; 3df72ae32aa533d82db7ae870f3a9c4  ;
; experiment2/synthesis/submodules/altera_merlin_slave_translator.sv             ; Project Directory  ; lib_experiment2 ; f7113842f91f8893dbcdb4f51ad6418  ;
; experiment2/synthesis/submodules/altera_merlin_width_adapter.sv                ; Project Directory  ; lib_experiment2 ; f7b66eeb939edd4d78927bd20d518    ;
; experiment2/synthesis/submodules/altera_reset_controller.v                     ; Project Directory  ; lib_experiment2 ; 8153d9aea4dec9ee4a09641e262e327  ;
; experiment2/synthesis/submodules/altera_reset_synchronizer.v                   ; Project Directory  ; lib_experiment2 ; e9c86ab4c49f906431c259d0b0e76f8b ;
; experiment2/synthesis/submodules/custom_counter_component.sv                   ; Project Directory  ; lib_experiment2 ; 3549ca8587e5e59d3d44a59d41507afc ;
; experiment2/synthesis/submodules/custom_counter_unit.sv                        ; Project Directory  ; lib_experiment2 ; c89f1af92d2a6bea5a51c61fa77b643e ;
; experiment2/synthesis/submodules/custom_dram_component.sv                      ; Project Directory  ; lib_experiment2 ; 3694fea75ecefd5fcaf61503af9ab2   ;
; experiment2/synthesis/submodules/dual_port_RAM0.v                              ; Project Directory  ; lib_experiment2 ; 8daa516d5731f6bf2a77784c5442ed8  ;
; experiment2/synthesis/submodules/experiment2_addr_router.sv                    ; Project Directory  ; lib_experiment2 ; b847e2305feff21beac6624627986be  ;
; experiment2/synthesis/submodules/experiment2_addr_router_001.sv                ; Project Directory  ; lib_experiment2 ; ed798a3a6de48074d36372aaf914925d ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv                 ; Project Directory  ; lib_experiment2 ; d32369dce3696a2b245a35c9cbca9ff  ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv             ; Project Directory  ; lib_experiment2 ; 76b3176abe0d21fa2e0c62d4a61c2    ;
; experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv                   ; Project Directory  ; lib_experiment2 ; ca2dcfa14364cb2aaa85be3e2d163abf ;
; experiment2/synthesis/submodules/experiment2_cpu_0.v                           ; Project Directory  ; lib_experiment2 ; bb4c8572f04e3f95d1bdc6763fb6ed   ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_sysclk.v  ; Project Directory  ; lib_experiment2 ; 25b3dc82f172c48095819e9497a5363d ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_tck.v     ; Project Directory  ; lib_experiment2 ; d088117ec3fd5399d87203cb43d3078  ;
; experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_wrapper.v ; Project Directory  ; lib_experiment2 ; 674d5a2a71aef6ef2db5dd0abea3817  ;
; experiment2/synthesis/submodules/experiment2_cpu_0_oci_test_bench.v            ; Project Directory  ; lib_experiment2 ; 7264cf711281d488945a2fe53f495de  ;
; experiment2/synthesis/submodules/experiment2_cpu_0_test_bench.v                ; Project Directory  ; lib_experiment2 ; 145d7f979c20cde4ac3e41f36e3c1    ;
; experiment2/synthesis/submodules/experiment2_id_router.sv                      ; Project Directory  ; lib_experiment2 ; e051cdbe49859b98a792ee73af8563   ;
; experiment2/synthesis/submodules/experiment2_id_router_001.sv                  ; Project Directory  ; lib_experiment2 ; de6bfa1a5bca79a95695258954ec7e22 ;
; experiment2/synthesis/submodules/experiment2_id_router_002.sv                  ; Project Directory  ; lib_experiment2 ; 9528499557c88b2258d2ecfbeca53e79 ;
; experiment2/synthesis/submodules/experiment2_irq_mapper.sv                     ; Project Directory  ; lib_experiment2 ; 45b929296eeed758351d3f2334376c   ;
; experiment2/synthesis/submodules/experiment2_jtag_uart_0.v                     ; Project Directory  ; lib_experiment2 ; 397ccdafdba316651afd225b9c9b3733 ;
; experiment2/synthesis/submodules/experiment2_LED_GREEN_O.v                     ; Project Directory  ; lib_experiment2 ; a8a11cdc76b86833e3c5292d3c44d0   ;
; experiment2/synthesis/submodules/experiment2_LED_RED_O.v                       ; Project Directory  ; lib_experiment2 ; 74a554cfde5d5c796db33d3d93cd9cc  ;
; experiment2/synthesis/submodules/experiment2_PUSH_BUTTON_I.v                   ; Project Directory  ; lib_experiment2 ; f473e25d132339a75f063ee6569aa33  ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv             ; Project Directory  ; lib_experiment2 ; 8edcb5ed1cbb40a7faac8efc9610c3f8 ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv                   ; Project Directory  ; lib_experiment2 ; fe3e93b3467a349583f484cf8c6c34   ;
; experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv               ; Project Directory  ; lib_experiment2 ; 1a992039f93bcdd6fad86fbbff582052 ;
; experiment2/synthesis/submodules/experiment2_sram_0.v                          ; Project Directory  ; lib_experiment2 ; e941b93b7a0a3e1c33ca8ff2cc3c     ;
; experiment2/synthesis/submodules/experiment2_SWITCH_I.v                        ; Project Directory  ; lib_experiment2 ; 6e8084c25392dd94df895a66b223b9d  ;
; libraries/megafunctions/a_dpfifo.inc                                           ; Quartus II Install ; work            ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc                                           ; Quartus II Install ; work            ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc                                           ; Quartus II Install ; work            ; aa34dd3c645beefc31a3e4ef186db4   ;
; libraries/megafunctions/a_i2fifo.inc                                           ; Quartus II Install ; work            ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_rdenreg.inc                                          ; Quartus II Install ; work            ; 3fcdce755959d5a8afbe64788d21fb   ;
; libraries/megafunctions/a_regfifo.inc                                          ; Quartus II Install ; work            ; 8b2977668c8752c10a1f1977c9b9ee6  ;
; libraries/megafunctions/aglobal120.inc                                         ; Quartus II Install ; work            ; 66ee57241a6e0758867b9dab8d6670   ;
; libraries/megafunctions/alt_jtag_atlantic.v                                    ; Quartus II Install ; work            ; 8ac263c3c47663c1457066294dc3239b ;
; libraries/megafunctions/altdpram.inc                                           ; Quartus II Install ; work            ; 2f9e6727b678ffd76e72bc5a95a2630  ;
; libraries/megafunctions/altera_std_synchronizer.v                              ; Quartus II Install ; work            ; 3953f4d05760cbbea8ee11c946b3e47  ;
; libraries/megafunctions/altram.inc                                             ; Quartus II Install ; work            ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                                             ; Quartus II Install ; work            ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf                                         ; Quartus II Install ; work            ; a353012dce7bb6999a24629c75aca5   ;
; libraries/megafunctions/lpm_decode.inc                                         ; Quartus II Install ; work            ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                                            ; Quartus II Install ; work            ; dd87bed9959d6126db09970164b7ba6  ;
; libraries/megafunctions/scfifo.tdf                                             ; Quartus II Install ; work            ; 62581cc7bd44b36c65581483ed37439  ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                               ; Quartus II Install ; work            ; 72927142eaaf527d39239ba48c7d2d   ;
; libraries/megafunctions/stratix_ram_block.inc                                  ; Quartus II Install ; work            ; e3a03868917fb3dd57b6ed1dd195f22  ;
; db/a_dpfifo_8t21.tdf                                                           ; Project Directory  ; work            ; 4f348cc846ffa47c4bac6e88596423d3 ;
; db/a_fefifo_7cf.tdf                                                            ; Project Directory  ; work            ; 49967e7dbb3b97a6657c9a9842d3c7c  ;
; db/altsyncram_9tl1.tdf                                                         ; Project Directory  ; work            ; 88fa304fa88bbb25bc90bf46cc62584  ;
; db/altsyncram_e502.tdf                                                         ; Project Directory  ; work            ; 7d73846cd8eca881eaf487f6be89c8f6 ;
; db/altsyncram_hhg1.tdf                                                         ; Project Directory  ; work            ; 3b3097a42c99aead234df5fa3127db72 ;
; db/altsyncram_ihg1.tdf                                                         ; Project Directory  ; work            ; ea35c783fc2ac5e1d34898156e615a47 ;
; db/altsyncram_ub82.tdf                                                         ; Project Directory  ; work            ; 55a7bb8fda42c433be5785216ae2175f ;
; db/altsyncram_vv62.tdf                                                         ; Project Directory  ; work            ; ee1437f548c198aa695070ba6fcce    ;
; db/cntr_fjb.tdf                                                                ; Project Directory  ; work            ; d357aba9c8894ca530907e5bf336e6   ;
; db/cntr_rj7.tdf                                                                ; Project Directory  ; work            ; a26219bb696b8d3a5d867ef98c37a4e  ;
; db/dpram_5h21.tdf                                                              ; Project Directory  ; work            ; 30d8a6f4b182f3c140a724b76a246782 ;
; db/scfifo_1n21.tdf                                                             ; Project Directory  ; work            ; 3bb73b67949d8c9e2e3208f247e199e  ;
+--------------------------------------------------------------------------------+--------------------+-----------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                        ; Library Name    ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; |experiment2                                                                                         ; 436 (0)           ; 954 (0)      ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2                                                                                                                                                                                                                                                                                               ; lib_experiment2 ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 436 (1)           ; 954 (0)      ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ; work            ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 435 (19)          ; 954 (374)    ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ; work            ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work            ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work            ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work            ;
;             |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work            ;
;                |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                        ; work            ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work            ;
;             |altsyncram_qs14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated                                                                                                                                           ; work            ;
;                |altsyncram_2hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 58368       ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|altsyncram_2hq1:altsyncram1                                                                                                               ; work            ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work            ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work            ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work            ;
;          |sld_ela_control:ela_control|                                                               ; 135 (1)           ; 301 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work            ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work            ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 114 (0)           ; 285 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work            ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 171 (171)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work            ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 114 (0)           ; 114 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work            ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work            ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 20 (20)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work            ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work            ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 141 (14)          ; 121 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work            ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work            ;
;                |cntr_4ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated                                                       ; work            ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work            ;
;                |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                ; work            ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work            ;
;                |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                      ; work            ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work            ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work            ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work            ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 57 (57)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work            ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work            ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work            ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                                          ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |experiment2|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+---------------------------------+
; Port                 ; Type  ; Severity ; Details                         ;
+----------------------+-------+----------+---------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                    ;
+----------------------+-------+----------+---------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-----------------------------+
; Port                 ; Type  ; Severity ; Details                     ;
+----------------------+-------+----------+-----------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                ;
+----------------------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode"  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:custom_dram_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:switch_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:push_button_i_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:led_red_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:led_green_o_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:custom_counter_component_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                           ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                     ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                     ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:switch_i_s1_translator" ;
+-----------------------+--------+----------+---------------------------------------+
; Port                  ; Type   ; Severity ; Details                               ;
+-----------------------+--------+----------+---------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                ;
; av_read               ; Output ; Info     ; Explicitly unconnected                ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                          ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                          ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                          ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                ;
+-----------------------+--------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:push_button_i_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                    ;
+-----------------------+--------+----------+--------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                     ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                     ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                     ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                     ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                     ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                               ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                               ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                     ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                     ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                     ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                               ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                     ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                     ;
+-----------------------+--------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:led_red_o_s1_translator" ;
+-----------------------+--------+----------+----------------------------------------+
; Port                  ; Type   ; Severity ; Details                                ;
+-----------------------+--------+----------+----------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                 ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                 ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                 ;
+-----------------------+--------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:led_green_o_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                  ;
+-----------------------+--------+----------+------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                   ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                   ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                   ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                   ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                   ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                             ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                             ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                   ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                   ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                   ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                             ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                   ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                   ;
+-----------------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                              ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                              ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                        ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                                        ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                              ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                              ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                        ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator" ;
+-----------------------+--------+----------+----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                            ;
+-----------------------+--------+----------+----------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                             ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                             ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                             ;
+-----------------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator" ;
+-----------------------+--------+----------+---------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                           ;
+-----------------------+--------+----------+---------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                      ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                            ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                      ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                            ;
+-----------------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_data_master_translator" ;
+-----------------------+--------+----------+----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                      ;
+-----------------------+--------+----------+----------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                 ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                 ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                 ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                 ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                 ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                       ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                 ;
+-----------------------+--------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                             ;
+-----------------------+--------+----------+-----------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                        ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                        ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                        ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                        ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                              ;
; av_write              ; Input  ; Info     ; Stuck at GND                                        ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                        ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                        ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                        ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                              ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                        ;
+-----------------------+--------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0" ;
+--------+-------+----------+----------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                                     ;
; wren_a ; Input ; Info     ; Stuck at GND                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_jtag_uart_0:jtag_uart_0"                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                           ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_pib:the_experiment2_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifowp_inc:experiment2_cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace|experiment2_cpu_0_nios2_oci_td_mode:experiment2_cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace"                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci"              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                      ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                 ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "experiment2_cpu_0:cpu_0"       ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 57                  ; 57               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Mar 02 14:57:39 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/experiment2.v
    Info (12023): Found entity 1: experiment2
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_irq_mapper.sv
    Info (12023): Found entity 1: experiment2_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: experiment2_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_rsp_xbar_mux.sv
    Info (12023): Found entity 1: experiment2_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: experiment2_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cmd_xbar_mux.sv
    Info (12023): Found entity 1: experiment2_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: experiment2_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cmd_xbar_demux.sv
    Info (12023): Found entity 1: experiment2_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file experiment2/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_id_router_002.sv
    Info (12023): Found entity 1: experiment2_id_router_002_default_decode
    Info (12023): Found entity 2: experiment2_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_id_router_001.sv
    Info (12023): Found entity 1: experiment2_id_router_001_default_decode
    Info (12023): Found entity 2: experiment2_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_id_router.sv
    Info (12023): Found entity 1: experiment2_id_router_default_decode
    Info (12023): Found entity 2: experiment2_id_router
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_addr_router_001.sv
    Info (12023): Found entity 1: experiment2_addr_router_001_default_decode
    Info (12023): Found entity 2: experiment2_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file experiment2/synthesis/submodules/experiment2_addr_router.sv
    Info (12023): Found entity 1: experiment2_addr_router_default_decode
    Info (12023): Found entity 2: experiment2_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/custom_dram_component.sv
    Info (12023): Found entity 1: custom_dram_component
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/dual_port_ram0.v
    Info (12023): Found entity 1: dual_port_RAM0
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/custom_counter_component.sv
    Info (12023): Found entity 1: custom_counter_component
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/custom_counter_unit.sv
    Info (12023): Found entity 1: custom_counter_unit
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_led_green_o.v
    Info (12023): Found entity 1: experiment2_LED_GREEN_O
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_led_red_o.v
    Info (12023): Found entity 1: experiment2_LED_RED_O
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_push_button_i.v
    Info (12023): Found entity 1: experiment2_PUSH_BUTTON_I
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_switch_i.v
    Info (12023): Found entity 1: experiment2_SWITCH_I
Info (12021): Found 7 design units, including 7 entities, in source file experiment2/synthesis/submodules/experiment2_jtag_uart_0.v
    Info (12023): Found entity 1: experiment2_jtag_uart_0_log_module
    Info (12023): Found entity 2: experiment2_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: experiment2_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: experiment2_jtag_uart_0_drom_module
    Info (12023): Found entity 5: experiment2_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: experiment2_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: experiment2_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_sram_0.v
    Info (12023): Found entity 1: experiment2_sram_0
Info (12021): Found 22 design units, including 22 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0.v
    Info (12023): Found entity 1: experiment2_cpu_0_register_bank_a_module
    Info (12023): Found entity 2: experiment2_cpu_0_register_bank_b_module
    Info (12023): Found entity 3: experiment2_cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: experiment2_cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: experiment2_cpu_0_nios2_ocimem
    Info (12023): Found entity 6: experiment2_cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: experiment2_cpu_0_nios2_oci_break
    Info (12023): Found entity 8: experiment2_cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: experiment2_cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: experiment2_cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: experiment2_cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: experiment2_cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: experiment2_cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: experiment2_cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: experiment2_cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: experiment2_cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: experiment2_cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: experiment2_cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: experiment2_cpu_0_nios2_oci_im
    Info (12023): Found entity 20: experiment2_cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: experiment2_cpu_0_nios2_oci
    Info (12023): Found entity 22: experiment2_cpu_0
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: experiment2_cpu_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: experiment2_cpu_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: experiment2_cpu_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_oci_test_bench.v
    Info (12023): Found entity 1: experiment2_cpu_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file experiment2/synthesis/submodules/experiment2_cpu_0_test_bench.v
    Info (12023): Found entity 1: experiment2_cpu_0_test_bench
Info (12127): Elaborating entity "experiment2" for the top level hierarchy
Info (12128): Elaborating entity "experiment2_cpu_0" for hierarchy "experiment2_cpu_0:cpu_0"
Info (12128): Elaborating entity "experiment2_cpu_0_test_bench" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_test_bench:the_experiment2_cpu_0_test_bench"
Info (12128): Elaborating entity "experiment2_cpu_0_register_bank_a_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "experiment2_cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhg1.tdf
    Info (12023): Found entity 1: altsyncram_hhg1
Info (12128): Elaborating entity "altsyncram_hhg1" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_a_module:experiment2_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_hhg1:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_register_bank_b_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "experiment2_cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ihg1.tdf
    Info (12023): Found entity 1: altsyncram_ihg1
Info (12128): Elaborating entity "altsyncram_ihg1" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_register_bank_b_module:experiment2_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_ihg1:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_debug" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_ocimem" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "experiment2_cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "experiment2_cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ub82.tdf
    Info (12023): Found entity 1: altsyncram_ub82
Info (12128): Elaborating entity "altsyncram_ub82" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_ocimem:the_experiment2_cpu_0_nios2_ocimem|experiment2_cpu_0_ociram_lpm_dram_bdp_component_module:experiment2_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_ub82:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_avalon_reg" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_avalon_reg:the_experiment2_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_break" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_break:the_experiment2_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_xbrk" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_xbrk:the_experiment2_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_dbrk" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dbrk:the_experiment2_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_itrace" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_itrace:the_experiment2_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_dtrace" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_td_mode" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_dtrace:the_experiment2_cpu_0_nios2_oci_dtrace|experiment2_cpu_0_nios2_oci_td_mode:experiment2_cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_fifo" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_compute_tm_count" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_compute_tm_count:experiment2_cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_fifowp_inc" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifowp_inc:experiment2_cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_fifocount_inc" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_nios2_oci_fifocount_inc:experiment2_cpu_0_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "experiment2_cpu_0_oci_test_bench" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_fifo:the_experiment2_cpu_0_nios2_oci_fifo|experiment2_cpu_0_oci_test_bench:the_experiment2_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_pib" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_pib:the_experiment2_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "experiment2_cpu_0_nios2_oci_im" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "experiment2_cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info (12023): Found entity 1: altsyncram_e502
Info (12128): Elaborating entity "altsyncram_e502" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info (12128): Elaborating entity "experiment2_cpu_0_jtag_debug_module_wrapper" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "experiment2_cpu_0_jtag_debug_module_tck" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_tck:the_experiment2_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "experiment2_cpu_0_jtag_debug_module_sysclk" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|experiment2_cpu_0_jtag_debug_module_sysclk:the_experiment2_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_jtag_debug_module_wrapper:the_experiment2_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:experiment2_cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "experiment2_sram_0" for hierarchy "experiment2_sram_0:sram_0"
Info (12128): Elaborating entity "experiment2_jtag_uart_0" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "experiment2_jtag_uart_0_scfifo_w" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info (12023): Found entity 1: scfifo_1n21
Info (12128): Elaborating entity "scfifo_1n21" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info (12023): Found entity 1: a_dpfifo_8t21
Info (12128): Elaborating entity "a_dpfifo_8t21" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info (12023): Found entity 1: cntr_rj7
Info (12128): Elaborating entity "cntr_rj7" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info (12023): Found entity 1: dpram_5h21
Info (12128): Elaborating entity "dpram_5h21" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info (12023): Found entity 1: altsyncram_9tl1
Info (12128): Elaborating entity "altsyncram_9tl1" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info (12023): Found entity 1: cntr_fjb
Info (12128): Elaborating entity "cntr_fjb" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_w:the_experiment2_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info (12128): Elaborating entity "experiment2_jtag_uart_0_scfifo_r" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|experiment2_jtag_uart_0_scfifo_r:the_experiment2_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "experiment2_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:experiment2_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "experiment2_SWITCH_I" for hierarchy "experiment2_SWITCH_I:switch_i"
Info (12128): Elaborating entity "experiment2_PUSH_BUTTON_I" for hierarchy "experiment2_PUSH_BUTTON_I:push_button_i"
Info (12128): Elaborating entity "experiment2_LED_RED_O" for hierarchy "experiment2_LED_RED_O:led_red_o"
Info (12128): Elaborating entity "experiment2_LED_GREEN_O" for hierarchy "experiment2_LED_GREEN_O:led_green_o"
Info (12128): Elaborating entity "custom_counter_component" for hierarchy "custom_counter_component:custom_counter_component_0"
Warning (10230): Verilog HDL assignment warning at custom_counter_component.sv(60): truncated value with size 33 to match size of target (32)
Info (12128): Elaborating entity "custom_counter_unit" for hierarchy "custom_counter_component:custom_counter_component_0|custom_counter_unit:custom_counter_unit_inst"
Warning (10230): Verilog HDL assignment warning at custom_counter_unit.sv(37): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "custom_dram_component" for hierarchy "custom_dram_component:custom_dram_component_0"
Warning (10036): Verilog HDL or VHDL warning at custom_dram_component.sv(26): object "compare_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at custom_dram_component.sv(34): object "flag" assigned a value but never read
Info (12128): Elaborating entity "dual_port_RAM0" for hierarchy "custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vv62.tdf
    Info (12023): Found entity 1: altsyncram_vv62
Info (12128): Elaborating entity "altsyncram_vv62" for hierarchy "custom_dram_component:custom_dram_component_0|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_vv62:auto_generated"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:custom_counter_component_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:led_green_o_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:custom_dram_component_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "experiment2_addr_router" for hierarchy "experiment2_addr_router:addr_router"
Info (12128): Elaborating entity "experiment2_addr_router_default_decode" for hierarchy "experiment2_addr_router:addr_router|experiment2_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_addr_router_001" for hierarchy "experiment2_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "experiment2_addr_router_001_default_decode" for hierarchy "experiment2_addr_router_001:addr_router_001|experiment2_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_id_router" for hierarchy "experiment2_id_router:id_router"
Info (12128): Elaborating entity "experiment2_id_router_default_decode" for hierarchy "experiment2_id_router:id_router|experiment2_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_id_router_001" for hierarchy "experiment2_id_router_001:id_router_001"
Info (12128): Elaborating entity "experiment2_id_router_001_default_decode" for hierarchy "experiment2_id_router_001:id_router_001|experiment2_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "experiment2_id_router_002" for hierarchy "experiment2_id_router_002:id_router_002"
Info (12128): Elaborating entity "experiment2_id_router_002_default_decode" for hierarchy "experiment2_id_router_002:id_router_002|experiment2_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "experiment2_cmd_xbar_demux" for hierarchy "experiment2_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "experiment2_cmd_xbar_demux_001" for hierarchy "experiment2_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "experiment2_cmd_xbar_mux" for hierarchy "experiment2_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "experiment2_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "experiment2_rsp_xbar_demux_002" for hierarchy "experiment2_rsp_xbar_demux_002:rsp_xbar_demux_002"
Info (12128): Elaborating entity "experiment2_rsp_xbar_mux" for hierarchy "experiment2_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment2_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "experiment2_rsp_xbar_mux_001" for hierarchy "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "experiment2_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "altera_merlin_width_adapter:width_adapter_001"
Info (12128): Elaborating entity "experiment2_irq_mapper" for hierarchy "experiment2_irq_mapper:irq_mapper"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qs14.tdf
    Info (12023): Found entity 1: altsyncram_qs14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hq1.tdf
    Info (12023): Found entity 1: altsyncram_2hq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf
    Info (12023): Found entity 1: cntr_4ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12208): 2 design partitions do not require synthesis
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_im:the_experiment2_cpu_0_nios2_oci_im|experiment2_cpu_0_traceram_lpm_dram_bdp_component_module:experiment2_cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 197 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2634 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 63 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 2352 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21071): Implemented 1 partitions
Info (144001): Generated suppressed messages file C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2.map.smsg
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 439 megabytes
    Info: Processing ended: Mon Mar 02 14:57:49 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/lim14/coe4ds4_lab5_2020/coe4ds4_lab5_2020/experiment2/experiment2.map.smsg.


