var _test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h =
[
    [ "PLLSTS_BITS", "struct_p_l_l_s_t_s___b_i_t_s.html", "struct_p_l_l_s_t_s___b_i_t_s" ],
    [ "PLLSTS_REG", "union_p_l_l_s_t_s___r_e_g.html", "union_p_l_l_s_t_s___r_e_g" ],
    [ "HISPCP_BITS", "struct_h_i_s_p_c_p___b_i_t_s.html", "struct_h_i_s_p_c_p___b_i_t_s" ],
    [ "HISPCP_REG", "union_h_i_s_p_c_p___r_e_g.html", "union_h_i_s_p_c_p___r_e_g" ],
    [ "LOSPCP_BITS", "struct_l_o_s_p_c_p___b_i_t_s.html", "struct_l_o_s_p_c_p___b_i_t_s" ],
    [ "LOSPCP_REG", "union_l_o_s_p_c_p___r_e_g.html", "union_l_o_s_p_c_p___r_e_g" ],
    [ "PCLKCR0_BITS", "struct_p_c_l_k_c_r0___b_i_t_s.html", "struct_p_c_l_k_c_r0___b_i_t_s" ],
    [ "PCLKCR0_REG", "union_p_c_l_k_c_r0___r_e_g.html", "union_p_c_l_k_c_r0___r_e_g" ],
    [ "PCLKCR1_BITS", "struct_p_c_l_k_c_r1___b_i_t_s.html", "struct_p_c_l_k_c_r1___b_i_t_s" ],
    [ "PCLKCR1_REG", "union_p_c_l_k_c_r1___r_e_g.html", "union_p_c_l_k_c_r1___r_e_g" ],
    [ "PCLKCR3_BITS", "struct_p_c_l_k_c_r3___b_i_t_s.html", "struct_p_c_l_k_c_r3___b_i_t_s" ],
    [ "PCLKCR3_REG", "union_p_c_l_k_c_r3___r_e_g.html", "union_p_c_l_k_c_r3___r_e_g" ],
    [ "PLLCR_BITS", "struct_p_l_l_c_r___b_i_t_s.html", "struct_p_l_l_c_r___b_i_t_s" ],
    [ "PLLCR_REG", "union_p_l_l_c_r___r_e_g.html", "union_p_l_l_c_r___r_e_g" ],
    [ "LPMCR0_BITS", "struct_l_p_m_c_r0___b_i_t_s.html", "struct_l_p_m_c_r0___b_i_t_s" ],
    [ "LPMCR0_REG", "union_l_p_m_c_r0___r_e_g.html", "union_l_p_m_c_r0___r_e_g" ],
    [ "MAPCNF_BITS", "struct_m_a_p_c_n_f___b_i_t_s.html", "struct_m_a_p_c_n_f___b_i_t_s" ],
    [ "MAPCNF_REG", "union_m_a_p_c_n_f___r_e_g.html", "union_m_a_p_c_n_f___r_e_g" ],
    [ "SYS_CTRL_REGS", "struct_s_y_s___c_t_r_l___r_e_g_s.html", "struct_s_y_s___c_t_r_l___r_e_g_s" ],
    [ "CSMSCR_BITS", "struct_c_s_m_s_c_r___b_i_t_s.html", "struct_c_s_m_s_c_r___b_i_t_s" ],
    [ "CSMSCR_REG", "union_c_s_m_s_c_r___r_e_g.html", "union_c_s_m_s_c_r___r_e_g" ],
    [ "CSM_REGS", "struct_c_s_m___r_e_g_s.html", "struct_c_s_m___r_e_g_s" ],
    [ "CSM_PWL", "struct_c_s_m___p_w_l.html", "struct_c_s_m___p_w_l" ],
    [ "FOPT_BITS", "struct_f_o_p_t___b_i_t_s.html", "struct_f_o_p_t___b_i_t_s" ],
    [ "FOPT_REG", "union_f_o_p_t___r_e_g.html", "union_f_o_p_t___r_e_g" ],
    [ "FPWR_BITS", "struct_f_p_w_r___b_i_t_s.html", "struct_f_p_w_r___b_i_t_s" ],
    [ "FPWR_REG", "union_f_p_w_r___r_e_g.html", "union_f_p_w_r___r_e_g" ],
    [ "FSTATUS_BITS", "struct_f_s_t_a_t_u_s___b_i_t_s.html", "struct_f_s_t_a_t_u_s___b_i_t_s" ],
    [ "FSTATUS_REG", "union_f_s_t_a_t_u_s___r_e_g.html", "union_f_s_t_a_t_u_s___r_e_g" ],
    [ "FSTDBYWAIT_BITS", "struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s.html", "struct_f_s_t_d_b_y_w_a_i_t___b_i_t_s" ],
    [ "FSTDBYWAIT_REG", "union_f_s_t_d_b_y_w_a_i_t___r_e_g.html", "union_f_s_t_d_b_y_w_a_i_t___r_e_g" ],
    [ "FACTIVEWAIT_BITS", "struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s.html", "struct_f_a_c_t_i_v_e_w_a_i_t___b_i_t_s" ],
    [ "FACTIVEWAIT_REG", "union_f_a_c_t_i_v_e_w_a_i_t___r_e_g.html", "union_f_a_c_t_i_v_e_w_a_i_t___r_e_g" ],
    [ "FBANKWAIT_BITS", "struct_f_b_a_n_k_w_a_i_t___b_i_t_s.html", "struct_f_b_a_n_k_w_a_i_t___b_i_t_s" ],
    [ "FBANKWAIT_REG", "union_f_b_a_n_k_w_a_i_t___r_e_g.html", "union_f_b_a_n_k_w_a_i_t___r_e_g" ],
    [ "FOTPWAIT_BITS", "struct_f_o_t_p_w_a_i_t___b_i_t_s.html", "struct_f_o_t_p_w_a_i_t___b_i_t_s" ],
    [ "FOTPWAIT_REG", "union_f_o_t_p_w_a_i_t___r_e_g.html", "union_f_o_t_p_w_a_i_t___r_e_g" ],
    [ "FLASH_REGS", "struct_f_l_a_s_h___r_e_g_s.html", "struct_f_l_a_s_h___r_e_g_s" ],
    [ "FLASH_ACTIVE", "_test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a1d9ab918a359cb8781d9c1f1c6786f0f", null ],
    [ "FLASH_SLEEP", "_test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a2dc9734a0b2f432f047075c63d48508b", null ],
    [ "FLASH_STANDBY", "_test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a871237900954b95dcc7a8813806f49f9", null ],
    [ "CsmPwl", "_test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a5de07df0e1f2e2fa6a1650a0dec1ad0d", null ],
    [ "CsmRegs", "_test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h.html#a9627212e73a77ca09b109fe4266997c5", null ],
    [ "FlashRegs", "_test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h.html#aff9297d88b88a85930a19f90296aeae8", null ],
    [ "SysCtrlRegs", "_test___projects_2_notch___test_2_device_2_d_s_p2833x___sys_ctrl_8h.html#ac081b17476c2d428cea62e507fe76014", null ]
];