Startpoint: init_data[0] (input port clocked by clk)
Endpoint: mem (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.5000    0.5000 v input external delay
                    0.5000    0.0000    0.5000 v init_data[0] (in)
     1    0.0069                                 init_data[0] (net)
                    0.5000    0.0000    0.5000 v mem/din0[0] (sram_32_256_sky130A)
                                        0.5000   data arrival time

                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ mem/clk0 (sram_32_256_sky130A)
                             -0.0560   -0.0560   library hold time
                                       -0.0560   data required time
-------------------------------------------------------------------------------------
                                       -0.0560   data required time
                                       -0.5000   data arrival time
-------------------------------------------------------------------------------------
                                        0.5560   slack (MET)


Startpoint: _21814_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21110_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _21814_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    4.9299    4.2154    4.2154 ^ _21814_/Q (sky130_fd_sc_hd__dfxtp_1)
   113    0.2612                                 cntlr.core.CPU_reset_a3 (net)
                    4.9299    0.0000    4.2154 ^ _16633_/A (sky130_fd_sc_hd__clkinv_1)
                   13.9145   13.9611   18.1765 v _16633_/Y (sky130_fd_sc_hd__clkinv_1)
   913    1.3446                                 _2052_ (net)
                   13.9145    0.0000   18.1765 v _18710_/B (sky130_fd_sc_hd__nand3_1)
                    1.5408    5.4628   23.6392 ^ _18710_/Y (sky130_fd_sc_hd__nand3_1)
     1    0.0015                                 _1000_ (net)
                    1.5408    0.0000   23.6392 ^ _21110_/D (sky130_fd_sc_hd__dfxtp_1)
                                       23.6392   data arrival time

                    0.0000   10.0000   10.0000   clock clk (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _21110_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -0.6333    9.3667   library setup time
                                        9.3667   data required time
-------------------------------------------------------------------------------------
                                        9.3667   data required time
                                      -23.6392   data arrival time
-------------------------------------------------------------------------------------
                                      -14.2725   slack (VIOLATED)


