#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov  7 19:01:48 2016
# Process ID: 17585
# Current directory: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/shift_ram_4cycledelay_synth_1
# Command line: vivado -log shift_ram_4cycledelay.vds -mode batch -messageDb vivado.pb -notrace -source shift_ram_4cycledelay.tcl
# Log file: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/shift_ram_4cycledelay_synth_1/shift_ram_4cycledelay.vds
# Journal file: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/shift_ram_4cycledelay_synth_1/vivado.jou
#-----------------------------------------------------------
source shift_ram_4cycledelay.tcl -notrace
Command: synth_design -top shift_ram_4cycledelay -part xc7a100tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17602 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.332 ; gain = 176.145 ; free physical = 2552 ; free virtual = 13762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_ram_4cycledelay' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/synth/shift_ram_4cycledelay.vhd:67]
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_9' declared at '/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/c_shift_ram_v12_0_9/hdl/c_shift_ram_v12_0.vhd:57' bound to instance 'U0' of component 'c_shift_ram_v12_0_9' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/synth/shift_ram_4cycledelay.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'shift_ram_4cycledelay' (4#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/synth/shift_ram_4cycledelay.vhd:67]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[0]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port aclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port aset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port ainit
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port sinit
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.770 ; gain = 219.582 ; free physical = 2506 ; free virtual = 13717
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1114.770 ; gain = 219.582 ; free physical = 2506 ; free virtual = 13717
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/shift_ram_4cycledelay_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/shift_ram_4cycledelay_ooc.xdc] for cell 'U0'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/shift_ram_4cycledelay_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/shift_ram_4cycledelay_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1471.008 ; gain = 0.004 ; free physical = 2327 ; free virtual = 13538
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2326 ; free virtual = 13537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2326 ; free virtual = 13537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2326 ; free virtual = 13537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2322 ; free virtual = 13533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2322 ; free virtual = 13533
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port a[0]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port ce
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port aclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port aset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port ainit
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port sclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port sset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_9_legacy has unconnected port sinit
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2322 ; free virtual = 13533
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2322 ; free virtual = 13533

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2322 ; free virtual = 13533
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2322 ; free virtual = 13533

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2295 ; free virtual = 13502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2295 ; free virtual = 13502
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |SRL16E |    25|
|2     |FDRE   |    50|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2281 ; free virtual = 13488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1471.008 ; gain = 111.441 ; free physical = 2281 ; free virtual = 13488
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1471.008 ; gain = 575.820 ; free physical = 2280 ; free virtual = 13487
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/shift_ram_4cycledelay_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/ip/shift_ram_4cycledelay/shift_ram_4cycledelay_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.008 ; gain = 480.262 ; free physical = 2275 ; free virtual = 13482
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1471.008 ; gain = 0.000 ; free physical = 2275 ; free virtual = 13482
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 19:02:13 2016...
