# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/PC.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/IMem.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/data_mem.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/reg_file.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/flip_flop_5.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/flip_flop_32.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/IR.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/mux3to1.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/mux2to1.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/flip_flop.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sources_1/new/Shifter.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sim_1/new/PC_test.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sim_1/new/mux2to1_test.v"
verilog xil_defaultlib  "../../../cpu_risc_32bit.srcs/sim_1/new/Shifter_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
