Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Thu Nov 24 21:02:12 2016
| Host             : DESKTOP-82NDHVB running 64-bit major release  (build 9200)
| Command          : report_power -file top_display_power_routed.rpt -pb top_display_power_summary_routed.pb -rpx top_display_power_routed.rpx
| Design           : top_display
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 23.870 (Junction temp exceeded!) |
| Dynamic (W)              | 23.384                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.497 |      120 |       --- |             --- |
|   LUT as Logic |     0.471 |       57 |     20800 |            0.27 |
|   CARRY4       |     0.016 |        9 |      8150 |            0.11 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Register     |     0.003 |       35 |     41600 |            0.08 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |     0.484 |      114 |       --- |             --- |
| I/O            |    22.403 |       21 |       106 |           19.81 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    23.870 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.350 |       1.009 |      0.341 |
| Vccaux    |       1.800 |     0.873 |       0.820 |      0.053 |
| Vcco33    |       3.300 |     6.334 |       6.333 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| top_display                               |    23.384 |
|   U1                                      |     0.925 |
|     U1                                    |     0.659 |
|       MUX                                 |     0.096 |
|         inst                              |     0.096 |
|       calculator                          |     0.477 |
|         inst                              |     0.477 |
|           complement_0                    |     0.037 |
|             inst                          |     0.037 |
|               full_adder_4_bit_0          |     0.029 |
|                 inst                      |     0.029 |
|                   full_adder_1_bit_0      |     0.009 |
|                     inst                  |     0.009 |
|                       xup_nand2_1         |     0.000 |
|                       xup_nand2_2         |     0.003 |
|                       xup_xnor2_0         |     0.000 |
|                       xup_xor2_0          |     0.006 |
|                   full_adder_1_bit_1      |     0.011 |
|                     inst                  |     0.011 |
|                       xup_inv_0           |     0.000 |
|                       xup_nand2_0         |     0.004 |
|                       xup_nand2_1         |     0.000 |
|                       xup_xnor2_0         |     0.006 |
|                       xup_xor2_0          |     0.000 |
|                   full_adder_1_bit_2      |     0.007 |
|                     inst                  |     0.007 |
|                       xup_inv_0           |     0.000 |
|                       xup_nand2_0         |     0.001 |
|                       xup_nand2_1         |     0.000 |
|                       xup_xnor2_0         |     0.005 |
|                       xup_xor2_0          |     0.000 |
|                   full_adder_1_bit_3      |     0.003 |
|                     inst                  |     0.003 |
|                       xup_inv_0           |     0.000 |
|                       xup_xnor2_0         |     0.003 |
|                       xup_xor2_0          |     0.000 |
|               xup_xor2_0                  |     0.004 |
|               xup_xor2_1                  |     0.003 |
|               xup_xor2_2                  |     0.000 |
|               xup_xor2_3                  |     0.000 |
|           complement_1                    |     0.213 |
|             inst                          |     0.213 |
|               full_adder_4_bit_0          |     0.130 |
|                 inst                      |     0.130 |
|                   full_adder_1_bit_0      |     0.053 |
|                     inst                  |     0.053 |
|                       xup_nand2_1         |     0.000 |
|                       xup_nand2_2         |     0.027 |
|                       xup_xnor2_0         |     0.000 |
|                       xup_xor2_0          |     0.027 |
|                   full_adder_1_bit_1      |     0.050 |
|                     inst                  |     0.050 |
|                       xup_inv_0           |     0.000 |
|                       xup_nand2_0         |     0.023 |
|                       xup_nand2_1         |     0.000 |
|                       xup_xnor2_0         |     0.027 |
|                       xup_xor2_0          |     0.000 |
|                   full_adder_1_bit_2      |     0.026 |
|                     inst                  |     0.026 |
|                       xup_inv_0           |     0.000 |
|                       xup_xnor2_0         |     0.026 |
|                       xup_xor2_0          |     0.000 |
|               xup_xor2_0                  |     0.028 |
|               xup_xor2_1                  |     0.033 |
|               xup_xor2_2                  |     0.023 |
|           complement_2                    |     0.042 |
|             inst                          |     0.042 |
|               full_adder_4_bit_0          |     0.033 |
|                 inst                      |     0.033 |
|                   full_adder_1_bit_0      |     0.009 |
|                     inst                  |     0.009 |
|                       xup_nand2_1         |     0.000 |
|                       xup_nand2_2         |     0.003 |
|                       xup_xnor2_0         |     0.000 |
|                       xup_xor2_0          |     0.006 |
|                   full_adder_1_bit_1      |     0.014 |
|                     inst                  |     0.014 |
|                       xup_inv_0           |     0.000 |
|                       xup_nand2_0         |     0.006 |
|                       xup_nand2_1         |     0.000 |
|                       xup_xnor2_0         |     0.008 |
|                       xup_xor2_0          |     0.000 |
|                   full_adder_1_bit_2      |     0.008 |
|                     inst                  |     0.008 |
|                       xup_inv_0           |     0.000 |
|                       xup_nand2_0         |     0.002 |
|                       xup_nand2_1         |     0.000 |
|                       xup_xnor2_0         |     0.006 |
|                       xup_xor2_0          |     0.000 |
|                   full_adder_1_bit_3      |     0.002 |
|                     inst                  |     0.002 |
|                       xup_inv_0           |     0.000 |
|                       xup_xnor2_0         |     0.002 |
|                       xup_xor2_0          |     0.000 |
|               xup_xor2_0                  |     0.006 |
|               xup_xor2_1                  |     0.004 |
|               xup_xor2_2                  |     0.000 |
|               xup_xor2_3                  |     0.000 |
|           full_adder_4_bit_0              |     0.185 |
|             inst                          |     0.185 |
|               full_adder_1_bit_0          |     0.019 |
|                 inst                      |     0.019 |
|                   xup_nand2_1             |     0.000 |
|                   xup_nand2_2             |     0.009 |
|                   xup_xnor2_0             |     0.000 |
|                   xup_xor2_0              |     0.010 |
|               full_adder_1_bit_1          |     0.064 |
|                 inst                      |     0.064 |
|                   xup_inv_0               |     0.000 |
|                   xup_nand2_0             |     0.009 |
|                   xup_nand2_1             |     0.017 |
|                   xup_nand2_2             |     0.008 |
|                   xup_xnor2_0             |     0.017 |
|                   xup_xor2_0              |     0.012 |
|               full_adder_1_bit_2          |     0.052 |
|                 inst                      |     0.052 |
|                   xup_inv_0               |     0.000 |
|                   xup_nand2_0             |     0.006 |
|                   xup_nand2_1             |     0.007 |
|                   xup_nand2_2             |     0.008 |
|                   xup_xnor2_0             |     0.017 |
|                   xup_xor2_0              |     0.013 |
|               full_adder_1_bit_3          |     0.051 |
|                 inst                      |     0.051 |
|                   xup_inv_0               |     0.000 |
|                   xup_xnor2_0             |     0.043 |
|                   xup_xor2_0              |     0.009 |
|       clock_divider                       |     0.034 |
|         inst                              |     0.034 |
|       concat_M                            |     0.000 |
|       concat_N                            |     0.000 |
|       concat_S                            |     0.000 |
|       concat_SGN_S                        |     0.000 |
|       counter                             |     0.022 |
|         U0                                |     0.022 |
|           i_synth                         |     0.022 |
|             i_baseblox.i_baseblox_counter |     0.022 |
|               the_addsub                  |     0.022 |
|                 no_pipelining.the_addsub  |     0.022 |
|                   i_lut6.i_lut6_addsub    |     0.022 |
|                     i_q.i_simple.qreg     |     0.020 |
|       two_four_decoder_0                  |     0.031 |
|         inst                              |     0.031 |
|           A0                              |     0.000 |
|           A1                              |     0.000 |
|           xup_and2_0                      |     0.007 |
|           xup_and2_1                      |     0.008 |
|           xup_and2_2                      |     0.008 |
|           xup_and2_3                      |     0.008 |
|           xup_inv_0                       |     0.000 |
|           xup_inv_1                       |     0.000 |
|       xup_inv_0                           |     0.000 |
|       xup_inv_1                           |     0.000 |
|       xup_inv_2                           |     0.000 |
|       xup_inv_3                           |     0.000 |
+-------------------------------------------+-----------+


