Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : riscv
Version: J-2014.09-SP4
Date   : Sat Mar 24 02:53:44 2018
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                           34
Number of nets:                          3244
Number of cells:                         3024
Number of combinational cells:           2414
Number of sequential cells:               607
Number of macros/black boxes:               0
Number of buf/inv:                        287
Number of references:                      58

Combinational area:              87312.188053
Buf/Inv area:                     4946.404742
Noncombinational area:          119230.390784
Macro/Black Box area:                0.000000
Net Interconnect area:          176296.637957

Total cell area:                206542.578837
Total area:                     382839.216794

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-      Noncombi-    Black-
                                  Total        Total    national    national     boxes   Design
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
riscv                             206542.5788    100.0   5657.4996    4040.1273  0.0000  riscv
dp/data_mem                       184397.2327     89.3  75973.2993  108423.9334  0.0000  datamemory
dp/instr_mem                         212.4644      0.1    212.4644       0.0000  0.0000  instructionmemory
dp/rf                              12235.2548      5.9   5468.9248    6766.3301  0.0000  RegFile
--------------------------------  -----------  -------  ----------  -----------  ------  -----------------
Total                                                   87312.1881  119230.3908  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                     Estimated  Perc. of
  Module             Implem.  Count       Area cell area
  ------------------ -------  ----- ---------- ---------
  DP_OP_102_125_3843     str      1   669.5658      0.3%
  DW01_add           apparch      2    44.2211      0.0%
  DW_cmp             apparch      8   425.8445      0.2%
  DW_leftsh             astr      1   400.7853      0.2%
  DW_rightsh            astr      2   791.9133      0.4%
  ------------------ -------  ----- ---------- ---------
  DP_OP Subtotal:                 1   669.5658      0.3%
  Total:                         14  2332.3300      1.1%

Subtotal of datapath(DP_OP) cell area:  669.5658  0.3%  (estimated)
Total synthetic cell area:              2332.3300  1.1%  (estimated)

1
