#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LCD_LCDPort */
LCD_LCDPort__0__DM__MASK EQU 0x07
LCD_LCDPort__0__DM__SHIFT EQU 0
LCD_LCDPort__0__DR EQU CYREG_PRT1_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT1_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__0__PORT EQU 1
LCD_LCDPort__0__PS EQU CYREG_PRT1_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DM__MASK EQU 0x38
LCD_LCDPort__1__DM__SHIFT EQU 3
LCD_LCDPort__1__DR EQU CYREG_PRT1_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT1_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__1__PORT EQU 1
LCD_LCDPort__1__PS EQU CYREG_PRT1_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DM__MASK EQU 0x1C0
LCD_LCDPort__2__DM__SHIFT EQU 6
LCD_LCDPort__2__DR EQU CYREG_PRT1_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT1_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__2__PORT EQU 1
LCD_LCDPort__2__PS EQU CYREG_PRT1_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DM__MASK EQU 0xE00
LCD_LCDPort__3__DM__SHIFT EQU 9
LCD_LCDPort__3__DR EQU CYREG_PRT1_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT1_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__3__PORT EQU 1
LCD_LCDPort__3__PS EQU CYREG_PRT1_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DM__MASK EQU 0x7000
LCD_LCDPort__4__DM__SHIFT EQU 12
LCD_LCDPort__4__DR EQU CYREG_PRT1_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT1_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__4__PORT EQU 1
LCD_LCDPort__4__PS EQU CYREG_PRT1_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DM__MASK EQU 0x38000
LCD_LCDPort__5__DM__SHIFT EQU 15
LCD_LCDPort__5__DR EQU CYREG_PRT1_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT1_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__5__PORT EQU 1
LCD_LCDPort__5__PS EQU CYREG_PRT1_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_LCDPort__6__DM__SHIFT EQU 18
LCD_LCDPort__6__DR EQU CYREG_PRT1_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT1_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__6__PORT EQU 1
LCD_LCDPort__6__PS EQU CYREG_PRT1_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_PRT1_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT1_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT1_INTSTAT
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__PC EQU CYREG_PRT1_PC
LCD_LCDPort__PC2 EQU CYREG_PRT1_PC2
LCD_LCDPort__PORT EQU 1
LCD_LCDPort__PS EQU CYREG_PRT1_PS
LCD_LCDPort__SHIFT EQU 0

/* UART_rx */
UART_rx__0__DM__MASK EQU 0x07
UART_rx__0__DM__SHIFT EQU 0
UART_rx__0__DR EQU CYREG_PRT4_DR
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_rx__0__HSIOM_MASK EQU 0x0000000F
UART_rx__0__HSIOM_SHIFT EQU 0
UART_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__0__MASK EQU 0x01
UART_rx__0__PC EQU CYREG_PRT4_PC
UART_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_rx__0__PORT EQU 4
UART_rx__0__PS EQU CYREG_PRT4_PS
UART_rx__0__SHIFT EQU 0
UART_rx__DR EQU CYREG_PRT4_DR
UART_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_rx__MASK EQU 0x01
UART_rx__PC EQU CYREG_PRT4_PC
UART_rx__PC2 EQU CYREG_PRT4_PC2
UART_rx__PORT EQU 4
UART_rx__PS EQU CYREG_PRT4_PS
UART_rx__SHIFT EQU 0

/* UART_SCB */
UART_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
UART_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_SCBCLK__MASK EQU 0x80000000
UART_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* UART_tx */
UART_tx__0__DM__MASK EQU 0x38
UART_tx__0__DM__SHIFT EQU 3
UART_tx__0__DR EQU CYREG_PRT4_DR
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_tx__0__HSIOM_MASK EQU 0x000000F0
UART_tx__0__HSIOM_SHIFT EQU 4
UART_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__0__MASK EQU 0x02
UART_tx__0__PC EQU CYREG_PRT4_PC
UART_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_tx__0__PORT EQU 4
UART_tx__0__PS EQU CYREG_PRT4_PS
UART_tx__0__SHIFT EQU 1
UART_tx__DR EQU CYREG_PRT4_DR
UART_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_tx__MASK EQU 0x02
UART_tx__PC EQU CYREG_PRT4_PC
UART_tx__PC2 EQU CYREG_PRT4_PC2
UART_tx__PORT EQU 4
UART_tx__PS EQU CYREG_PRT4_PS
UART_tx__SHIFT EQU 1

/* Timer_TimerUDB */
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
Timer_TimerUDB_sT24_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
Timer_TimerUDB_sT24_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
Timer_TimerUDB_sT24_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
Timer_TimerUDB_sT24_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
Timer_TimerUDB_sT24_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Timer_TimerUDB_sT24_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
Timer_TimerUDB_sT24_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F1_02

/* ADC_SAR_cy_psoc4_sar */
ADC_SAR_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_SAR_cy_psoc4_sarmux_8 */
ADC_SAR_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_SAR_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_SAR_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_SAR_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_SAR_intClock */
ADC_SAR_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_intClock__MASK EQU 0x80000000
ADC_SAR_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_SAR_IRQ */
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_IRQ__INTC_NUMBER EQU 14
ADC_SAR_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* T_Clock */
T_Clock__DIVIDER_MASK EQU 0x0000FFFF
T_Clock__ENABLE EQU CYREG_CLK_DIVIDER_FRAC_A00
T_Clock__ENABLE_MASK EQU 0x80000000
T_Clock__FRAC_MASK EQU 0x001F0000
T_Clock__MASK EQU 0x80000000
T_Clock__REGISTER EQU CYREG_CLK_DIVIDER_FRAC_A00

/* SW1_Bootloader */
SW1_Bootloader__0__DM__MASK EQU 0xE00000
SW1_Bootloader__0__DM__SHIFT EQU 21
SW1_Bootloader__0__DR EQU CYREG_PRT0_DR
SW1_Bootloader__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW1_Bootloader__0__HSIOM_MASK EQU 0xF0000000
SW1_Bootloader__0__HSIOM_SHIFT EQU 28
SW1_Bootloader__0__INTCFG EQU CYREG_PRT0_INTCFG
SW1_Bootloader__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1_Bootloader__0__MASK EQU 0x80
SW1_Bootloader__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1_Bootloader__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1_Bootloader__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1_Bootloader__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1_Bootloader__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1_Bootloader__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1_Bootloader__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1_Bootloader__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1_Bootloader__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1_Bootloader__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1_Bootloader__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1_Bootloader__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1_Bootloader__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1_Bootloader__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1_Bootloader__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1_Bootloader__0__PC EQU CYREG_PRT0_PC
SW1_Bootloader__0__PC2 EQU CYREG_PRT0_PC2
SW1_Bootloader__0__PORT EQU 0
SW1_Bootloader__0__PS EQU CYREG_PRT0_PS
SW1_Bootloader__0__SHIFT EQU 7
SW1_Bootloader__DR EQU CYREG_PRT0_DR
SW1_Bootloader__INTCFG EQU CYREG_PRT0_INTCFG
SW1_Bootloader__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1_Bootloader__MASK EQU 0x80
SW1_Bootloader__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1_Bootloader__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1_Bootloader__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1_Bootloader__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1_Bootloader__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1_Bootloader__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1_Bootloader__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1_Bootloader__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1_Bootloader__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1_Bootloader__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1_Bootloader__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1_Bootloader__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1_Bootloader__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1_Bootloader__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1_Bootloader__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1_Bootloader__PC EQU CYREG_PRT0_PC
SW1_Bootloader__PC2 EQU CYREG_PRT0_PC2
SW1_Bootloader__PORT EQU 0
SW1_Bootloader__PS EQU CYREG_PRT0_PS
SW1_Bootloader__SHIFT EQU 7

/* Analog_Input_Pin_0 */
Analog_Input_Pin_0__0__DM__MASK EQU 0x07
Analog_Input_Pin_0__0__DM__SHIFT EQU 0
Analog_Input_Pin_0__0__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_Input_Pin_0__0__HSIOM_MASK EQU 0x0000000F
Analog_Input_Pin_0__0__HSIOM_SHIFT EQU 0
Analog_Input_Pin_0__0__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_0__0__MASK EQU 0x01
Analog_Input_Pin_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_0__0__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_0__0__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_0__0__PORT EQU 2
Analog_Input_Pin_0__0__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_0__0__SHIFT EQU 0
Analog_Input_Pin_0__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_0__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_0__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_0__MASK EQU 0x01
Analog_Input_Pin_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_0__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_0__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_0__PORT EQU 2
Analog_Input_Pin_0__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_0__SHIFT EQU 0

/* Analog_Input_Pin_1 */
Analog_Input_Pin_1__0__DM__MASK EQU 0x38
Analog_Input_Pin_1__0__DM__SHIFT EQU 3
Analog_Input_Pin_1__0__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_Input_Pin_1__0__HSIOM_MASK EQU 0x000000F0
Analog_Input_Pin_1__0__HSIOM_SHIFT EQU 4
Analog_Input_Pin_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_1__0__MASK EQU 0x02
Analog_Input_Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_1__0__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_1__0__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_1__0__PORT EQU 2
Analog_Input_Pin_1__0__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_1__0__SHIFT EQU 1
Analog_Input_Pin_1__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_1__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_1__MASK EQU 0x02
Analog_Input_Pin_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_1__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_1__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_1__PORT EQU 2
Analog_Input_Pin_1__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_1__SHIFT EQU 1

/* Analog_Input_Pin_2 */
Analog_Input_Pin_2__0__DM__MASK EQU 0x1C0
Analog_Input_Pin_2__0__DM__SHIFT EQU 6
Analog_Input_Pin_2__0__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_Input_Pin_2__0__HSIOM_MASK EQU 0x00000F00
Analog_Input_Pin_2__0__HSIOM_SHIFT EQU 8
Analog_Input_Pin_2__0__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_2__0__MASK EQU 0x04
Analog_Input_Pin_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_2__0__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_2__0__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_2__0__PORT EQU 2
Analog_Input_Pin_2__0__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_2__0__SHIFT EQU 2
Analog_Input_Pin_2__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_2__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_2__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_2__MASK EQU 0x04
Analog_Input_Pin_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_2__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_2__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_2__PORT EQU 2
Analog_Input_Pin_2__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_2__SHIFT EQU 2

/* Analog_Input_Pin_3 */
Analog_Input_Pin_3__0__DM__MASK EQU 0xE00
Analog_Input_Pin_3__0__DM__SHIFT EQU 9
Analog_Input_Pin_3__0__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_Input_Pin_3__0__HSIOM_MASK EQU 0x0000F000
Analog_Input_Pin_3__0__HSIOM_SHIFT EQU 12
Analog_Input_Pin_3__0__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_3__0__MASK EQU 0x08
Analog_Input_Pin_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_3__0__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_3__0__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_3__0__PORT EQU 2
Analog_Input_Pin_3__0__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_3__0__SHIFT EQU 3
Analog_Input_Pin_3__DR EQU CYREG_PRT2_DR
Analog_Input_Pin_3__INTCFG EQU CYREG_PRT2_INTCFG
Analog_Input_Pin_3__INTSTAT EQU CYREG_PRT2_INTSTAT
Analog_Input_Pin_3__MASK EQU 0x08
Analog_Input_Pin_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_Input_Pin_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_Input_Pin_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_Input_Pin_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_Input_Pin_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_Input_Pin_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_Input_Pin_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_Input_Pin_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_Input_Pin_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_Input_Pin_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_Input_Pin_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_Input_Pin_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_Input_Pin_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_Input_Pin_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_Input_Pin_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_Input_Pin_3__PC EQU CYREG_PRT2_PC
Analog_Input_Pin_3__PC2 EQU CYREG_PRT2_PC2
Analog_Input_Pin_3__PORT EQU 2
Analog_Input_Pin_3__PS EQU CYREG_PRT2_PS
Analog_Input_Pin_3__SHIFT EQU 3

/* Digital_Output_Pin_U1 */
Digital_Output_Pin_U1__0__DM__MASK EQU 0x38000
Digital_Output_Pin_U1__0__DM__SHIFT EQU 15
Digital_Output_Pin_U1__0__DR EQU CYREG_PRT2_DR
Digital_Output_Pin_U1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Digital_Output_Pin_U1__0__HSIOM_MASK EQU 0x00F00000
Digital_Output_Pin_U1__0__HSIOM_SHIFT EQU 20
Digital_Output_Pin_U1__0__INTCFG EQU CYREG_PRT2_INTCFG
Digital_Output_Pin_U1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Digital_Output_Pin_U1__0__MASK EQU 0x20
Digital_Output_Pin_U1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Digital_Output_Pin_U1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Digital_Output_Pin_U1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Digital_Output_Pin_U1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Digital_Output_Pin_U1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Digital_Output_Pin_U1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Digital_Output_Pin_U1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Digital_Output_Pin_U1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Digital_Output_Pin_U1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Digital_Output_Pin_U1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Digital_Output_Pin_U1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Digital_Output_Pin_U1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Digital_Output_Pin_U1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Digital_Output_Pin_U1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Digital_Output_Pin_U1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Digital_Output_Pin_U1__0__PC EQU CYREG_PRT2_PC
Digital_Output_Pin_U1__0__PC2 EQU CYREG_PRT2_PC2
Digital_Output_Pin_U1__0__PORT EQU 2
Digital_Output_Pin_U1__0__PS EQU CYREG_PRT2_PS
Digital_Output_Pin_U1__0__SHIFT EQU 5
Digital_Output_Pin_U1__DR EQU CYREG_PRT2_DR
Digital_Output_Pin_U1__INTCFG EQU CYREG_PRT2_INTCFG
Digital_Output_Pin_U1__INTSTAT EQU CYREG_PRT2_INTSTAT
Digital_Output_Pin_U1__MASK EQU 0x20
Digital_Output_Pin_U1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Digital_Output_Pin_U1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Digital_Output_Pin_U1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Digital_Output_Pin_U1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Digital_Output_Pin_U1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Digital_Output_Pin_U1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Digital_Output_Pin_U1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Digital_Output_Pin_U1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Digital_Output_Pin_U1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Digital_Output_Pin_U1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Digital_Output_Pin_U1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Digital_Output_Pin_U1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Digital_Output_Pin_U1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Digital_Output_Pin_U1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Digital_Output_Pin_U1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Digital_Output_Pin_U1__PC EQU CYREG_PRT2_PC
Digital_Output_Pin_U1__PC2 EQU CYREG_PRT2_PC2
Digital_Output_Pin_U1__PORT EQU 2
Digital_Output_Pin_U1__PS EQU CYREG_PRT2_PS
Digital_Output_Pin_U1__SHIFT EQU 5

/* Digital_Output_Pin_U2 */
Digital_Output_Pin_U2__0__DM__MASK EQU 0x7000
Digital_Output_Pin_U2__0__DM__SHIFT EQU 12
Digital_Output_Pin_U2__0__DR EQU CYREG_PRT2_DR
Digital_Output_Pin_U2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Digital_Output_Pin_U2__0__HSIOM_MASK EQU 0x000F0000
Digital_Output_Pin_U2__0__HSIOM_SHIFT EQU 16
Digital_Output_Pin_U2__0__INTCFG EQU CYREG_PRT2_INTCFG
Digital_Output_Pin_U2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Digital_Output_Pin_U2__0__MASK EQU 0x10
Digital_Output_Pin_U2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Digital_Output_Pin_U2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Digital_Output_Pin_U2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Digital_Output_Pin_U2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Digital_Output_Pin_U2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Digital_Output_Pin_U2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Digital_Output_Pin_U2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Digital_Output_Pin_U2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Digital_Output_Pin_U2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Digital_Output_Pin_U2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Digital_Output_Pin_U2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Digital_Output_Pin_U2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Digital_Output_Pin_U2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Digital_Output_Pin_U2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Digital_Output_Pin_U2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Digital_Output_Pin_U2__0__PC EQU CYREG_PRT2_PC
Digital_Output_Pin_U2__0__PC2 EQU CYREG_PRT2_PC2
Digital_Output_Pin_U2__0__PORT EQU 2
Digital_Output_Pin_U2__0__PS EQU CYREG_PRT2_PS
Digital_Output_Pin_U2__0__SHIFT EQU 4
Digital_Output_Pin_U2__DR EQU CYREG_PRT2_DR
Digital_Output_Pin_U2__INTCFG EQU CYREG_PRT2_INTCFG
Digital_Output_Pin_U2__INTSTAT EQU CYREG_PRT2_INTSTAT
Digital_Output_Pin_U2__MASK EQU 0x10
Digital_Output_Pin_U2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Digital_Output_Pin_U2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Digital_Output_Pin_U2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Digital_Output_Pin_U2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Digital_Output_Pin_U2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Digital_Output_Pin_U2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Digital_Output_Pin_U2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Digital_Output_Pin_U2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Digital_Output_Pin_U2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Digital_Output_Pin_U2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Digital_Output_Pin_U2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Digital_Output_Pin_U2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Digital_Output_Pin_U2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Digital_Output_Pin_U2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Digital_Output_Pin_U2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Digital_Output_Pin_U2__PC EQU CYREG_PRT2_PC
Digital_Output_Pin_U2__PC2 EQU CYREG_PRT2_PC2
Digital_Output_Pin_U2__PORT EQU 2
Digital_Output_Pin_U2__PS EQU CYREG_PRT2_PS
Digital_Output_Pin_U2__SHIFT EQU 4

/* ISR_UART_RX_FIFO_FULL */
ISR_UART_RX_FIFO_FULL__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_UART_RX_FIFO_FULL__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_UART_RX_FIFO_FULL__INTC_MASK EQU 0x400
ISR_UART_RX_FIFO_FULL__INTC_NUMBER EQU 10
ISR_UART_RX_FIFO_FULL__INTC_PRIOR_MASK EQU 0xC00000
ISR_UART_RX_FIFO_FULL__INTC_PRIOR_NUM EQU 3
ISR_UART_RX_FIFO_FULL__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ISR_UART_RX_FIFO_FULL__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_UART_RX_FIFO_FULL__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
