// Seed: 1036605110
module module_0 #(
    parameter id_4 = 32'd96
) (
    input  tri  id_0,
    output tri0 id_1
);
  logic   id_3;
  supply1 _id_4 = -1'b0;
  parameter id_5 = 1;
  wire id_6;
  wire id_7;
  integer id_8[-1 : id_4] = 1 & id_3;
  assign id_6 = id_7;
  wire id_9, id_10;
  wire  id_11  ,  id_12  [  -1  :  1  *  -1  -  id_4  ]  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
  logic [-1 : 1 'b0] id_28;
  logic id_29;
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output logic id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  wire  id_5,
    input  wor   id_6,
    output tri   id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    input  tri0  id_10
);
  bit   id_12 = -1;
  logic id_13;
  ;
  always
  fork
    id_2  <= -1 * id_13 - 1;
    id_12 <= -1'h0;
  join
  module_0 modCall_1 (
      id_0,
      id_7
  );
  supply1 id_14 = 1'b0;
endmodule
