module Instruction_Register(clk, memory_data, instruc3, instruc2, instruc1, instruc0);
	input clk;
	input [31:0] memory_data;
	output reg [5:0] instruc3;
	output reg [4:0] instruc2, instruc1;
	output reg [15:0] instruc0;
	
	always @()


endmodule;