module dff_tb;
reg clk,d;
wire q;
dff dut (.clk(clk),.d(d),.q(q));
always #5 clk = ~clk;
initial begin
$dumpfile("dff.vcd");
$dumpvars();
$display("time\tclk\td\tq\t");
$monitor("%0t\t%b\t%b\t%b\t",$time,clk,d,q);
end
initial begin
clk=0;d=0;
#10 d=1;
#10 d=0;
#10 d=1;
#10 d=1;
#10 $finish;
end
endmodule
  module dff(clk,d,q);
input clk,d;
output reg q;
always@(posedge clk)begin
q<=d;
end
endmodule
