{
    "GENERAL": {
      "DESIGN_STAGE"    : "yosys",
      "STRATEGY"        : "performance",
      "POWER_ANALYSIS"  : false,
      "SWEEP"           : false 
    },
    "OpenFPGA_Commandline_args": {
        "continue_on_fail"  : false,
        "debug"             : true,
        "test_run"          : false,
        "show_thread_logs"  : true
    },
    "SYNTHESIS_PARAM": {
        "command"   : "synth_rs",
        "verific"   : true,
        "synth_ql":{
            "top"       : "${TOP_MODULE}",
            "family"    : "qlf_k6n10f",
            "no_abc_opt": null,
            "edif"      : null,
            "blif"      : "${OUTPUT_BLIF}",
            "verilog"   : null,
            "no_dsp"    : true,
            "no_adder"  : true,
            "no_bram"   : true,
            "no_ff_map" : null
        },
        "synth_rs":{
            "top"       : "${TOP_MODULE}",
            "tech"      : "generic",
            "goal"      : "area",
            "blif"      : "${OUTPUT_BLIF}",
            "verilog"   : "${OUTPUT_VERILOG}",
            "no_dsp"    : true,
            "no_bram"   : true,
            "effort"     : "medium",
            "abc"       : null,
            "cec"       : null

        },
        "synth":{
            "top"       : "${TOP_MODULE}",
            "auto-top"  : null,
            "flatten"   : true,
            "encfile"   : null,
            "lut"       : null,
            "nofsm"     : null,
            "noabc"     : null,
            "noalumacc" : null,
            "nordff"    : null,
            "noshare"   : null,
            "run"       : null,
            "flowmap"   : null
        }
    },
    "ABC": {
        "lut"   : "6",
        "script": null
    },
    "Formality":{
        "Regression": 10,
        "VERIF_STAGE": ""
    },
    "BENCHMARKS": {
        "3des_vhdl": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/3des_vhdl/rtl/VHDL/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "aes_128_192_256_enc": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/aes_128_192_256/trunk/enc/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK_I"
            }
        },
        "aes_128_192_256_dec": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/aes_128_192_256/trunk/dec/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK_I"
            }
        },
        "aes_all_keylength": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/aes_all_keylength/trunk/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "aes_crypto_core": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/aes_crypto_core/rtl/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_decry_ip_128bit": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/aes_decry_ip_128bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes_pipe": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/aes_pipe/trunk/rtl/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "b163arith": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/b163arith/trunk/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "btc_dsha256": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/btc_dsha256/rtl/vhdl/sha256core/sync_fifo_infer/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "iClk"
            }
        },
        "btc_dsha256_fwft": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/btc_dsha256/rtl/vhdl/sha256core/sync_fifo_fwft_infer/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "iClk"
            }
        },
        "btc_dsha_core": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/btc_dsha256/rtl/vhdl/sha256core/btc_dsha/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "iClkReg",
                "Clock2": "iClkProcess"
            }
        },
        "camellia_looping": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/camellia-vhdl/rtl/looping/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "camellia_pipelining_128": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/camellia-vhdl/rtl/pipelining/camellia128/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "camellia_pipelining_256": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/camellia-vhdl/rtl/pipelining/camellia256/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cryptopan_core": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/cryptopan_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "descore": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/descore/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "deslcore": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/deslcore/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "deslxcore": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/deslxcore/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "desxcore": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/desxcore/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fully_pipelined_128_aes_algorithm": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/fully_pipelined_128_aes_algorithm/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "iota_pow_vhdl": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/iota_pow_vhdl/trunk/vhdl_altera_de1/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLOCK_24",
                "Clock2": "CLOCK_27",
                "Clock3": "CLOCK_50",
                "Clock4": "EXT_CLOCK",
                "Clock5": "DRAM_CLK",
                "Clock6": "SD_CLK",
                "Clock7": "TCK",
                "Clock8": "I2C_SCLK",
                "Clock9": "PS2_CLK",
                "Clock10": "AUD_BCLK"
            }
        },
        "mini_aes": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/mini_aes/trunk/source/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "mod_mult_exp": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/mod_mult_exp/trunk/rtl/vhdl/mod_mult/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mod_sim_exp": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/mod_sim_exp/trunk/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "nfcc": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/nfcc/trunk/kasumi/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "nfhc_sha1": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/nfhc/trunk/sha1/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "nfhc_sha256": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/nfhc/trunk/sha256/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "nfhc_sha512": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/nfhc/trunk/sha512/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "noekeoncore": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/noekeoncore/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "present": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/present/trunk/Pure/rtl/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rsa": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/rsa/trunk/rtl/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rsa_512": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/rsa_512/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rtea": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/rtea/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "salsa20": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/salsa20/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha256_hash_core": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/sha256_hash_core/trunk/syn/sha256/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "simpletousesha2": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/simpletousesha2/trunk/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "threeaesc_c1": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_1/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "threeaesc_c2": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_2/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "threeaesc_c3": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/aes_c_3/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "threeaesc_key_schedule": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/threeaesc/rtl/key_schedule/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "twofish_128": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/twofish/trunk/vhdl/twofish_128/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "twofish_192": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/twofish/trunk/vhdl/twofish_192/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "twofish_256": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/twofish/trunk/vhdl/twofish_256/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tea1": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/tiny_encryption_algorithm/trunk/tea1/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "tea64": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/tiny_encryption_algorithm/trunk/tea64/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "xteacore": {
            "design":"RTL_Benchmark/VHDL/Cores/crypto_core/xteacore/trunk/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }

    }
}