<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.critedge:1  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %out_h_0 = phi i5 [ 0, %.preheader6.preheader.critedge ], [ %out_h, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %icmp_ln20 = icmp eq i5 %out_h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln20, label %3, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5.preheader:0  %p_shl8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="10">
<![CDATA[
.preheader5.preheader:1  %p_shl8_cast = zext i10 %p_shl8 to i11

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader5.preheader:2  %p_shl9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="7">
<![CDATA[
.preheader5.preheader:3  %p_shl9_cast = zext i7 %p_shl9 to i11

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader5.preheader:4  %tmp3 = sub i11 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0  %out_w_0 = phi i5 [ %out_w, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %icmp_ln21 = icmp eq i5 %out_w_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_w = add i5 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln21, label %.preheader6.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="5">
<![CDATA[
:0  %zext_ln24 = zext i5 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit:0  %buffer_0 = phi i16 [ 0, %0 ], [ %buffer_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:1  %k_h_0 = phi i2 [ 0, %0 ], [ %k_h, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h_0"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:2  %icmp_ln24 = icmp eq i2 %k_h_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %k_h = add i2 %k_h_0, 1

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln24, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln28_1 = zext i2 %k_h_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:1  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %zext_ln28_3 = zext i4 %shl_ln to i5

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %sub_ln28 = sub i5 %zext_ln28_3, %zext_ln28_1

]]></Node>
<StgValue><ssdm name="sub_ln28"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp = add i5 %zext_ln28_1, %out_h_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:6  %p_shl6_cast = zext i10 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:7  %p_shl7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %p_shl7_cast = zext i6 %p_shl7 to i11

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:9  %tmp1 = sub i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln36 = add i11 %tmp3, %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="11">
<![CDATA[
:1  %sext_ln36 = sext i11 %add_ln36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln36 = zext i32 %sext_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:4  store i16 %buffer_0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %buffer_1 = phi i16 [ %buffer, %1 ], [ %buffer_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:1  %k_w_0 = phi i2 [ %k_w, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w_0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %icmp_ln26 = icmp eq i2 %k_w_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %k_w = add i2 %k_w_0, 1

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln26, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="2">
<![CDATA[
:0  %zext_ln28_4 = zext i2 %k_w_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln28 = add i5 %zext_ln28_4, %out_w_0

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="5">
<![CDATA[
:2  %zext_ln28_7 = zext i5 %add_ln28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln28_1 = add i11 %zext_ln28_7, %tmp1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="11">
<![CDATA[
:4  %sext_ln28 = sext i11 %add_ln28_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln28_6 = zext i32 %sext_ln28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %add_ln28_3 = add i5 %zext_ln28_4, %sub_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="5">
<![CDATA[
:10  %sext_ln28_2 = sext i5 %add_ln28_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="32">
<![CDATA[
:11  %zext_ln28_5 = zext i32 %sext_ln28_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %SeparableConv2D_0_w_4 = getelementptr [9 x i15]* @SeparableConv2D_0_w_1, i64 0, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_4"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="4">
<![CDATA[
:13  %SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_5"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="4">
<![CDATA[
:13  %SeparableConv2D_0_w_5 = load i15* %SeparableConv2D_0_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="30" op_0_bw="16">
<![CDATA[
:8  %sext_ln28_1 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="15">
<![CDATA[
:14  %sext_ln28_3 = sext i15 %SeparableConv2D_0_w_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:15  %mul_ln28 = mul i30 %sext_ln28_3, %sext_ln28_1

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %buffer = add i16 %trunc_ln, %buffer_1

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="95" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="SeparableConv2D_0_w_1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_0_w_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="99" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="98" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_100" to="empty" fromId="100" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_100" to="empty" fromId="100" toId="9">
</dataflow>
<dataflow id="103" from="StgValue_100" to="empty" fromId="100" toId="9">
</dataflow>
<dataflow id="105" from="StgValue_104" to="out_h_0" fromId="104" toId="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln20" to="out_h_0" fromId="10" toId="11">
</dataflow>
<dataflow id="107" from="out_h" to="out_h_0" fromId="14" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln0" to="out_h_0" fromId="31" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="109" from="out_h_0" to="icmp_ln20" fromId="11" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln20" fromId="110" toId="12">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="empty_63" fromId="98" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="empty_63" fromId="113" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_113" to="empty_63" fromId="113" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_113" to="empty_63" fromId="113" toId="13">
</dataflow>
<dataflow id="117" from="out_h_0" to="out_h" fromId="11" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_118" to="out_h" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="icmp_ln20" to="br_ln20" fromId="12" toId="15">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl8" fromId="121" toId="16">
</dataflow>
<dataflow id="123" from="out_h_0" to="p_shl8" fromId="11" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_104" to="p_shl8" fromId="104" toId="16">
</dataflow>
<dataflow id="125" from="p_shl8" to="p_shl8_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="127" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl9" fromId="126" toId="18">
</dataflow>
<dataflow id="128" from="out_h_0" to="p_shl9" fromId="11" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_129" to="p_shl9" fromId="129" toId="18">
</dataflow>
<dataflow id="131" from="p_shl9" to="p_shl9_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="132" from="p_shl8_cast" to="tmp3" fromId="17" toId="20">
</dataflow>
<dataflow id="133" from="p_shl9_cast" to="tmp3" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecLoopTripCount" to="empty_67" fromId="98" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_100" to="empty_67" fromId="100" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_100" to="empty_67" fromId="100" toId="22">
</dataflow>
<dataflow id="137" from="StgValue_100" to="empty_67" fromId="100" toId="22">
</dataflow>
<dataflow id="138" from="out_w" to="out_w_0" fromId="27" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="139" from="br_ln21" to="out_w_0" fromId="54" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="140" from="StgValue_104" to="out_w_0" fromId="104" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="141" from="br_ln21" to="out_w_0" fromId="21" toId="24">
</dataflow>
<dataflow id="142" from="out_w_0" to="icmp_ln21" fromId="24" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_110" to="icmp_ln21" fromId="110" toId="25">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecLoopTripCount" to="empty_64" fromId="98" toId="26">
</dataflow>
<dataflow id="145" from="StgValue_113" to="empty_64" fromId="113" toId="26">
</dataflow>
<dataflow id="146" from="StgValue_113" to="empty_64" fromId="113" toId="26">
</dataflow>
<dataflow id="147" from="StgValue_113" to="empty_64" fromId="113" toId="26">
</dataflow>
<dataflow id="148" from="out_w_0" to="out_w" fromId="24" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_118" to="out_w" fromId="118" toId="27">
</dataflow>
<dataflow id="150" from="icmp_ln21" to="br_ln21" fromId="25" toId="28">
</dataflow>
<dataflow id="151" from="out_w_0" to="zext_ln24" fromId="24" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_152" to="buffer_0" fromId="152" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="br_ln24" to="buffer_0" fromId="30" toId="32">
</dataflow>
<dataflow id="155" from="buffer_1" to="buffer_0" fromId="55" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln0" to="buffer_0" fromId="74" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="157" from="StgValue_129" to="k_h_0" fromId="129" toId="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln24" to="k_h_0" fromId="30" toId="33">
</dataflow>
<dataflow id="159" from="k_h" to="k_h_0" fromId="36" toId="33">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln0" to="k_h_0" fromId="74" toId="33">
<BackEdge/>
</dataflow>
<dataflow id="161" from="k_h_0" to="icmp_ln24" fromId="33" toId="34">
</dataflow>
<dataflow id="163" from="StgValue_162" to="icmp_ln24" fromId="162" toId="34">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopTripCount" to="empty_65" fromId="98" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_165" to="empty_65" fromId="165" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_165" to="empty_65" fromId="165" toId="35">
</dataflow>
<dataflow id="168" from="StgValue_165" to="empty_65" fromId="165" toId="35">
</dataflow>
<dataflow id="169" from="k_h_0" to="k_h" fromId="33" toId="36">
</dataflow>
<dataflow id="171" from="StgValue_170" to="k_h" fromId="170" toId="36">
</dataflow>
<dataflow id="172" from="icmp_ln24" to="br_ln24" fromId="34" toId="37">
</dataflow>
<dataflow id="173" from="k_h_0" to="zext_ln28_1" fromId="33" toId="38">
</dataflow>
<dataflow id="175" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="174" toId="39">
</dataflow>
<dataflow id="176" from="k_h_0" to="shl_ln" fromId="33" toId="39">
</dataflow>
<dataflow id="177" from="StgValue_129" to="shl_ln" fromId="129" toId="39">
</dataflow>
<dataflow id="178" from="shl_ln" to="zext_ln28_3" fromId="39" toId="40">
</dataflow>
<dataflow id="179" from="zext_ln28_3" to="sub_ln28" fromId="40" toId="41">
</dataflow>
<dataflow id="180" from="zext_ln28_1" to="sub_ln28" fromId="38" toId="41">
</dataflow>
<dataflow id="181" from="zext_ln28_1" to="tmp" fromId="38" toId="42">
</dataflow>
<dataflow id="182" from="out_h_0" to="tmp" fromId="11" toId="42">
</dataflow>
<dataflow id="183" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl6" fromId="121" toId="43">
</dataflow>
<dataflow id="184" from="tmp" to="p_shl6" fromId="42" toId="43">
</dataflow>
<dataflow id="185" from="StgValue_104" to="p_shl6" fromId="104" toId="43">
</dataflow>
<dataflow id="186" from="p_shl6" to="p_shl6_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="188" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="p_shl7" fromId="187" toId="45">
</dataflow>
<dataflow id="189" from="tmp" to="p_shl7" fromId="42" toId="45">
</dataflow>
<dataflow id="191" from="StgValue_190" to="p_shl7" fromId="190" toId="45">
</dataflow>
<dataflow id="192" from="p_shl7" to="p_shl7_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="193" from="p_shl6_cast" to="tmp1" fromId="44" toId="47">
</dataflow>
<dataflow id="194" from="p_shl7_cast" to="tmp1" fromId="46" toId="47">
</dataflow>
<dataflow id="195" from="tmp3" to="add_ln36" fromId="20" toId="49">
</dataflow>
<dataflow id="196" from="zext_ln24" to="add_ln36" fromId="29" toId="49">
</dataflow>
<dataflow id="197" from="add_ln36" to="sext_ln36" fromId="49" toId="50">
</dataflow>
<dataflow id="198" from="sext_ln36" to="zext_ln36" fromId="50" toId="51">
</dataflow>
<dataflow id="199" from="output_r" to="output_addr" fromId="96" toId="52">
</dataflow>
<dataflow id="201" from="StgValue_200" to="output_addr" fromId="200" toId="52">
</dataflow>
<dataflow id="202" from="zext_ln36" to="output_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="203" from="buffer_0" to="store_ln36" fromId="32" toId="53">
</dataflow>
<dataflow id="204" from="output_addr" to="store_ln36" fromId="52" toId="53">
</dataflow>
<dataflow id="205" from="buffer" to="buffer_1" fromId="81" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln26" to="buffer_1" fromId="82" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="207" from="buffer_0" to="buffer_1" fromId="32" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="br_ln26" to="buffer_1" fromId="48" toId="55">
</dataflow>
<dataflow id="209" from="k_w" to="k_w_0" fromId="59" toId="56">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="br_ln26" to="k_w_0" fromId="82" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="211" from="StgValue_129" to="k_w_0" fromId="129" toId="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="212" from="br_ln26" to="k_w_0" fromId="48" toId="56">
</dataflow>
<dataflow id="213" from="k_w_0" to="icmp_ln26" fromId="56" toId="57">
</dataflow>
<dataflow id="214" from="StgValue_162" to="icmp_ln26" fromId="162" toId="57">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopTripCount" to="empty_66" fromId="98" toId="58">
</dataflow>
<dataflow id="216" from="StgValue_165" to="empty_66" fromId="165" toId="58">
</dataflow>
<dataflow id="217" from="StgValue_165" to="empty_66" fromId="165" toId="58">
</dataflow>
<dataflow id="218" from="StgValue_165" to="empty_66" fromId="165" toId="58">
</dataflow>
<dataflow id="219" from="k_w_0" to="k_w" fromId="56" toId="59">
</dataflow>
<dataflow id="220" from="StgValue_170" to="k_w" fromId="170" toId="59">
</dataflow>
<dataflow id="221" from="icmp_ln26" to="br_ln26" fromId="57" toId="60">
</dataflow>
<dataflow id="222" from="k_w_0" to="zext_ln28_4" fromId="56" toId="61">
</dataflow>
<dataflow id="223" from="zext_ln28_4" to="add_ln28" fromId="61" toId="62">
</dataflow>
<dataflow id="224" from="out_w_0" to="add_ln28" fromId="24" toId="62">
</dataflow>
<dataflow id="225" from="add_ln28" to="zext_ln28_7" fromId="62" toId="63">
</dataflow>
<dataflow id="226" from="zext_ln28_7" to="add_ln28_1" fromId="63" toId="64">
</dataflow>
<dataflow id="227" from="tmp1" to="add_ln28_1" fromId="47" toId="64">
</dataflow>
<dataflow id="228" from="add_ln28_1" to="sext_ln28" fromId="64" toId="65">
</dataflow>
<dataflow id="229" from="sext_ln28" to="zext_ln28_6" fromId="65" toId="66">
</dataflow>
<dataflow id="230" from="input_r" to="input_addr" fromId="95" toId="67">
</dataflow>
<dataflow id="231" from="StgValue_200" to="input_addr" fromId="200" toId="67">
</dataflow>
<dataflow id="232" from="zext_ln28_6" to="input_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="233" from="input_addr" to="input_load" fromId="67" toId="68">
</dataflow>
<dataflow id="234" from="zext_ln28_4" to="add_ln28_3" fromId="61" toId="69">
</dataflow>
<dataflow id="235" from="sub_ln28" to="add_ln28_3" fromId="41" toId="69">
</dataflow>
<dataflow id="236" from="add_ln28_3" to="sext_ln28_2" fromId="69" toId="70">
</dataflow>
<dataflow id="237" from="sext_ln28_2" to="zext_ln28_5" fromId="70" toId="71">
</dataflow>
<dataflow id="238" from="SeparableConv2D_0_w_1" to="SeparableConv2D_0_w_4" fromId="97" toId="72">
</dataflow>
<dataflow id="239" from="StgValue_200" to="SeparableConv2D_0_w_4" fromId="200" toId="72">
</dataflow>
<dataflow id="240" from="zext_ln28_5" to="SeparableConv2D_0_w_4" fromId="71" toId="72">
</dataflow>
<dataflow id="241" from="SeparableConv2D_0_w_4" to="SeparableConv2D_0_w_5" fromId="72" toId="73">
</dataflow>
<dataflow id="242" from="input_addr" to="input_load" fromId="67" toId="75">
</dataflow>
<dataflow id="243" from="SeparableConv2D_0_w_4" to="SeparableConv2D_0_w_5" fromId="72" toId="76">
</dataflow>
<dataflow id="244" from="input_load" to="sext_ln28_1" fromId="75" toId="77">
</dataflow>
<dataflow id="245" from="SeparableConv2D_0_w_5" to="sext_ln28_3" fromId="76" toId="78">
</dataflow>
<dataflow id="246" from="sext_ln28_3" to="mul_ln28" fromId="78" toId="79">
</dataflow>
<dataflow id="247" from="sext_ln28_1" to="mul_ln28" fromId="77" toId="79">
</dataflow>
<dataflow id="249" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="trunc_ln" fromId="248" toId="80">
</dataflow>
<dataflow id="250" from="mul_ln28" to="trunc_ln" fromId="79" toId="80">
</dataflow>
<dataflow id="252" from="StgValue_251" to="trunc_ln" fromId="251" toId="80">
</dataflow>
<dataflow id="254" from="StgValue_253" to="trunc_ln" fromId="253" toId="80">
</dataflow>
<dataflow id="255" from="trunc_ln" to="buffer" fromId="80" toId="81">
</dataflow>
<dataflow id="256" from="buffer_1" to="buffer" fromId="55" toId="81">
</dataflow>
<dataflow id="257" from="icmp_ln20" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="258" from="icmp_ln21" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="259" from="icmp_ln24" to="StgValue_4" fromId="34" toId="4">
</dataflow>
<dataflow id="260" from="icmp_ln26" to="StgValue_5" fromId="57" toId="5">
</dataflow>
</dataflows>


</stg>
