

1. **Compile the Main Verilog File**:  
   `ncvlog filename.v -mess`

2. **Compile the Testbench File**:  
   `ncvlog filename-test.v -mess`

3. **Elaborate the Testbench**:  
   `ncelab modulename_of_testbench -mess`

4. **Run the Simulation**:  
   `ncsim modulename_of_testbench -mess`

5. **Open Simulation in NCLaunch**:  
   Use NCLaunch to view results and check for errors.

6. **Launch Genus**:  
   `genus -gui`

7. **Load Libraries and HDL Files**:  
   `read_lib /home/installs/cad/slow.lib`  
   `read_hdl filename.v`
   'read_sdc .sdc file' for sdc files
for ALU  sdc
set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
syn_generic
syn_map
syn_opt
write_hdl > alu_netlist.v
write_sdc > alu_top.sdc

8. **Elaborate the Design**:  
   `elaborate`

9. **View Schematic in Genus**:  
   Navigate to the Schematic view in the Genus GUI.

10. **Synthesize the Design**:  
    `synthesize -to_mapped`

11. **Generate Reports**:  
    `report timing`  
    `report power`  
    `report area`



