# Verilog-HDL-Project
Design and Implementation of a Simple ALU using Verilog HDL A Verilog-based Arithmetic Logic Unit (ALU) that performs addition, subtraction, bitwise AND, and bitwise OR using structural, dataflow, and behavioral modeling.
