{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:46:43 2022 " "Info: Processing started: Tue Nov 29 14:46:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off con_signal -c con_signal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "add reg_ra\[1\] 24.200 ns Longest " "Info: Longest tpd from source pin \"add\" to destination pin \"reg_ra\[1\]\" is 24.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns add 1 PIN PIN_136 4 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_136; Fanout = 4; PIN Node = 'add'" {  } { { "g:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/bin/TimingClosureFloorplan.fld" "" "" { add } "NODE_NAME" } } { "con_signal.v" "" { Text "C:/Users/pc/Desktop/大二上/《电路与电子学》/实验三/con_signal/con_signal.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(1.800 ns) 9.600 ns reg_wa~12 2 COMB LC2_E15 4 " "Info: 2: + IC(4.300 ns) + CELL(1.800 ns) = 9.600 ns; Loc. = LC2_E15; Fanout = 4; COMB Node = 'reg_wa~12'" {  } { { "g:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { add reg_wa~12 } "NODE_NAME" } } { "con_signal.v" "" { Text "C:/Users/pc/Desktop/大二上/《电路与电子学》/实验三/con_signal/con_signal.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.300 ns) 15.100 ns reg_ra~10 3 COMB LC1_F19 2 " "Info: 3: + IC(3.200 ns) + CELL(2.300 ns) = 15.100 ns; Loc. = LC1_F19; Fanout = 2; COMB Node = 'reg_ra~10'" {  } { { "g:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { reg_wa~12 reg_ra~10 } "NODE_NAME" } } { "con_signal.v" "" { Text "C:/Users/pc/Desktop/大二上/《电路与电子学》/实验三/con_signal/con_signal.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 17.500 ns reg_ra~7 4 COMB LC5_F19 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 17.500 ns; Loc. = LC5_F19; Fanout = 1; COMB Node = 'reg_ra~7'" {  } { { "g:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { reg_ra~10 reg_ra~7 } "NODE_NAME" } } { "con_signal.v" "" { Text "C:/Users/pc/Desktop/大二上/《电路与电子学》/实验三/con_signal/con_signal.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(5.100 ns) 24.200 ns reg_ra\[1\] 5 PIN PIN_32 0 " "Info: 5: + IC(1.600 ns) + CELL(5.100 ns) = 24.200 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'reg_ra\[1\]'" {  } { { "g:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { reg_ra~7 reg_ra[1] } "NODE_NAME" } } { "con_signal.v" "" { Text "C:/Users/pc/Desktop/大二上/《电路与电子学》/实验三/con_signal/con_signal.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.500 ns ( 59.92 % ) " "Info: Total cell delay = 14.500 ns ( 59.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 40.08 % ) " "Info: Total interconnect delay = 9.700 ns ( 40.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/bin/TimingClosureFloorplan.fld" "" "24.200 ns" { add reg_wa~12 reg_ra~10 reg_ra~7 reg_ra[1] } "NODE_NAME" } } { "g:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/bin/Technology_Viewer.qrui" "24.200 ns" { add {} add~out {} reg_wa~12 {} reg_ra~10 {} reg_ra~7 {} reg_ra[1] {} } { 0.000ns 0.000ns 4.300ns 3.200ns 0.600ns 1.600ns } { 0.000ns 3.500ns 1.800ns 2.300ns 1.800ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:46:44 2022 " "Info: Processing ended: Tue Nov 29 14:46:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
