[["Differentiate and deliver: leveraging your partners.", ["Jay Vleeschhouwer", "Warren East", "Michael J. Fister", "Aart J. de Geus", "Walden C. Rhines", "Jackson Hu", "Rick Cassidy"], "https://doi.org/10.1145/1065579.1065583", 0], ["Logic soft errors in sub-65nm technologies design and CAD challenges.", ["Subhasish Mitra", "Tanay Karnik", "Norbert Seifert", "Ming Zhang"], "https://doi.org/10.1145/1065579.1065585", 3], ["SEU tolerant device, circuit and processor design.", ["William Heidergott"], "https://doi.org/10.1145/1065579.1065586", 6], ["Variability and energy awareness: a microarchitecture-level perspective.", ["Diana Marculescu", "Emil Talpes"], "https://doi.org/10.1145/1065579.1065588", 6], ["Energy-effcient physically tagged caches for embedded processors with virtual memory.", ["Peter Petrov", "Daniel Tracy", "Alex Orailoglu"], "https://doi.org/10.1145/1065579.1065589", 6], ["Hybrid simulation for embedded software energy estimation.", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065590", 4], ["Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design.", ["Patrick Schaumont", "Bo-Cheng Charles Lai", "Wei Qin", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065591", 4], ["Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages.", ["Feng Gao", "John P. Hayes"], "https://doi.org/10.1145/1065579.1065593", 6], ["An effective power mode transition technique in MTCMOS circuits.", ["Afshin Abdollahi", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065594", 6], ["A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents.", ["Nikhil Jayakumar", "Sandeep Dhar", "Sunil P. Khatri"], "https://doi.org/10.1145/1065579.1065595", 4], ["Enhanced leakage reduction Technique by gate replacement.", ["Lin Yuan", "Gang Qu"], "https://doi.org/10.1145/1065579.1065596", 4], ["Automated nonlinear Macromodelling of output buffers for high-speed digital applications.", ["Ning Dong", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1065579.1065598", 6], ["Systematic development of analog circuit structural macromodels through behavioral model decoupling.", ["Ying Wei", "Alex Doboli"], "https://doi.org/10.1145/1065579.1065599", 6], ["A combined feasibility and performance macromodel for analog circuits.", ["Mengmeng Ding", "Ranga Vemuri"], "https://doi.org/10.1145/1065579.1065600", 6], ["ESL: building the bridge between systems to silicon.", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2], ["Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions.", ["Hongliang Chang", "Vladimir Zolotov", "Sambasivan Narayan", "Chandu Visweswariah"], "https://doi.org/10.1145/1065579.1065604", 6], ["Correlation-aware statistical timing analysis with non-gaussian delay distributions.", ["Yaping Zhan", "Andrzej J. Strojwas", "Xin Li", "Lawrence T. Pileggi", "David Newmark", "Mahesh Sharma"], "https://doi.org/10.1145/1065579.1065605", 6], ["Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model.", ["Lizheng Zhang", "Weijen Chen", "Yuhen Hu", "John A. Gubner", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065606", 6], ["A general framework for accurate statistical timing analysis considering correlations.", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1145/1065579.1065607", 6], ["Locality-conscious workload assignment for array-based computations in MPSOC architectures.", ["Feihui Li", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1065579.1065609", 6], ["Automatic scenario detection for improved WCET estimation.", ["Stefan Valentin Gheorghita", "Sander Stuijk", "Twan Basten", "Henk Corporaal"], "https://doi.org/10.1145/1065579.1065610", 4], ["Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design.", ["Jungeun Kim", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065611", 6], ["Dynamic slack reclamation with procrastination scheduling in real-time embedded systems.", ["Ravindra Jejurikar", "Rajesh K. Gupta"], "https://doi.org/10.1145/1065579.1065612", 6], ["Response compaction with any number of unknowns using a new LFSR architecture.", ["Erik H. Volkerink", "Subhasish Mitra"], "https://doi.org/10.1145/1065579.1065614", 6], ["Multi-frequency wrapper design and optimization for embedded cores under average power constraints.", ["Qiang Xu", "Nicola Nicolici", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1065579.1065615", 6], ["N-detection under transparent-scan.", ["Irith Pomeranz"], "https://doi.org/10.1145/1065579.1065616", 6], ["Secure scan: a design-for-test architecture for crypto chips.", ["Bo Yang", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/1065579.1065617", 6], ["A green function-based parasitic extraction method for inhomogeneous substrate layers.", ["Chenggang Xu", "Ranjit Gharpurey", "Terri S. Fiez", "Kartikeya Mayaram"], "https://doi.org/10.1145/1065579.1065619", 6], ["Analysis of full-wave conductor system impedance over substrate using novel integration techniques.", ["Xin Hu", "Jung Hoon Lee", "Jacob White", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065620", 6], ["Spatially distributed 3D circuit models.", ["Michael W. Beattie", "Hui Zheng", "Anirudh Devgan", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065621", 6], ["DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures.", ["Dipanjan Gope", "Indranil Chowdhury", "Vikram Jandhyala"], "https://doi.org/10.1145/1065579.1065622", 4], ["ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction.", ["Rong Jiang", "Yi-Hao Chang", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/1065579.1065623", 4], ["Choosing flows and methodologies for SoC design.", ["Dennis Wassung", "Yervant Zorian", "Magdy S. Abadir", "Mark Bapst", "Colin Harris"], "https://doi.org/10.1145/1065579.1065580", 0], ["DFM rules!", ["Naveed A. Sherwani", "Susan Lippincott Mack", "Alex Alexanian", "Premal Buch", "Carlo Guardiani", "Harold Lehon", "Peter Rabkin", "Atul Sharan"], "https://doi.org/10.1145/1065579.1065625", 2], ["Partitioning-based approach to fast on-chip decap budgeting and minimization.", ["Hang Li", "Zhenyu Qi", "Sheldon X.-D. Tan", "Lifeng Wu", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1145/1065579.1065627", 6], ["Navigating registers in placement for clock network minimization.", ["Yongqiang Lu", "Cliff C. N. Sze", "Xianlong Hong", "Qiang Zhou", "Yici Cai", "Liang Huang", "Jiang Hu"], "https://doi.org/10.1145/1065579.1065628", 6], ["Minimizing peak current via opposite-phase clock tree.", ["Yow-Tyng Nieh", "Shih-Hsu Huang", "Sheng-Yu Hsu"], "https://doi.org/10.1145/1065579.1065629", 4], ["A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis.", ["Haihua Su", "David Widiger", "Chandramouli V. Kashyap", "Frank Liu", "Byron Krauter"], "https://doi.org/10.1145/1065579.1065630", 4], ["Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits.", ["Chong Zhao", "Yi Zhao", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065631", 6], ["Temperature-aware resource allocation and binding in high-level synthesis.", ["Rajarshi Mukherjee", "Seda Ogrenci Memik", "Gokhan Memik"], "https://doi.org/10.1145/1065579.1065633", 6], ["Leakage power optimization with dual-Vth library in high-level synthesis.", ["Xiaoyong Tang", "Hai Zhou", "Prithviraj Banerjee"], "https://doi.org/10.1145/1065579.1065634", 6], ["Incremental exploration of the combined physical and behavioral design space.", ["Zhenyu Peter Gu", "Jia Wang", "Robert P. Dick", "Hai Zhou"], "https://doi.org/10.1145/1065579.1065635", 6], ["Sign bit reduction encoding for low power applications.", ["Mohsen Saneei", "Ali Afzali-Kusha", "Zainalabedin Navabi"], "https://doi.org/10.1145/1065579.1065636", 4], ["A watermarking system for IP protection by a post layout incremental router.", ["Tingyuan Nie", "Tomoo Kisaka", "Masahiko Toyonaga"], "https://doi.org/10.1145/1065579.1065637", 4], ["A side-channel leakage free coprocessor IC in 0.18\u00b5m CMOS for embedded AES-based cryptographic and biometric processing.", ["Kris Tiri", "David D. Hwang", "Alireza Hodjat", "Bo-Cheng Lai", "Shenglin Yang", "Patrick Schaumont", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065639", 6], ["Simulation models for side-channel information leaks.", ["Kris Tiri", "Ingrid Verbauwhede"], "https://doi.org/10.1145/1065579.1065640", 6], ["A pattern matching coprocessor for network security.", ["Young H. Cho", "William H. Mangione-Smith"], "https://doi.org/10.1145/1065579.1065641", 6], ["High performance encryption cores for 3G networks.", ["Tomas Balderas-Contreras", "Rene Cumplido"], "https://doi.org/10.1145/1065579.1065642", 4], ["Efficient fingerprint-based user authentication for embedded systems.", ["Pallav Gupta", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065643", 4], ["Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design.", ["Yanhong Liu", "Samarjit Chakraborty", "Wei Tsang Ooi"], "https://doi.org/10.1145/1065579.1065645", 6], ["Modular domain-specific implementation and exploration framework for embedded software platforms.", ["Christian Sauer", "Matthias Gries", "Soren Sonntag"], "https://doi.org/10.1145/1065579.1065646", 6], ["Simulation based deadlock analysis for system level designs.", ["Xi Chen", "Abhijit Davare", "Harry Hsieh", "Alberto L. Sangiovanni-Vincentelli", "Yosinori Watanabe"], "https://doi.org/10.1145/1065579.1065647", 6], ["Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC.", ["Sorin Manolache", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065648", 4], ["High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs.", ["Andrey V. Zykov", "Elias Mizan", "Margarida F. Jacome", "Gustavo de Veciana", "Ajay Subramanian"], "https://doi.org/10.1145/1065579.1065649", 4], ["How to determine the necessity for emerging solutions.", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2], ["Closing the power gap between ASIC and custom: an ASIC perspective.", ["David G. Chinnery", "Kurt Keutzer"], "https://doi.org/10.1145/1065579.1065651", 6], ["Explaining the gap between ASIC and custom power: a custom perspective.", ["Andrew Chang", "William J. Dally"], "https://doi.org/10.1145/1065579.1065652", 4], ["Keeping hot chips cool.", ["Ruchir Puri", "Leon Stok", "Subhrajit Bhattacharya"], "https://doi.org/10.1145/1065579.1065653", 4], ["Interconnects are moving from MHz->GHz should you be afraid?: or... \"my giga hertz, does yours?\".", ["Navraj Nandra", "Phil Dworsky", "Rick Merritt", "John F. DAmbrosia", "Adam Healey", "Boris Litinsky", "John Stonick", "Joe Abler"], "https://doi.org/10.1145/1065579.1065655", 2], ["Design methodology for wireless nodes with printed antennas.", ["Jean-Samuel Chenard", "Chun Yiu Chu", "Zeljko Zilic", "Milica Popovic"], "https://doi.org/10.1145/1065579.1065657", 6], ["MP core: algorithm and design techniques for efficient channel estimation in wireless applications.", ["Yan Meng", "Andrew P. Brown", "Ronald A. Iltis", "Timothy Sherwood", "Hua Lee", "Ryan Kastner"], "https://doi.org/10.1145/1065579.1065658", 6], ["From myth to methodology: cross-layer design for energy-efficient wireless communication.", ["Wolfgang Eberle", "Bruno Bougard", "Sofie Pollin", "Francky Catthoor"], "https://doi.org/10.1145/1065579.1065659", 6], ["An efficient algorithm for statistical minimization of total power under timing yield constraints.", ["Murari Mani", "Anirudh Devgan", "Michael Orshansky"], "https://doi.org/10.1145/1065579.1065661", 6], ["Robust gate sizing by geometric programming.", ["Jaskirat Singh", "Vidyasagar Nookala", "Zhi-Quan Luo", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065662", 6], ["Circuit optimization using statistical static timing analysis.", ["Aseem Agarwal", "Kaviraj Chopra", "David T. Blaauw", "Vladimir Zolotov"], "https://doi.org/10.1145/1065579.1065663", 4], ["An exact jumper insertion algorithm for antenna effect avoidance/fixing.", ["Bor-Yiing Su", "Yao-Wen Chang"], "https://doi.org/10.1145/1065579.1065664", 4], ["Fine-grained application source code profiling for ASIP design.", ["Kingshuk Karuri", "Mohammad Abdullah Al Faruque", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1145/1065579.1065666", 6], ["Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration.", ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt"], "https://doi.org/10.1145/1065579.1065667", 6], ["Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse.", ["Ho Young Kim", "Tag Gon Kim"], "https://doi.org/10.1145/1065579.1065668", 4], ["Trace-driven HW/SW cosimulation using virtual synchronization technique.", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4], ["The Titanic: what went wrong!", ["Sani R. Nassif", "Paul S. Zuchowski", "Claude Moughanni", "Mohamed Moosa", "Stephen D. Posluszny", "Ward Vercruysse"], "https://doi.org/10.1145/1065579.1065671", 2], ["Wireless platforms: GOPS for cents and MilliWatts.", ["Francine Bacchini", "Jan M. Rabaey", "Allan Cox", "Frank Lane", "Rudy Lauwereins", "Ulrich Ramacher", "David Witt"], "https://doi.org/10.1145/1065579.1065673", 2], ["Design methodology for IC manufacturability based on regular logic-bricks.", ["V. Kheterpal", "Vyacheslav Rovner", "T. G. Hersan", "D. Motiani", "Y. Takegawa", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065675", 6], ["Advanced timing analysis based on post-OPC extraction of critical dimensions.", ["Jie Yang", "Luigi Capodieci", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065676", 6], ["Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions.", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065677", 4], ["RADAR: RET-aware detailed routing using fast lithography simulations.", ["Joydeep Mitra", "Peng Yu", "David Zhigang Pan"], "https://doi.org/10.1145/1065579.1065678", 4], ["BDD representation for incompletely specifiedvmultiple-output logic functions and its applications to functional decomposition.", ["Tsutomu Sasao", "Munehiro Matsuura"], "https://doi.org/10.1145/1065579.1065680", 6], ["A new canonical form for fast boolean matching in logic synthesis and verification.", ["Afshin Abdollahi", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065681", 6], ["Effective bounding techniques for solving unate and binate covering problems.", ["Xiao Yu Li", "Matthias F. M. Stallmann", "Franc Brglez"], "https://doi.org/10.1145/1065579.1065682", 6], ["Operator-based model-order reduction of linear periodically time-varying systems.", ["Yayun Wan", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1065579.1065684", 6], ["Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits.", ["V. Vasudevan"], "https://doi.org/10.1145/1065579.1065685", 6], ["Scalable trajectory methods for on-demand analog macromodel extraction.", ["Saurabh K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1065579.1065686", 6], ["Cognitive radio techniques for wide area networks.", ["William Krenik", "Anuj Batra"], "https://doi.org/10.1145/1065579.1065688", 4], ["MIMO technology for advanced wireless local area networks.", ["Jeffrey M. Gilbert", "Won-Joon Choi", "Qinfang Sun"], "https://doi.org/10.1145/1065579.1065689", 3], ["RF MEMS in wireless architectures.", ["Clark T.-C. Nguyen"], "https://doi.org/10.1145/1065579.1065690", 5], ["Multiplexer restructuring for FPGA implementation cost reduction.", ["Paul Metzgen", "Dominic Nancekievill"], "https://doi.org/10.1145/1065579.1065692", 6], ["FPGA technology mapping: a study of optimality.", ["Andrew C. Ling", "Deshanand P. Singh", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065693", 6], ["Incremental retiming for FPGA physical synthesis.", ["Deshanand P. Singh", "Valavan Manohararajah", "Stephen Dean Brown"], "https://doi.org/10.1145/1065579.1065694", 6], ["Architecture-adaptive range limit windowing for simulated annealing FPGA placement.", ["Kenneth Eguro", "Scott Hauck", "Akshay Sharma"], "https://doi.org/10.1145/1065579.1065695", 6], ["Word level predicate abstraction and refinement for verifying RTL verilog.", ["Himanshu Jain", "Daniel Kroening", "Natasha Sharygina", "Edmund M. Clarke"], "https://doi.org/10.1145/1065579.1065697", 6], ["Structural search for RTL with predicate learning.", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Forrest Brewer"], "https://doi.org/10.1145/1065579.1065698", 6], ["Normalization at the arithmetic bit level.", ["Markus Wedler", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/1065579.1065699", 6], ["Exploiting suspected redundancy without proving it.", ["Hari Mony", "Jason Baumgartner", "Viresh Paruthi", "Robert Kanzelman"], "https://doi.org/10.1145/1065579.1065700", 4], ["Multi-threaded reachability.", ["Debashis Sahoo", "Jawahar Jain", "Subramanian K. Iyer", "David L. Dill", "E. Allen Emerson"], "https://doi.org/10.1145/1065579.1065701", 4], ["Automatic generation of customized discrete fourier transform IPs.", ["Grace Nordin", "Peter A. Milder", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/1065579.1065703", 4], ["Race-condition-aware clock skew scheduling.", ["Shih-Hsu Huang", "Yow-Tyng Nieh", "Feng-Pin Lu"], "https://doi.org/10.1145/1065579.1065704", 4], ["A novel synthesis approach for active leakage power reduction using dynamic supply gating.", ["Swarup Bhunia", "Nilanjan Banerjee", "Qikai Chen", "Hamid Mahmoodi-Meimand", "Kaushik Roy"], "https://doi.org/10.1145/1065579.1065705", 6], ["Designing logic circuits for probabilistic computation in the presence of noise.", ["Kundan Nepal", "R. Iris Bahar", "Joseph L. Mundy", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/1065579.1065706", 6], ["A lattice-based framework for the classification and design of asynchronous pipelines.", ["Peggy B. McGee", "Steven M. Nowick"], "https://doi.org/10.1145/1065579.1065707", 6], ["Power optimal dual-Vdd buffered tree considering buffer stations and blockages.", ["King Ho Tam", "Lei He"], "https://doi.org/10.1145/1065579.1065709", 6], ["Net weighting to reduce repeater counts during placement.", ["Brent Goplen", "Prashant Saxena", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065710", 6], ["Path based buffer insertion.", ["Cliff C. N. Sze", "Charles J. Alpert", "Jiang Hu", "Weiping Shi"], "https://doi.org/10.1145/1065579.1065711", 6], ["Diffusion-based placement migration.", ["Haoxing Ren", "David Zhigang Pan", "Charles J. Alpert", "Paul Villarrubia"], "https://doi.org/10.1145/1065579.1065712", 6], ["Is methodology the highway out of verification hell?", ["Francine Bacchini", "Gabe Moretti", "Harry Foster", "Janick Bergeron", "Masayuki Nakamura", "Shrenik Mehta", "Laurent Ducousso"], "https://doi.org/10.1145/1065579.1065714", 2], ["Full-chip analysis of leakage power under process variations, including spatial correlations.", ["Hongliang Chang", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065716", 6], ["Variations-aware low-power design with voltage scaling.", ["Navid Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065717", 6], ["Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance.", ["Ashish Srivastava", "Saumil Shah", "Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Stephen W. Director"], "https://doi.org/10.1145/1065579.1065718", 6], ["Leakage minimization of nano-scale circuits in the presence of systematic and random variations.", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1065579.1065719", 6], ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3).", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2], ["A design platform for 90-nm leakage reduction techniques.", ["Philippe Royannez", "Hugh Mair", "Franck Dahan", "Mike Wagner", "Mark Streeter", "Laurent Bouetel", "Joel Blasquez", "H. Clasen", "G. Semino", "Julie Dong", "D. Scott", "B. Pitts", "Claudine Raibaut", "Uming Ko"], "https://doi.org/10.1145/1065579.1065722", 2], ["A 24 GHz phased-array transmitter in 0.18\u00b5m CMOS.", ["Arun Natarajan", "Abbas Komijani", "Ali Hajimiri"], "https://doi.org/10.1145/1065579.1065723", 2], ["Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs.", ["Taeweon Suh", "Daehyun Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1065579.1065725", 6], ["A low latency router supporting adaptivity for on-chip interconnects.", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6], ["Floorplan-aware automated synthesis of bus-based communication architectures.", ["Sudeep Pasricha", "Nikil D. Dutt", "Elaheh Bozorgzadeh", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/1065579.1065727", 6], ["FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology.", ["Krishna Sekar", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "https://doi.org/10.1145/1065579.1065728", 4], ["Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements.", ["Sven Heithecker", "Rolf Ernst"], "https://doi.org/10.1145/1065579.1065729", 4], ["Microarchitecture-aware floorplanning using a statistical design of experiments approach.", ["Vidyasagar Nookala", "Ying Chen", "David J. Lilja", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1065579.1065731", 6], ["Timing-driven placement by grid-warping.", ["Zhong Xiu", "Rob A. Rutenbar"], "https://doi.org/10.1145/1065579.1065732", 7], ["Faster and better global placement by a new transportation algorithm.", ["Ulrich Brenner", "Markus Struzyna"], "https://doi.org/10.1145/1065579.1065733", 6], ["Multilevel full-chip routing for the X-based architecture.", ["Tsung-Yi Ho", "Chen-Feng Chang", "Yao-Wen Chang", "Sao-Jie Chen"], "https://doi.org/10.1145/1065579.1065734", 6], ["Matlab extensions for the development, testing and verification of real-time DSP software.", ["David P. Magee"], "https://doi.org/10.1145/1065579.1065736", 4], ["Matlab as a development environment for FPGA design.", ["Tejas M. Bhatt", "Dennis McCain"], "https://doi.org/10.1145/1065579.1065737", 4], ["Should our power approach be current?", ["Tim Fox", "Lou Covey", "Susan Mack", "David Heacock", "Ed P. Huijbregts", "Vess Johnson", "Avner Kornfeld", "Andrew Yang", "Paul S. Zuchowski"], "https://doi.org/10.1145/1065579.1065739", 0], ["DTM: dynamic tone mapping for backlight scaling.", ["Ali Iranli", "Massoud Pedram"], "https://doi.org/10.1145/1065579.1065741", 6], ["Application/architecture power co-optimization for embedded systems powered by renewable sources.", ["Dexin Li", "Pai H. Chou"], "https://doi.org/10.1145/1065579.1065742", 6], ["User-perceived latency driven voltage scaling for interactive applications.", ["Le Yan", "Lin Zhong", "Niraj K. Jha"], "https://doi.org/10.1145/1065579.1065743", 4], ["System-level energy-efficient dynamic task scheduling.", ["Jianli Zhuo", "Chaitali Chakrabarti"], "https://doi.org/10.1145/1065579.1065744", 4], ["OPERA: optimization with ellipsoidal uncertainty for robust analog IC design.", ["Yang Xu", "Kan-Lin Hsiung", "Xin Li", "Ivan Nausieda", "Stephen P. Boyd", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1065579.1065746", 6], ["A unified optimization framework for equalization filter synthesis.", ["Jihong Ren", "Mark R. Greenstreet"], "https://doi.org/10.1145/1065579.1065747", 6], ["Template-driven parasitic-aware optimization of analog integrated circuit layouts.", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "C.-J. Richard Shi"], "https://doi.org/10.1145/1065579.1065748", 4], ["Multi-level approach for integrated spiral inductor optimization.", ["Arthur Nieuwoudt", "Yehia Massoud"], "https://doi.org/10.1145/1065579.1065749", 4], ["Statistical static timing analysis: how simple can we get?", ["Chirayu S. Amin", "Noel Menezes", "Kip Killpack", "Florentin Dartu", "Umakanta Choudhury", "Nagib Hakim", "Yehea I. Ismail"], "https://doi.org/10.1145/1065579.1065751", 6], ["Mapping statistical process variations toward circuit performance variability: an analytical modeling approach.", ["Yu Cao", "Lawrence T. Clark"], "https://doi.org/10.1145/1065579.1065752", 6], ["Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation.", ["Peng Li"], "https://doi.org/10.1145/1065579.1065753", 6], ["Formal verification: is it real enough?", ["Yaron Wolfsthal", "Rebecca M. Gott"], "https://doi.org/10.1145/1065579.1065755", 2], ["Can we really do without the support of formal methods in the verification of large designs?", ["Umberto Rossi"], "https://doi.org/10.1145/1065579.1065756", 2], ["Streamline verification process with formal property verification to meet highly compressed design cycle.", ["Prosenjit Chatterjee"], "https://doi.org/10.1145/1065579.1065757", 4], ["TCAM enabled on-chip logic minimization.", ["Seraj Ahmad", "Rabi N. Mahapatra"], "https://doi.org/10.1145/1065579.1065759", 6], ["Hardware speech recognition for user interfaces in low cost, low power devices.", ["Sergiu Nedevschi", "Rabin K. Patra", "Eric A. Brewer"], "https://doi.org/10.1145/1065579.1065760", 6], ["Improving java virtual machine reliability for memory-constrained embedded systems.", ["Guangyu Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1065579.1065761", 6], ["Frequency-based code placement for embedded multiprocessors.", ["Corey Goldfeder"], "https://doi.org/10.1145/1065579.1065762", 4], ["Power emulation: a new paradigm for power estimation.", ["Joel Coburn", "Srivaths Ravi", "Anand Raghunathan"], "https://doi.org/10.1145/1065579.1065764", 6], ["Implementing low-power configurable processors: practical options and tradeoffs.", ["John Wei", "Chris Rowen"], "https://doi.org/10.1145/1065579.1065765", 6], ["Low power network processor design using clock gating.", ["Yan Luo", "Jia Yu", "Jun Yang", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1065579.1065766", 4], ["A variation tolerant subthreshold design approach.", ["Nikhil Jayakumar", "Sunil P. Khatri"], "https://doi.org/10.1145/1065579.1065767", 4], ["Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction.", ["Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065769", 6], ["Logic block clustering of large designs for channel-width constrained FPGAs.", ["Marvin Tom", "Guy G. Lemieux"], "https://doi.org/10.1145/1065579.1065770", 6], ["Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility.", ["Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/1065579.1065771", 6], ["Beyond safety: customized SAT-based model checking.", ["Malay K. Ganai", "Aarti Gupta", "Pranav Ashar"], "https://doi.org/10.1145/1065579.1065773", 6], ["Efficient SAT solving: beyond supercubes.", ["Domagoj Babic", "Jesse D. Bingham", "Alan J. Hu"], "https://doi.org/10.1145/1065579.1065774", 6], ["Prime clauses for fast enumeration of satisfying assignments to boolean circuits.", ["HoonSang Jin", "Fabio Somenzi"], "https://doi.org/10.1145/1065579.1065775", 4], ["Dynamic abstraction using SAT-based BMC.", ["Liang Zhang", "Mukul R. Prasad", "Michael S. Hsiao", "Thomas Sidle"], "https://doi.org/10.1145/1065579.1065776", 4], ["BEOL variability and impact on RC extraction.", ["N. S. Nagaraj", "Tom Bonifield", "Abha Singh", "Clive Bittlestone", "Usha Narasimha", "Viet Le", "Anthony M. Hill"], "https://doi.org/10.1145/1065579.1065778", 2], ["An effective DFM strategy requires accurate process and IP pre-characterization.", ["Carlo Guardiani", "Massimo Bertoletti", "Nicola Dragone", "Marco Malcotti", "Patrick McNamara"], "https://doi.org/10.1145/1065579.1065779", 2], ["Variation-tolerant circuits: circuit solutions and techniques.", ["James Tschanz", "Keith A. Bowman", "Vivek De"], "https://doi.org/10.1145/1065579.1065780", 2], ["On the need for statistical timing analysis.", ["Farid N. Najm"], "https://doi.org/10.1145/1065579.1065781", 2], ["CAD tools for variation tolerance.", ["David T. Blaauw", "Kaviraj Chopra"], "https://doi.org/10.1145/1065579.1065782", 0], ["Are there economic benefits in DFM?", ["Matt Nowak", "Riko Radojcic"], "https://doi.org/10.1145/1065579.1065783", 2], ["A generic micro-architectural test plan approach for microprocessor verification.", ["Allon Adir", "Hezi Azatchi", "Eyal Bin", "Ofer Peled", "Kirill Shoikhet"], "https://doi.org/10.1145/1065579.1065785", 6], ["IODINE: a tool to automatically infer dynamic invariants for hardware designs.", ["Sudheendra Hangal", "Naveen Chandra", "Sridhar Narayanan", "Sandeep Chakravorty"], "https://doi.org/10.1145/1065579.1065786", 4], ["VLIW: a case study of parallelism verification.", ["Allon Adir", "Yaron Arbetman", "Bella Dubrov", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov", "Massimo A. Calligaro", "Andrew Cofler", "Gabriel Duffy"], "https://doi.org/10.1145/1065579.1065787", 4], ["StressTest: an automatic approach to test generation via activity monitors.", ["Ilya Wagner", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1065579.1065788", 6], ["Smart diagnostics for configurable processor verification.", ["Sadik Ezer", "Scott Johnson"], "https://doi.org/10.1145/1065579.1065789", 6], ["Power-aware placement.", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6], ["How accurately can we model timing in a placement engine?", ["Amit Chowdhary", "Karthik Rajagopal", "Satish Venkatesan", "Tung Cao", "Vladimir Tiourin", "Yegna Parasuram", "Bill Halpin"], "https://doi.org/10.1145/1065579.1065792", 6], ["Efficient and accurate gate sizing with piecewise convex delay models.", ["Hiran Tennakoon", "Carl Sechen"], "https://doi.org/10.1145/1065579.1065793", 6], ["Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method.", ["Yuantao Peng", "Xun Liu"], "https://doi.org/10.1145/1065579.1065794", 6], ["Minimising buffer requirements of synchronous dataflow graphs with model checking.", ["Marc Geilen", "Twan Basten", "Sander Stuijk"], "https://doi.org/10.1145/1065579.1065796", 6], ["Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips.", ["Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1065579.1065797", 6], ["Towards scalable flow and context sensitive pointer analysis.", ["Jianwen Zhu"], "https://doi.org/10.1145/1065579.1065798", 6], ["MiniBit: bit-width optimization via affine arithmetic.", ["Dong-U Lee", "Altaf Abdul Gaffar", "Oskar Mencer", "Wayne Luk"], "https://doi.org/10.1145/1065579.1065799", 4], ["A non-parametric approach for dynamic range estimation of nonlinear systems.", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/1065579.1065800", 4], ["Path delay test compaction with process variation tolerance.", ["Seiji Kajihara", "Masayasu Fukunaga", "Xiaoqing Wen", "Toshiyuki Maeda", "Shuji Hamada", "Yasuo Sato"], "https://doi.org/10.1145/1065579.1065802", 6], ["A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs.", ["Rasit Onur Topaloglu", "Alex Orailoglu"], "https://doi.org/10.1145/1065579.1065803", 6], ["Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 \u00b5m and 90 nm technologies.", ["Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "https://doi.org/10.1145/1065579.1065804", 6], ["Asynchronous circuits transient faults sensitivity evaluation.", ["Yannick Monnet", "Marc Renaudin", "Regis Leveugle"], "https://doi.org/10.1145/1065579.1065805", 6], ["Deterministic approaches to analog performance space exploration (PSE).", ["Daniel Mueller", "Guido Stehr", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1065579.1065807", 6], ["Mixed signal design space exploration through analog platforms.", ["Fernando De Bernardinis", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1065579.1065808", 6], ["Performance space modeling for hierarchical synthesis of analog integrated circuits.", ["Georges G. E. Gielen", "Trent McConaghy", "Tom Eeckelaert"], "https://doi.org/10.1145/1065579.1065809", 6], ["Structured/platform ASIC apprentices: which platform will survive your board room?", ["Ron Wilson", "Joe Gianelli", "Chris Hamlin", "Ken McElvain", "Steve Leibson", "Ivo Bolson", "Rich Tobias", "Raul Camposano"], "https://doi.org/10.1145/1065579.1065811", 2], ["Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints.", ["Luis Alejandro Cortes", "Petru Eles", "Zebo Peng"], "https://doi.org/10.1145/1065579.1065813", 6], ["DC-DC converter-aware power management for battery-operated embedded systems.", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6], ["Energy optimal speed control of devices with discrete speed sets.", ["Ravishankar Rao", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1065579.1065815", 4], ["Optimal procrastinating voltage scheduling for hard real-time systems.", ["Yan Zhang", "Zhijian Lu", "John Lach", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/1065579.1065816", 4], ["Flexible ASIC: shared masking for multiple media processors.", ["Jennifer L. Wong", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/1065579.1065818", 6], ["Device and architecture co-optimization for FPGA power reduction.", ["Lerong Cheng", "Phoebe Wong", "Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/1065579.1065819", 6], ["Exploring technology alternatives for nano-scale FPGA interconnects.", ["Aman Gayasen", "Narayanan Vijaykrishnan", "Mary Jane Irwin"], "https://doi.org/10.1145/1065579.1065820", 6], ["Piece-wise approximations of RLCK circuit responses using moment matching.", ["Chirayu S. Amin", "Yehea I. Ismail", "Florentin Dartu"], "https://doi.org/10.1145/1065579.1065822", 6], ["A quasi-convex optimization approach to parameterized model order reduction.", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065823", 6], ["Structure preserving reduction of frequency-dependent interconnect.", ["Quming Zhou", "Kartik Mohanram", "Athanasios C. Antoulas"], "https://doi.org/10.1145/1065579.1065824", 4], ["Segregation by primary phase factors: a full-wave algorithm for model order reduction.", ["Thomas J. Klemas", "Luca Daniel", "Jacob K. White"], "https://doi.org/10.1145/1065579.1065825", 4]]