<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="top_level_axi_gpio_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_rfsoc_data_pipeline_2_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_rfsoc_data_pipeline_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_level_rfsoc_data_pipeline_2_0_synth_1"/>
	</Run>
	<Run Id="top_level_rfsoc_data_pipeline_1_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_level_rfsoc_data_pipeline_2_0_synth_1"/>
	</Run>
	<Run Id="top_level_rfsoc_data_pipeline_3_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="top_level_rfsoc_data_pipeline_2_0_synth_1"/>
	</Run>
	<Run Id="top_level_axis_data_fifo_1_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_axis_data_fifo_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_locking_sr_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_locking_sr_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_gpio_buffer_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_gpio_buffer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="top_level_channel_select_0_0_synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_channel_select_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="top_level_axi_gpio_0_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_2_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_0_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_1_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_3_0_synth_1"/>
		<Parent Id="top_level_axis_data_fifo_1_0_synth_1"/>
		<Parent Id="top_level_locking_sr_0_0_synth_1"/>
		<Parent Id="top_level_gpio_buffer_0_0_synth_1"/>
		<Parent Id="top_level_channel_select_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="top_level_axi_gpio_0_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_2_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_0_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_1_0_synth_1"/>
		<Parent Id="top_level_rfsoc_data_pipeline_3_0_synth_1"/>
		<Parent Id="top_level_axis_data_fifo_1_0_synth_1"/>
		<Parent Id="top_level_locking_sr_0_0_synth_1"/>
		<Parent Id="top_level_gpio_buffer_0_0_synth_1"/>
		<Parent Id="top_level_channel_select_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

