timestamp 1661875450
version 8.3
.inc "/import/yukari1/lrburle/globalfoundries-pdk-libs-gf180mcu_osu_sc/char/techfiles/design.hspice"
.lib "/import/yukari1/lrburle/globalfoundries-pdk-libs-gf180mcu_osu_sc/char/techfiles/sm141064.hspice" typical

tech gf180mcuC
style ngspice()
scale 1000 1 5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nmos_3p3_sab l=l w=w
parameters nmos_3p3 l=l w=w
parameters pmos_3p3_sab l=l w=w
parameters pmos_3p3 l=l w=w
port "Y" 2 31 73 31 73 m2
node "Y" 25 88.5768 31 73 m2 0 0 0 0 0 0 340 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 205 90 80 36 0 0 0 0 0 0
node "a_19_14#" 131 600.199 19 14 p 0 0 0 0 170 54 0 0 0 0 0 0 642 218 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 175 80 0 0 0 0 0 0 0 0
node "VDD" 1440 1056.36 0 61 nw 2728 212 0 0 81 36 340 88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 733 194 76 36 0 0 0 0 0 0
substrate "GND" 0 0 9 3 ppd 0 0 0 0 170 54 81 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 648 160 76 36 0 0 0 0 0 0
cap "VDD" "Y" 120.445
cap "a_19_14#" "VDD" 11.579
cap "a_19_14#" "Y" 18.2358
device msubckt nmos_3p3 19 19 20 20 l=6 w=17 "GND" "a_19_14#" 12 0 "GND" 17 0 "a_19_14#" 17 0
device msubckt pmos_3p3 19 70 20 71 l=6 w=34 "VDD" "a_19_14#" 12 0 "VDD" 34 0 "Y" 34 0
