Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Thu Mar  7 03:21:14 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.320        0.000                      0                 1437        1.511        0.000                       0                  2395  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.786}        3.572           279.955         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.320        0.000                      0                 1437        1.511        0.000                       0                  1723  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_1178/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.873ns (27.732%)  route 2.275ns (72.268%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 6.108 - 3.572 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.928     3.069    dut_inst/clk_c
    SLICE_X98Y508        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_1178/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y508        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.165 r  dut_inst/ret_array_1_17.idx_ret_1178/Q
                         net (fo=18, routed)          0.607     3.772    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_o_12
    SLICE_X90Y506        LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.170     3.942 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.222     4.164    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_115_0
    SLICE_X93Y506        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.126     4.290 r  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.153     4.443    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_133_0
    SLICE_X93Y505        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     4.581 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.332     4.913    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_29_0
    SLICE_X91Y502        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.013 r  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=2, routed)           0.308     5.321    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_116_0
    SLICE_X94Y505        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.385 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.584     5.969    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx[1]
    SLICE_X99Y503        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     6.148 r  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.069     6.217    shift_reg_tap_o/idx[1]
    SLICE_X99Y503        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.706     6.108    shift_reg_tap_o/clk_c
    SLICE_X99Y503        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism              0.438     6.546    
                         clock uncertainty           -0.035     6.511    
    SLICE_X99Y503        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     6.538    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_1178/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.873ns (27.732%)  route 2.275ns (72.268%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 6.108 - 3.572 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.928     3.069    dut_inst/clk_c
    SLICE_X98Y508        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_1178/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y508        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.165 f  dut_inst/ret_array_1_17.idx_ret_1178/Q
                         net (fo=18, routed)          0.607     3.772    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_o_12
    SLICE_X90Y506        LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.170     3.942 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.222     4.164    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_115_0
    SLICE_X93Y506        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.126     4.290 r  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.153     4.443    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_133_0
    SLICE_X93Y505        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     4.581 r  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.332     4.913    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_29_0
    SLICE_X91Y502        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.013 r  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=2, routed)           0.308     5.321    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_116_0
    SLICE_X94Y505        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.385 r  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.584     5.969    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx[1]
    SLICE_X99Y503        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     6.148 r  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.069     6.217    shift_reg_tap_o/idx[1]
    SLICE_X99Y503        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.706     6.108    shift_reg_tap_o/clk_c
    SLICE_X99Y503        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism              0.438     6.546    
                         clock uncertainty           -0.035     6.511    
    SLICE_X99Y503        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     6.538    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_1178/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.873ns (27.732%)  route 2.275ns (72.268%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 6.108 - 3.572 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.928     3.069    dut_inst/clk_c
    SLICE_X98Y508        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_1178/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y508        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.165 r  dut_inst/ret_array_1_17.idx_ret_1178/Q
                         net (fo=18, routed)          0.607     3.772    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_o_12
    SLICE_X90Y506        LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.170     3.942 f  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.222     4.164    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_115_0
    SLICE_X93Y506        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.126     4.290 f  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.153     4.443    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_133_0
    SLICE_X93Y505        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     4.581 f  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.332     4.913    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_29_0
    SLICE_X91Y502        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.013 f  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=2, routed)           0.308     5.321    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_116_0
    SLICE_X94Y505        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.385 f  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.584     5.969    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx[1]
    SLICE_X99Y503        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     6.148 f  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.069     6.217    shift_reg_tap_o/idx[1]
    SLICE_X99Y503        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.706     6.108    shift_reg_tap_o/clk_c
    SLICE_X99Y503        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism              0.438     6.546    
                         clock uncertainty           -0.035     6.511    
    SLICE_X99Y503        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     6.538    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_17.idx_ret_1178/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.873ns (27.732%)  route 2.275ns (72.268%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.536ns = ( 6.108 - 3.572 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 1.014ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.926ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.928     3.069    dut_inst/clk_c
    SLICE_X98Y508        FDRE                                         r  dut_inst/ret_array_1_17.idx_ret_1178/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y508        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.165 f  dut_inst/ret_array_1_17.idx_ret_1178/Q
                         net (fo=18, routed)          0.607     3.772    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/un1_b_i_o_12
    SLICE_X90Y506        LUT5 (Prop_G5LUT_SLICEM_I3_O)
                                                      0.170     3.942 f  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.222     4.164    dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/idx_115_0
    SLICE_X93Y506        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.126     4.290 f  dut_inst/stage_g.2.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.153     4.443    dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/idx_133_0
    SLICE_X93Y505        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.138     4.581 f  dut_inst/stage_g.3.pair_g.1.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.332     4.913    dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/idx_29_0
    SLICE_X91Y502        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     5.013 f  dut_inst/stage_g.4.pair_g.0.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=2, routed)           0.308     5.321    dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/idx_116_0
    SLICE_X94Y505        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.064     5.385 f  dut_inst/stage_g.5.pair_g.1.csn_cmp_inst/b_o_comb.idx_lut6_2_o6_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.584     5.969    dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/idx[1]
    SLICE_X99Y503        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     6.148 f  dut_inst/stage_g.7.pair_g.9.csn_cmp_inst/a_o_comb.idx[1]/O
                         net (fo=1, routed)           0.069     6.217    shift_reg_tap_o/idx[1]
    SLICE_X99Y503        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.706     6.108    shift_reg_tap_o/clk_c
    SLICE_X99Y503        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[18]/C
                         clock pessimism              0.438     6.546    
                         clock uncertainty           -0.035     6.511    
    SLICE_X99Y503        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     6.538    shift_reg_tap_o/sr_p.sr_1[18]
  -------------------------------------------------------------------
                         required time                          6.538    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Destination:            dut_inst/ret_array_1_13.idx_ret_59[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.786ns period=3.572ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.572ns  (clk rise@3.572ns - clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 1.556ns (49.776%)  route 1.570ns (50.224%))
  Logic Levels:           12  (LUT4=1 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 6.106 - 3.572 ) 
    Source Clock Delay      (SCD):    3.080ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 1.014ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.926ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.939     3.080    shift_reg_tap_i/clk_c
    SLICE_X102Y513       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y513       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.175 r  shift_reg_tap_i/sr_p.sr_1[26]/Q
                         net (fo=5, routed)           0.234     3.409    dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/input_slr_23
    SLICE_X102Y514       LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122     3.531 r  dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.150     3.681    dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_0
    SLICE_X102Y513       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     3.794 r  dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=9, routed)           0.184     3.978    dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_16
    SLICE_X102Y514       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.117     4.095 r  dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0/O
                         net (fo=1, routed)           0.106     4.201    dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_ac0_1_0
    SLICE_X102Y514       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.114     4.315 r  dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=1, routed)           0.047     4.362    dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_c2
    SLICE_X102Y514       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     4.425 r  dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=1, routed)           0.108     4.533    dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/un1_b_i_c3_3
    SLICE_X101Y514       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     4.596 r  dut_inst/stage_g.0.pair_g.1.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[3]/O
                         net (fo=7, routed)           0.075     4.671    dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/un1_b_i_14
    SLICE_X101Y514       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     4.845 r  dut_inst/stage_g.1.pair_g.1.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=3, routed)           0.066     4.911    dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/pt_113_0
    SLICE_X101Y513       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     5.060 r  dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.044     5.104    dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/un1_b_i_c2_39
    SLICE_X101Y513       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     5.202 r  dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.125     5.327    dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/un1_b_i_31
    SLICE_X101Y512       LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.199     5.526 r  dut_inst/stage_g.2.pair_g.8.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=3, routed)           0.209     5.735    dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/pt_53[0]
    SLICE_X103Y510       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     5.835 r  dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=7, routed)           0.164     5.999    dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/un1_b_i_c3_1
    SLICE_X103Y509       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.149     6.148 r  dut_inst/stage_g.3.pair_g.7.csn_cmp_inst/a_o_comb.pt[2]/O
                         net (fo=1, routed)           0.058     6.206    dut_inst/pt_33[2]
    SLICE_X103Y509       FDRE                                         r  dut_inst/ret_array_1_13.idx_ret_59[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.572     3.572 r  
    AV33                                              0.000     3.572 r  clk (IN)
                         net (fo=0)                   0.000     3.572    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     4.082 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.082    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.082 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     4.378    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.402 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1722, routed)        1.704     6.106    dut_inst/clk_c
    SLICE_X103Y509       FDRE                                         r  dut_inst/ret_array_1_13.idx_ret_59[2]/C
                         clock pessimism              0.438     6.544    
                         clock uncertainty           -0.035     6.509    
    SLICE_X103Y509       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     6.536    dut_inst/ret_array_1_13.idx_ret_59[2]
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.786 }
Period(ns):         3.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.572       2.073      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X100Y514  dut_inst/ret_array_1_11.idx_ret_31[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X100Y515  dut_inst/ret_array_1_11.idx_ret_31[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X101Y514  dut_inst/ret_array_1_11.idx_ret_31[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.572       3.022      SLICE_X103Y510  dut_inst/ret_array_1_11.idx_ret_31[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X91Y504   dut_inst/ret_array_2_17.idx_ret_72/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y499  dut_inst/ret_array_3_3.pt[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y499  dut_inst/ret_array_3_4.pt_ret_2/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X106Y498  dut_inst/stage_g.10.pair_g.7.csn_cmp_inst/idx_ret_25/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X89Y508   dut_inst/ret_array_1_17.idx_ret_20[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y514  dut_inst/ret_array_1_11.idx_ret_31[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y514  dut_inst/ret_array_1_11.idx_ret_31[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X100Y515  dut_inst/ret_array_1_11.idx_ret_31[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X101Y514  dut_inst/ret_array_1_11.idx_ret_31[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.786       1.511      SLICE_X103Y510  dut_inst/ret_array_1_11.idx_ret_31[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X89Y511          lsfr_1/shiftreg_vector[35]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X89Y511          lsfr_1/shiftreg_vector[36]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X89Y511          lsfr_1/shiftreg_vector[37]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y494          reducer_1/delay_block[0][232]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y494          reducer_1/delay_block[0][233]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X94Y494          reducer_1/delay_block[0][234]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X89Y511          lsfr_1/shiftreg_vector[35]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X89Y511          lsfr_1/shiftreg_vector[36]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X89Y511          lsfr_1/shiftreg_vector[37]/C



