

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2'
================================================================
* Date:           Sun Feb 22 21:56:45 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.935 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_152_2  |        1|        1|         2|          1|          1|     0|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%move_type = alloca i32 1" [gp.cpp:145->gp.cpp:202]   --->   Operation 5 'alloca' 'move_type' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%row2 = alloca i32 1" [gp.cpp:145->gp.cpp:202]   --->   Operation 6 'alloca' 'row2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:152->gp.cpp:202]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln152_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln152"   --->   Operation 8 'read' 'sext_ln152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_ln144_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %add_ln144"   --->   Operation 9 'read' 'add_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln144_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %zext_ln144"   --->   Operation 10 'read' 'zext_ln144_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln152_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln152"   --->   Operation 11 'read' 'zext_ln152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln152_cast = sext i32 %sext_ln152_read"   --->   Operation 12 'sext' 'sext_ln152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln152_cast = zext i32 %zext_ln152_read"   --->   Operation 13 'zext' 'zext_ln152_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln152 = store i34 %zext_ln152_cast, i34 %r" [gp.cpp:152->gp.cpp:202]   --->   Operation 18 'store' 'store_ln152' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 4294967295, i32 %row2" [gp.cpp:145->gp.cpp:202]   --->   Operation 19 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 0, i32 %move_type" [gp.cpp:145->gp.cpp:202]   --->   Operation 20 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body17.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_1 = load i34 %r" [gp.cpp:152->gp.cpp:202]   --->   Operation 22 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i34 %r_1" [gp.cpp:154->gp.cpp:202]   --->   Operation 23 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln154, i6 0" [gp.cpp:154->gp.cpp:202]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = trunc i34 %r_1" [gp.cpp:154->gp.cpp:202]   --->   Operation 25 'trunc' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln154_1, i4 0" [gp.cpp:154->gp.cpp:202]   --->   Operation 26 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln154_1 = add i15 %p_shl, i15 %p_shl4" [gp.cpp:154->gp.cpp:202]   --->   Operation 27 'add' 'add_ln154_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln154 = add i15 %add_ln154_1, i15 %zext_ln144_read" [gp.cpp:154->gp.cpp:202]   --->   Operation 28 'add' 'add_ln154' <Predicate = true> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i15 %add_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 29 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 30 'getelementptr' 'M_e_0_addr' <Predicate = (add_ln144_read == 1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 31 'getelementptr' 'M_e_1_addr' <Predicate = (add_ln144_read == 2)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 32 'getelementptr' 'M_e_2_addr' <Predicate = (add_ln144_read == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln154" [gp.cpp:154->gp.cpp:202]   --->   Operation 33 'getelementptr' 'M_e_3_addr' <Predicate = (add_ln144_read == 0)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 34 'load' 'M_e_0_load' <Predicate = (add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 35 'load' 'M_e_1_load' <Predicate = (add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 36 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 36 'load' 'M_e_2_load' <Predicate = (add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 37 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 37 'load' 'M_e_3_load' <Predicate = (add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i34 %r_1" [gp.cpp:155->gp.cpp:202]   --->   Operation 38 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.74ns)   --->   "%add_ln152 = add i34 %r_1, i34 17179869183" [gp.cpp:152->gp.cpp:202]   --->   Operation 39 'add' 'add_ln152' <Predicate = true> <Delay = 2.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.74ns)   --->   "%icmp_ln152 = icmp_sgt  i34 %add_ln152, i34 %sext_ln152_cast" [gp.cpp:152->gp.cpp:202]   --->   Operation 40 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.93>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%move_type_2 = load i32 %move_type" [gp.cpp:155->gp.cpp:202]   --->   Operation 41 'load' 'move_type_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%row2_2 = load i32 %row2" [gp.cpp:155->gp.cpp:202]   --->   Operation 42 'load' 'row2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [gp.cpp:145->gp.cpp:202]   --->   Operation 43 'specpipeline' 'specpipeline_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln145 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0" [gp.cpp:145->gp.cpp:202]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [gp.cpp:152->gp.cpp:202]   --->   Operation 45 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 46 'load' 'M_e_0_load' <Predicate = (add_ln144_read == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 47 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 47 'load' 'M_e_1_load' <Predicate = (add_ln144_read == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 48 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 48 'load' 'M_e_2_load' <Predicate = (add_ln144_read == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 49 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:154->gp.cpp:202]   --->   Operation 49 'load' 'M_e_3_load' <Predicate = (add_ln144_read == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_2 : Operation 50 [1/1] (1.67ns)   --->   "%v = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 1, i32 %M_e_0_load, i2 2, i32 %M_e_1_load, i2 3, i32 %M_e_2_load, i2 0, i32 %M_e_3_load, i32 0, i2 %add_ln144_read" [gp.cpp:154->gp.cpp:202]   --->   Operation 50 'sparsemux' 'v' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (2.70ns)   --->   "%icmp_ln155 = icmp_eq  i32 %v, i32 0" [gp.cpp:155->gp.cpp:202]   --->   Operation 51 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%move_type_3 = select i1 %icmp_ln155, i32 %move_type_2, i32 %v" [gp.cpp:155->gp.cpp:202]   --->   Operation 52 'select' 'move_type_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%row2_3 = select i1 %icmp_ln155, i32 %row2_2, i32 %trunc_ln155" [gp.cpp:155->gp.cpp:202]   --->   Operation 53 'select' 'row2_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%or_cond44 = and i1 %icmp_ln155, i1 %icmp_ln152" [gp.cpp:155->gp.cpp:202]   --->   Operation 54 'and' 'or_cond44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln152 = store i34 %add_ln152, i34 %r" [gp.cpp:152->gp.cpp:202]   --->   Operation 55 'store' 'store_ln152' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 %row2_3, i32 %row2" [gp.cpp:145->gp.cpp:202]   --->   Operation 56 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln145 = store i32 %move_type_3, i32 %move_type" [gp.cpp:145->gp.cpp:202]   --->   Operation 57 'store' 'store_ln145' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %or_cond44, void %cleanup36.i.loopexit.exitStub, void %for.body17.i" [gp.cpp:155->gp.cpp:202]   --->   Operation 58 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %move_type_1_out, i32 %move_type_3" [gp.cpp:155->gp.cpp:202]   --->   Operation 59 'write' 'write_ln155' <Predicate = (!or_cond44)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row2_1_out, i32 %row2_3" [gp.cpp:155->gp.cpp:202]   --->   Operation 60 'write' 'write_ln155' <Predicate = (!or_cond44)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (!or_cond44)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 7.754ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln152', gp.cpp:152->gp.cpp:202) of variable 'zext_ln152_cast' on local variable 'r', gp.cpp:152->gp.cpp:202 [24]  (1.610 ns)
	'load' operation 34 bit ('r', gp.cpp:152->gp.cpp:202) on local variable 'r', gp.cpp:152->gp.cpp:202 [31]  (0.000 ns)
	'add' operation 15 bit ('add_ln154_1', gp.cpp:154->gp.cpp:202) [36]  (0.000 ns)
	'add' operation 15 bit ('add_ln154', gp.cpp:154->gp.cpp:202) [37]  (3.992 ns)
	'getelementptr' operation 15 bit ('M_e_0_addr', gp.cpp:154->gp.cpp:202) [39]  (0.000 ns)
	'load' operation 32 bit ('M_e_0_load', gp.cpp:154->gp.cpp:202) on array 'M_e_0' [46]  (2.152 ns)

 <State 2>: 8.935ns
The critical path consists of the following:
	'load' operation 32 bit ('M_e_0_load', gp.cpp:154->gp.cpp:202) on array 'M_e_0' [46]  (2.152 ns)
	'sparsemux' operation 32 bit ('v', gp.cpp:154->gp.cpp:202) [50]  (1.675 ns)
	'icmp' operation 1 bit ('icmp_ln155', gp.cpp:155->gp.cpp:202) [51]  (2.702 ns)
	'select' operation 32 bit ('row2', gp.cpp:155->gp.cpp:202) [54]  (0.796 ns)
	'store' operation 0 bit ('store_ln145', gp.cpp:145->gp.cpp:202) of variable 'row2', gp.cpp:155->gp.cpp:202 on local variable 'row2', gp.cpp:145->gp.cpp:202 [59]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
