Timing Analyzer report for Image_Filter_Tool
Fri Feb 10 15:45:08 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Image_Filter_Tool                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.8%      ;
;     Processors 3-4         ;   1.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 222.82 MHz ; 222.82 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.488 ; -1547.659       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.344 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -690.000                      ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.488 ; uart_RX:inst1|BYTES_RECIEVED[1]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.773      ;
; -3.404 ; uart_RX:inst1|BYTES_RECIEVED[0]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.689      ;
; -3.369 ; uart_RX:inst1|BYTES_RECIEVED[3]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.654      ;
; -3.289 ; uart_RX:inst1|BYTES_RECIEVED[2]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.574      ;
; -3.255 ; uart_RX:inst1|BYTES_RECIEVED[5]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.540      ;
; -3.174 ; uart_RX:inst1|BYTES_RECIEVED[4]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.459      ;
; -3.143 ; uart_RX:inst1|BYTES_RECIEVED[7]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.428      ;
; -3.062 ; uart_RX:inst1|BYTES_RECIEVED[6]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.347      ;
; -3.027 ; uart_RX:inst1|BYTES_RECIEVED[9]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.312      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.974 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.912      ;
; -2.944 ; uart_RX:inst1|BYTES_RECIEVED[8]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.229      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.907 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.841      ;
; -2.906 ; uart_RX:inst1|BYTES_RECIEVED[11]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.191      ;
; -2.903 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.832      ;
; -2.886 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.822      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.880 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.090     ; 3.785      ;
; -2.864 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.800      ;
; -2.830 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.762      ;
; -2.828 ; uart_RX:inst1|BYTES_RECIEVED[10]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.113      ;
; -2.803 ; uart_RX:inst1|PRSCL[9]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.739      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.802 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.710      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.796 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.730      ;
; -2.791 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.076      ;
; -2.789 ; uart_RX:inst1|BYTES_RECIEVED[13]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.074      ;
; -2.788 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.696      ;
; -2.788 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.696      ;
; -2.788 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.696      ;
; -2.788 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.696      ;
; -2.788 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.696      ;
; -2.788 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.696      ;
; -2.788 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.696      ;
; -2.787 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.716      ;
; -2.781 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.710      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.776 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 3.682      ;
; -2.769 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.290      ; 4.054      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.759 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.697      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.748 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 3.655      ;
; -2.740 ; uart_RX:inst1|PRSCL[10]                      ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 3.676      ;
; -2.736 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.644      ;
; -2.736 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.644      ;
; -2.736 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.644      ;
; -2.736 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.644      ;
; -2.736 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.644      ;
; -2.736 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.644      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.344 ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_RX:inst1|RX_FLG                     ; uart_RX:inst1|RX_FLG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]   ; uart_TX:inst|DATAFLL[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]   ; uart_TX:inst|DATAFLL[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][6] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[20][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[21][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]   ; uart_TX:inst|DATAFLL[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[2][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[1][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[2][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]   ; uart_TX:inst|DATAFLL[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[20][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[21][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][4] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[21][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[22][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][0]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][7]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[25][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[26][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][5] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[25][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[26][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[21][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 250.88 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -2.986 ; -1325.447      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.299 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -690.000                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.986 ; uart_RX:inst1|BYTES_RECIEVED[1]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 4.240      ;
; -2.916 ; uart_RX:inst1|BYTES_RECIEVED[0]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 4.170      ;
; -2.883 ; uart_RX:inst1|BYTES_RECIEVED[3]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 4.137      ;
; -2.817 ; uart_RX:inst1|BYTES_RECIEVED[2]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 4.071      ;
; -2.786 ; uart_RX:inst1|BYTES_RECIEVED[5]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 4.040      ;
; -2.718 ; uart_RX:inst1|BYTES_RECIEVED[4]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.972      ;
; -2.689 ; uart_RX:inst1|BYTES_RECIEVED[7]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.943      ;
; -2.624 ; uart_RX:inst1|BYTES_RECIEVED[6]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.878      ;
; -2.589 ; uart_RX:inst1|BYTES_RECIEVED[9]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.843      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.566 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 3.510      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.533 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.475      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.527 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.442      ;
; -2.519 ; uart_RX:inst1|BYTES_RECIEVED[8]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.773      ;
; -2.513 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|data_valid                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.455      ;
; -2.499 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|data_valid                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.441      ;
; -2.484 ; uart_RX:inst1|BYTES_RECIEVED[11]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.738      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.451 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.369      ;
; -2.441 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.058     ; 3.378      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.437 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[21] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.379      ;
; -2.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.348      ;
; -2.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.348      ;
; -2.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.348      ;
; -2.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.348      ;
; -2.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.348      ;
; -2.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.348      ;
; -2.430 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[27][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.348      ;
; -2.419 ; uart_RX:inst1|BYTES_RECIEVED[10]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.673      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.415 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.331      ;
; -2.411 ; uart_RX:inst1|PRSCL[10]                      ; uart_RX:inst1|data_valid                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.353      ;
; -2.409 ; uart_RX:inst1|PRSCL[9]                       ; uart_RX:inst1|data_valid                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.351      ;
; -2.403 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.657      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.390 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[10][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.308      ;
; -2.385 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.639      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.384 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.326      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.301      ;
; -2.383 ; uart_RX:inst1|BYTES_RECIEVED[13]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.259      ; 3.637      ;
; -2.380 ; uart_RX:inst1|PRSCL[8]                       ; uart_RX:inst1|data_valid                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.322      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|RX_FLG                     ; uart_RX:inst1|RX_FLG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[2][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][6] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[20][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[21][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]   ; uart_TX:inst|DATAFLL[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[1][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[2][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]   ; uart_TX:inst|DATAFLL[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][5] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[20][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[21][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][4] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[22][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.565 ; -593.657       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.179 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -878.644                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.565 ; uart_RX:inst1|BYTES_RECIEVED[1]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.705      ;
; -1.516 ; uart_RX:inst1|BYTES_RECIEVED[0]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.656      ;
; -1.494 ; uart_RX:inst1|BYTES_RECIEVED[3]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.634      ;
; -1.449 ; uart_RX:inst1|BYTES_RECIEVED[2]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.589      ;
; -1.426 ; uart_RX:inst1|BYTES_RECIEVED[5]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.566      ;
; -1.381 ; uart_RX:inst1|BYTES_RECIEVED[4]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.521      ;
; -1.362 ; uart_RX:inst1|BYTES_RECIEVED[7]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.502      ;
; -1.312 ; uart_RX:inst1|BYTES_RECIEVED[6]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.452      ;
; -1.293 ; uart_RX:inst1|BYTES_RECIEVED[9]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.433      ;
; -1.282 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[28]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.231      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.263 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[2] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.217      ;
; -1.246 ; uart_RX:inst1|BYTES_RECIEVED[8]              ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.386      ;
; -1.221 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.174      ;
; -1.221 ; uart_RX:inst1|BYTES_RECIEVED[11]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.361      ;
; -1.218 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[27]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.167      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.215 ; uart_TX:inst|AXI_FIFO:fifo|valid_out         ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 2.148      ;
; -1.214 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.163      ;
; -1.208 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.161      ;
; -1.199 ; uart_RX:inst1|PRSCL[9]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.152      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.196 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 2.130      ;
; -1.188 ; uart_RX:inst1|data_valid                     ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.186 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[26] ; uart_TX:inst|AXI_FIFO:fifo|data_out[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.138      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.109      ;
; -1.177 ; uart_RX:inst1|BYTES_RECIEVED[10]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.317      ;
; -1.165 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.100      ;
; -1.165 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[22][6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.100      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][5]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.165 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[16][7]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.118      ;
; -1.164 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[31]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.303      ;
; -1.164 ; uart_RX:inst1|PRSCL[7]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.304      ;
; -1.160 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[30]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.152      ; 2.299      ;
; -1.155 ; uart_RX:inst1|PRSCL[5]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.108      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.086      ;
; -1.154 ; uart_RX:inst1|BYTES_RECIEVED[13]             ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.294      ;
; -1.152 ; uart_RX:inst1|INDEX[1]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.100      ;
; -1.151 ; uart_RX:inst1|PRSCL[0]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.291      ;
; -1.150 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[25]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.099      ;
; -1.146 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out        ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[24]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.095      ;
; -1.144 ; uart_RX:inst1|PRSCL[10]                      ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.097      ;
; -1.142 ; uart_RX:inst1|PRSCL[9]                       ; uart_RX:inst1|UART_RX_RECIEVED_ALL            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 2.282      ;
; -1.137 ; uart_RX:inst1|INDEX[2]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.085      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[5]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|AXI_FIFO:fifo|stack_pointer[3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 2.088      ;
; -1.134 ; uart_RX:inst1|PRSCL[8]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 2.087      ;
; -1.132 ; uart_RX:inst1|INDEX[0]                       ; uart_RX:inst1|data_valid                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.080      ;
; -1.130 ; uart_TX:inst|AXI_FIFO:fifo|stack_pointer[3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[9][7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.065      ;
+--------+----------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; uart_RX:inst1|UART_RX_RECIEVED_ALL       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[1]                    ; uart_TX:inst|INDEX[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[3]                    ; uart_TX:inst|INDEX[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_TX:inst|INDEX[2]                    ; uart_TX:inst|INDEX[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|AXI_FIFO:fifo|full         ; uart_RX:inst1|AXI_FIFO:fifo|full         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; uart_RX:inst1|AXI_FIFO:fifo|valid_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_TX:inst|AXI_FIFO:fifo|full          ; uart_TX:inst|AXI_FIFO:fifo|full          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_TX:inst|tx_ready                    ; uart_TX:inst|tx_ready                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; uart_TX:inst|AXI_FIFO:fifo|valid_out     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[6]                 ; uart_RX:inst1|DATAFLL[6]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[7]                 ; uart_RX:inst1|DATAFLL[7]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[5]                 ; uart_RX:inst1|DATAFLL[5]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[4]                 ; uart_RX:inst1|DATAFLL[4]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[3]                 ; uart_RX:inst1|DATAFLL[3]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[2]                 ; uart_RX:inst1|DATAFLL[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[1]                 ; uart_RX:inst1|DATAFLL[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[8]                 ; uart_RX:inst1|DATAFLL[8]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[0]                 ; uart_RX:inst1|DATAFLL[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|DATAFLL[9]                 ; uart_RX:inst1|DATAFLL[9]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[3]                   ; uart_RX:inst1|INDEX[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|RX_FLG                     ; uart_RX:inst1|RX_FLG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[1]                   ; uart_RX:inst1|INDEX[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[2]                   ; uart_RX:inst1|INDEX[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_RX:inst1|INDEX[0]                   ; uart_RX:inst1|INDEX[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][2]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][1]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[1][4]   ; uart_TX:inst|AXI_FIFO:fifo|stack[2][4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|INDEX[0]                    ; uart_TX:inst|INDEX[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][4] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[20][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[21][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][0]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][7]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[1][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[2][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|data_out[4]   ; uart_TX:inst|DATAFLL[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|data_out[0]   ; uart_TX:inst|DATAFLL[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_RX:inst1|INT_UART_CLK               ; uart_RX:inst1|INT_UART_CLK               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][5]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][5] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][5]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[20][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[21][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[13][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[14][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[9][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[10][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][6]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][6] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][6] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][4]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][4] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[27][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[28][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][3]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[31][3] ; uart_RX:inst1|AXI_FIFO:fifo|data_out[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[20][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[21][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][3]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[15][2]  ; uart_TX:inst|AXI_FIFO:fifo|stack[16][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[22][2] ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][2]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[7][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[8][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][1] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[5][1]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[6][1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][0]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[23][0] ; uart_RX:inst1|AXI_FIFO:fifo|stack[24][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][0]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][7]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[14][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[15][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][7] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][7]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|data_out[5]   ; uart_TX:inst|DATAFLL[6]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[1][3]   ; uart_TX:inst|AXI_FIFO:fifo|stack[2][3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|data_out[2]   ; uart_TX:inst|DATAFLL[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[0][1]   ; uart_TX:inst|AXI_FIFO:fifo|stack[1][1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[23][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[24][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[11][5]  ; uart_TX:inst|AXI_FIFO:fifo|stack[12][5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_TX:inst|AXI_FIFO:fifo|stack[25][6]  ; uart_TX:inst|AXI_FIFO:fifo|stack[26][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[0][6]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[1][6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[9][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[10][4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[7][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[8][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[3][4]  ; uart_RX:inst1|AXI_FIFO:fifo|stack[4][4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[17][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[18][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; uart_RX:inst1|AXI_FIFO:fifo|stack[11][3] ; uart_RX:inst1|AXI_FIFO:fifo|stack[12][3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.488    ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.488    ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -1547.659 ; 0.0   ; 0.0      ; 0.0     ; -878.644            ;
;  CLOCK_50        ; -1547.659 ; 0.000 ; N/A      ; N/A     ; -878.644            ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_full       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; tx_full       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; rx_gotem      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 10655    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 10655    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotem    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; UART_RXD   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_gotem    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_full     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Feb 10 15:45:07 2023
Info: Command: quartus_sta Image_Filter_tool -c Image_Filter_Tool
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Image_Filter_Tool.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.488           -1547.659 CLOCK_50 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -690.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.986           -1325.447 CLOCK_50 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -690.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.565            -593.657 CLOCK_50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -878.644 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Fri Feb 10 15:45:08 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


