# Reading pref.tcl
# do IITB_RISC_2023_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/complement.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/complement.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity complementer
# -- Compiling architecture bhv of complementer
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/alu_beh.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/alu_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_1
# -- Compiling architecture bhv of alu_1
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/rf_wr_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/rf_wr_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rf_wr_decoder
# -- Compiling architecture rf_wr_dec_beh of rf_wr_decoder
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/flag_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/flag_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity flag_register
# -- Compiling architecture f_reg_beh of flag_register
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/RF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_file
# -- Compiling architecture behav of register_file
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture behav of mem
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/DUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/DUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/IITB_RISC_2023.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/IITB_RISC_2023.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pipeline_stages
# -- Compiling architecture workflow of pipeline_stages
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:27 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture reg_beh of registers
# End time: 05:28:27 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture dec_beh of decoder
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/rf_wr_reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/rf_wr_reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rf_wr_register
# -- Compiling architecture rf_wr_reg_beh of rf_wr_register
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/MUX_2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/MUX_2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_2x1
# -- Compiling architecture mux_beh of mux_2x1
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/MUX_4x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/MUX_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4x1
# -- Compiling architecture mux_beh of mux_4x1
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/Data_Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/Data_Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_mem
# -- Compiling architecture behav1 of data_mem
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/SE6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/SE6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SE6
# -- Compiling architecture BHV of SE6
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture counter_beh of counter
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:28:28 on May 01,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Aakarsh Chaudhary/Documents/Git/IITB-RISC-2023/EE309_project/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 05:28:28 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 05:28:28 on May 01,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.pipeline_stages(workflow)
# Loading work.register_file(behav)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_1(bhv)
# Loading work.mux_2x1(mux_beh)
# Loading work.se6(bhv)
# Loading work.complementer(bhv)
# Loading work.decoder(dec_beh)
# Loading work.mem(behav)
# Loading work.counter(counter_beh)
# Loading work.registers(reg_beh)
# Loading work.flag_register(f_reg_beh)
# Loading work.rf_wr_register(rf_wr_reg_beh)
# Loading work.data_mem(behav1)
# Loading work.mux_4x1(mux_beh)
# Loading work.rf_wr_decoder(rf_wr_dec_beh)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/dmem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/inst_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/alu1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/alu1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/add_instance/rf
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /testbench/dut_instance/add_instance/alu2
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 19 ns  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 19 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance/rf
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance/alu2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 3  Instance: /testbench/dut_instance/add_instance/alu2
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 38 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 57 ns  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 57 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 57 ns  Iteration: 2  Instance: /testbench/dut_instance/add_instance/rf
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 76 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 95 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 114 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 133 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 152 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 171 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 190 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 209 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 228 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 247 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 266 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 285 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 304 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 323 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 342 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 361 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 18, found 0.
#    Time: 380 ns  Iteration: 0  Instance: /testbench
# ** Note: SUCCESS, all tests passed.
#    Time: 399 ns  Iteration: 0  Instance: /testbench
# End time: 05:28:45 on May 01,2023, Elapsed time: 0:00:17
# Errors: 21, Warnings: 22
