{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758447681518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758447681524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 21 16:41:21 2025 " "Processing started: Sun Sep 21 16:41:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758447681524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447681524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecc -c ecc " "Command: quartus_map --read_settings_files=on --write_settings_files=off ecc -c ecc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447681524 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1758447681941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPI_ADDR spi_addr spi_ecc_128bit.v(25) " "Verilog HDL Declaration information at spi_ecc_128bit.v(25): object \"SPI_ADDR\" differs only in case from object \"spi_addr\" in the same scope" {  } { { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758447689939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ECC_DONE ecc_done spi_ecc_128bit.v(32) " "Verilog HDL Declaration information at spi_ecc_128bit.v(32): object \"ECC_DONE\" differs only in case from object \"ecc_done\" in the same scope" {  } { { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758447689940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ecc_128bit " "Found entity 1: spi_ecc_128bit" {  } { { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447689941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447689941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/ecc_top_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/ecc_top_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_top_128bit " "Found entity 1: ecc_top_128bit" {  } { { "../rtl/ecc_top_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/ecc_top_128bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447689945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447689945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_128bit " "Found entity 1: main_128bit" {  } { { "../rtl/main_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/main_128bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447689949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447689949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/core1_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/core1_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 core1_128bit " "Found entity 1: core1_128bit" {  } { { "../rtl/core1_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/core1_128bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447689951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447689951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/alu_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/personal/anhh/giaotrinhmonhoc/khoaluantotnghiep/esp_fpga ecdsa/ecc/rtl/alu_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_128bit " "Found entity 1: ALU_128bit" {  } { { "../rtl/ALU_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/ALU_128bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447689955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447689955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_ecc_128bit " "Elaborating entity \"spi_ecc_128bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758447690046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecc_top_128bit ecc_top_128bit:ecc_core " "Elaborating entity \"ecc_top_128bit\" for hierarchy \"ecc_top_128bit:ecc_core\"" {  } { { "../rtl/spi_ecc_128bit.v" "ecc_core" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758447690053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_128bit ecc_top_128bit:ecc_core\|main_128bit:main_ins " "Elaborating entity \"main_128bit\" for hierarchy \"ecc_top_128bit:ecc_core\|main_128bit:main_ins\"" {  } { { "../rtl/ecc_top_128bit.v" "main_ins" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/ecc_top_128bit.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758447690061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core1_128bit ecc_top_128bit:ecc_core\|core1_128bit:core1_ins " "Elaborating entity \"core1_128bit\" for hierarchy \"ecc_top_128bit:ecc_core\|core1_128bit:core1_ins\"" {  } { { "../rtl/ecc_top_128bit.v" "core1_ins" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/ecc_top_128bit.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758447690070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_128bit ecc_top_128bit:ecc_core\|core1_128bit:core1_ins\|ALU_128bit:alu_inst " "Elaborating entity \"ALU_128bit\" for hierarchy \"ecc_top_128bit:ecc_core\|core1_128bit:core1_ins\|ALU_128bit:alu_inst\"" {  } { { "../rtl/core1_128bit.v" "alu_inst" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/core1_128bit.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758447690078 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|reg_Rb_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ecc_top_128bit:ecc_core\|main_128bit:main_ins\|reg_Rb_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758447691135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758447691135 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 128 " "Parameter WIDTH set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1758447691135 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1758447691135 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1758447691135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|altshift_taps:reg_Rb_rtl_0 " "Elaborated megafunction instantiation \"ecc_top_128bit:ecc_core\|main_128bit:main_ins\|altshift_taps:reg_Rb_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758447691224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ecc_top_128bit:ecc_core\|main_128bit:main_ins\|altshift_taps:reg_Rb_rtl_0 " "Instantiated megafunction \"ecc_top_128bit:ecc_core\|main_128bit:main_ins\|altshift_taps:reg_Rb_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758447691224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758447691224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 128 " "Parameter \"WIDTH\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758447691224 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758447691224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dpm " "Found entity 1: shift_taps_dpm" {  } { { "db/shift_taps_dpm.tdf" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/db/shift_taps_dpm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447691257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447691257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bo31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bo31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bo31 " "Found entity 1: altsyncram_bo31" {  } { { "db/altsyncram_bo31.tdf" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/db/altsyncram_bo31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447691307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447691307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447691346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447691346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447691382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447691382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758447691422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447691422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 232 -1 0 } } { "../rtl/spi_ecc_128bit.v" "" { Text "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/rtl/spi_ecc_128bit.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1758447691643 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1758447691643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758447692115 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758447692819 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447692909 ""}
{ "Info" "ISTA_SDC_FOUND" "ecc.sdc " "Reading SDC File: 'ecc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1758447693070 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50 (Rise) clk_50 (Rise) setup and hold " "From clk_50 (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447693132 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447693132 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447693132 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1758447693132 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1758447693132 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1758447693133 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447693133 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447693133 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447693133 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      spi_clk " " 100.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758447693133 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447693133 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447693221 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1758447693351 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447693353 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1758447693386 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447693388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/output_files/ecc.map.smsg " "Generated suppressed messages file C:/Users/User/Personal/Anhh/GiaoTrinhMonHoc/KhoaLuanTotNghiep/esp_fpga ecdsa/ecc/quartus/output_files/ecc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447693482 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758447693631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758447693631 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2880 " "Implemented 2880 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758447693798 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758447693798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2740 " "Implemented 2740 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758447693798 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1758447693798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758447693798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758447693821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 21 16:41:33 2025 " "Processing ended: Sun Sep 21 16:41:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758447693821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758447693821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758447693821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758447693821 ""}
