0.6
2016.4
Jan 23 2017
19:19:20
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/edit_Cyclic_Prefix_v0_1.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_1_rfs.v,1521741420,verilog,,,,fifo_generator_v13_1_3,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/edit_Cyclic_Prefix_v0_1.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_1_rfs.vhd,1521741420,vhdl,,,,axi_reg_slice;bin_cntr;bram_fifo_rstlogic;bram_sync_reg;builtin_extdepth;builtin_extdepth_low_latency;builtin_extdepth_v6;builtin_prim;builtin_prim_v6;builtin_top;builtin_top_v6;clk_x_pntrs_builtin;delay;fifo_generator_top;fifo_generator_v13_1_3_builtin;fifo_generator_v13_1_3_pkg;fifo_generator_v13_1_3_synth;input_blk;logic_builtin;output_blk;rd_pe_as;rd_pe_ss;reset_blk_ramfifo;reset_builtin;shft_ram;shft_wrapper;synchronizer_ff;wr_pf_as;wr_pf_ss,,,,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/edit_Cyclic_Prefix_v0_1.srcs/sources_1/ip/fifo_generator_0/simulation/fifo_generator_vlog_beh.v,1521741420,verilog,,,,fifo_generator_v13_1_3_CONV_VER;fifo_generator_v13_1_3_axic_reg_slice;fifo_generator_v13_1_3_beh_ver_ll_afifo;fifo_generator_v13_1_3_bhv_ver_as;fifo_generator_v13_1_3_bhv_ver_preload0;fifo_generator_v13_1_3_bhv_ver_ss;fifo_generator_v13_1_3_sync_stage;fifo_generator_vlog_beh,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
