{
  "module_name": "smu_v13_0_0_pptable.h",
  "hash_id": "9c8bd6bcb4853027f87822b38df850e29e1a58c0c1a4321577cba544b78eb5c1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/inc/smu_v13_0_0_pptable.h",
  "human_readable_source": " \n#ifndef SMU_13_0_0_PPTABLE_H\n#define SMU_13_0_0_PPTABLE_H\n\n#pragma pack(push, 1)\n\n#define SMU_13_0_0_TABLE_FORMAT_REVISION 15\n\n\n#define SMU_13_0_0_PP_PLATFORM_CAP_POWERPLAY 0x1        \n#define SMU_13_0_0_PP_PLATFORM_CAP_SBIOSPOWERSOURCE 0x2 \n#define SMU_13_0_0_PP_PLATFORM_CAP_HARDWAREDC 0x4       \n#define SMU_13_0_0_PP_PLATFORM_CAP_BACO 0x8             \n#define SMU_13_0_0_PP_PLATFORM_CAP_MACO 0x10            \n#define SMU_13_0_0_PP_PLATFORM_CAP_SHADOWPSTATE 0x20    \n\n\n#define SMU_13_0_0_PP_THERMALCONTROLLER_NONE 0\n#define SMU_13_0_0_PP_THERMALCONTROLLER_NAVI21 28\n\n#define SMU_13_0_0_PP_OVERDRIVE_VERSION 0x83        \n#define SMU_13_0_0_PP_POWERSAVINGCLOCK_VERSION 0x01 \n\nenum SMU_13_0_0_ODFEATURE_CAP {\n    SMU_13_0_0_ODCAP_GFXCLK_LIMITS = 0,\n    SMU_13_0_0_ODCAP_UCLK_LIMITS,\n    SMU_13_0_0_ODCAP_POWER_LIMIT,\n    SMU_13_0_0_ODCAP_FAN_ACOUSTIC_LIMIT,\n    SMU_13_0_0_ODCAP_FAN_SPEED_MIN,\n    SMU_13_0_0_ODCAP_TEMPERATURE_FAN,\n    SMU_13_0_0_ODCAP_TEMPERATURE_SYSTEM,\n    SMU_13_0_0_ODCAP_MEMORY_TIMING_TUNE,\n    SMU_13_0_0_ODCAP_FAN_ZERO_RPM_CONTROL,\n    SMU_13_0_0_ODCAP_AUTO_UV_ENGINE,\n    SMU_13_0_0_ODCAP_AUTO_OC_ENGINE,\n    SMU_13_0_0_ODCAP_AUTO_OC_MEMORY,\n    SMU_13_0_0_ODCAP_FAN_CURVE,\n    SMU_13_0_0_ODCAP_AUTO_FAN_ACOUSTIC_LIMIT,\n    SMU_13_0_0_ODCAP_POWER_MODE,\n    SMU_13_0_0_ODCAP_PER_ZONE_GFX_VOLTAGE_OFFSET,\n    SMU_13_0_0_ODCAP_COUNT,\n};\n\nenum SMU_13_0_0_ODFEATURE_ID {\n    SMU_13_0_0_ODFEATURE_GFXCLK_LIMITS           = 1 << SMU_13_0_0_ODCAP_GFXCLK_LIMITS,           \n    SMU_13_0_0_ODFEATURE_UCLK_LIMITS             = 1 << SMU_13_0_0_ODCAP_UCLK_LIMITS,             \n    SMU_13_0_0_ODFEATURE_POWER_LIMIT             = 1 << SMU_13_0_0_ODCAP_POWER_LIMIT,             \n    SMU_13_0_0_ODFEATURE_FAN_ACOUSTIC_LIMIT      = 1 << SMU_13_0_0_ODCAP_FAN_ACOUSTIC_LIMIT,      \n    SMU_13_0_0_ODFEATURE_FAN_SPEED_MIN           = 1 << SMU_13_0_0_ODCAP_FAN_SPEED_MIN,           \n    SMU_13_0_0_ODFEATURE_TEMPERATURE_FAN         = 1 << SMU_13_0_0_ODCAP_TEMPERATURE_FAN,         \n    SMU_13_0_0_ODFEATURE_TEMPERATURE_SYSTEM      = 1 << SMU_13_0_0_ODCAP_TEMPERATURE_SYSTEM,      \n    SMU_13_0_0_ODFEATURE_MEMORY_TIMING_TUNE      = 1 << SMU_13_0_0_ODCAP_MEMORY_TIMING_TUNE,      \n    SMU_13_0_0_ODFEATURE_FAN_ZERO_RPM_CONTROL    = 1 << SMU_13_0_0_ODCAP_FAN_ZERO_RPM_CONTROL,    \n    SMU_13_0_0_ODFEATURE_AUTO_UV_ENGINE          = 1 << SMU_13_0_0_ODCAP_AUTO_UV_ENGINE,          \n    SMU_13_0_0_ODFEATURE_AUTO_OC_ENGINE          = 1 << SMU_13_0_0_ODCAP_AUTO_OC_ENGINE,          \n    SMU_13_0_0_ODFEATURE_AUTO_OC_MEMORY          = 1 << SMU_13_0_0_ODCAP_AUTO_OC_MEMORY,          \n    SMU_13_0_0_ODFEATURE_FAN_CURVE               = 1 << SMU_13_0_0_ODCAP_FAN_CURVE,               \n    SMU_13_0_0_ODFEATURE_AUTO_FAN_ACOUSTIC_LIMIT = 1 << SMU_13_0_0_ODCAP_AUTO_FAN_ACOUSTIC_LIMIT, \n    SMU_13_0_0_ODFEATURE_POWER_MODE              = 1 << SMU_13_0_0_ODCAP_POWER_MODE,              \n    SMU_13_0_0_ODFEATURE_PER_ZONE_GFX_VOLTAGE_OFFSET  = 1 << SMU_13_0_0_ODCAP_PER_ZONE_GFX_VOLTAGE_OFFSET,  \n    SMU_13_0_0_ODFEATURE_COUNT                   = 16,\n};\n\n#define SMU_13_0_0_MAX_ODFEATURE 32 \n\nenum SMU_13_0_0_ODSETTING_ID {\n    SMU_13_0_0_ODSETTING_GFXCLKFMAX = 0,\n    SMU_13_0_0_ODSETTING_GFXCLKFMIN,\n    SMU_13_0_0_ODSETTING_UCLKFMIN,\n    SMU_13_0_0_ODSETTING_UCLKFMAX,\n    SMU_13_0_0_ODSETTING_POWERPERCENTAGE,\n    SMU_13_0_0_ODSETTING_FANRPMMIN,\n    SMU_13_0_0_ODSETTING_FANRPMACOUSTICLIMIT,\n    SMU_13_0_0_ODSETTING_FANTARGETTEMPERATURE,\n    SMU_13_0_0_ODSETTING_OPERATINGTEMPMAX,\n    SMU_13_0_0_ODSETTING_ACTIMING,\n    SMU_13_0_0_ODSETTING_FAN_ZERO_RPM_CONTROL,\n    SMU_13_0_0_ODSETTING_AUTOUVENGINE,\n    SMU_13_0_0_ODSETTING_AUTOOCENGINE,\n    SMU_13_0_0_ODSETTING_AUTOOCMEMORY,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_1,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_1,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_2,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_2,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_3,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_3,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_4,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_4,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_TEMPERATURE_5,\n    SMU_13_0_0_ODSETTING_FAN_CURVE_SPEED_5,\n    SMU_13_0_0_ODSETTING_AUTO_FAN_ACOUSTIC_LIMIT,\n    SMU_13_0_0_ODSETTING_POWER_MODE,\n    SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_1,\n    SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_2,\n    SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_3,\n    SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_4,\n    SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_5,\n    SMU_13_0_0_ODSETTING_PER_ZONE_GFX_VOLTAGE_OFFSET_POINT_6,\n    SMU_13_0_0_ODSETTING_COUNT,\n};\n#define SMU_13_0_0_MAX_ODSETTING 64 \n\nenum SMU_13_0_0_PWRMODE_SETTING {\n    SMU_13_0_0_PMSETTING_POWER_LIMIT_QUIET = 0,\n    SMU_13_0_0_PMSETTING_POWER_LIMIT_BALANCE,\n    SMU_13_0_0_PMSETTING_POWER_LIMIT_TURBO,\n    SMU_13_0_0_PMSETTING_POWER_LIMIT_RAGE,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TEMP_QUIET,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TEMP_BALANCE,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TEMP_TURBO,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TEMP_RAGE,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TARGET_RPM_QUIET,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TARGET_RPM_BALANCE,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TARGET_RPM_TURBO,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_TARGET_RPM_RAGE,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_LIMIT_RPM_QUIET,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_LIMIT_RPM_BALANCE,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_LIMIT_RPM_TURBO,\n    SMU_13_0_0_PMSETTING_ACOUSTIC_LIMIT_RPM_RAGE,\n};\n#define SMU_13_0_0_MAX_PMSETTING 32 \n\nstruct smu_13_0_0_overdrive_table {\n    uint8_t revision;                             \n    uint8_t reserve[3];                           \n    uint32_t feature_count;                       \n    uint32_t setting_count;                       \n    uint8_t cap[SMU_13_0_0_MAX_ODFEATURE];        \n    uint32_t max[SMU_13_0_0_MAX_ODSETTING];       \n    uint32_t min[SMU_13_0_0_MAX_ODSETTING];       \n    int16_t pm_setting[SMU_13_0_0_MAX_PMSETTING]; \n};\n\nenum SMU_13_0_0_PPCLOCK_ID {\n    SMU_13_0_0_PPCLOCK_GFXCLK = 0,\n    SMU_13_0_0_PPCLOCK_SOCCLK,\n    SMU_13_0_0_PPCLOCK_UCLK,\n    SMU_13_0_0_PPCLOCK_FCLK,\n    SMU_13_0_0_PPCLOCK_DCLK_0,\n    SMU_13_0_0_PPCLOCK_VCLK_0,\n    SMU_13_0_0_PPCLOCK_DCLK_1,\n    SMU_13_0_0_PPCLOCK_VCLK_1,\n    SMU_13_0_0_PPCLOCK_DCEFCLK,\n    SMU_13_0_0_PPCLOCK_DISPCLK,\n    SMU_13_0_0_PPCLOCK_PIXCLK,\n    SMU_13_0_0_PPCLOCK_PHYCLK,\n    SMU_13_0_0_PPCLOCK_DTBCLK,\n    SMU_13_0_0_PPCLOCK_COUNT,\n};\n#define SMU_13_0_0_MAX_PPCLOCK 16 \n\nstruct smu_13_0_0_powerplay_table {\n    struct atom_common_table_header header; \n    uint8_t table_revision;                 \n    uint8_t padding;\n    uint16_t table_size;                    \n    uint32_t golden_pp_id;                  \n    uint32_t golden_revision;               \n    uint16_t format_id;                     \n    uint32_t platform_caps;                 \n\n    uint8_t thermal_controller_type; \n\n    uint16_t small_power_limit1;\n    uint16_t small_power_limit2;\n    uint16_t boost_power_limit; \n    uint16_t software_shutdown_temp;\n\n    uint32_t reserve[45];\n\n    struct smu_13_0_0_overdrive_table overdrive_table;\n    uint8_t padding1;\n    PPTable_t smc_pptable; \n};\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}