<root><simulation><result_generated_time />2023-05-17 19:57:34<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 2, 'OX': 2, 'IY': 5, 'IX': 5, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1179648<total_data_size_element />{'W': 294912, 'I': 3200, 'O': 1024}<total_data_reuse />{'W': 4, 'I': 368.64, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [16, 1, 1], 'I': [64, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 2)]], [[('C', 16)], []], [], []]<I />[[], [[('C', 16), ('OY', 2)], [('OY', 2)]], [], []]<O />[[[('C', 16)], []], [[('OY', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('OX', 2), ('FX', 3)], [('FY', 3), ('C', 2), ('C', 2), ('K', 16), ('C', 2)], []]<I />[[('K', 16), ('OX', 2), ('FX', 3), ('FY', 3), ('C', 2), ('C', 2), ('K', 16)], [('C', 2)], []]<O />[[('K', 16), ('OX', 2), ('FX', 3), ('FY', 3), ('C', 2), ('C', 2)], [('K', 16), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [4.0, 2, 1, 1], 'I': [1.0, 409.6, 1.0, 1.0], 'O': [16.0, 36, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 2359296, 2359296], 'I': [480, 46080, 46080], 'O': [256, 16384, 16384], 'O_partial': [256, 16384, 0], 'O_final': [0, 0, 16384]}<actual_mem_utilization_individual />{'W': [0.75, 0.07, 0.0], 'I': [0.94, 0.0, 0.0], 'O': [0.5, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.07, 0.0], 'I': [0.94, 0.07, 0.0], 'O': [0.5, 0.07, 0.0]}<effective_mem_size_bit />{'W': [128, 786432, 2359296], 'I': [480, 23040, 46080], 'O': [256, 16384, 16384], 'O_partial': [256, 16384, 0], 'O_final': [0, 0, 16384]}<total_unit_count />{'W': [64, 16, 1, 1], 'I': [64, 64, 1, 1], 'O': [64, 4, 1, 1]}<unique_unit_count />{'W': [16, 16, 1, 1], 'I': [64, 64, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[589824, 294912], [294912, 294912], [294912, 0]]<I />[[81920, 3200], [3200, 3200], [3200, 0]]<O />[[(72704, 73728), (2048, 1024)], [(1024, 2048), (1024, 0)], [(0, 1024), (0, 0)]]<O_partial />[[(72704, 73728), (2048, 1024)], [(1024, 2048), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1024, 0)], [(0, 1024), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[73728, 36864], [4608, 4608], [1152, 0]]<I />[[10240, 400], [50, 50], [12, 0]]<O />[[(9088, 9216), (256, 128)], [(16, 32), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([9088, 9216], [256, 128]), ([16, 32], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1179648<idle />17694720</mac_count></basic_info><energy><total_energy />3465980.6<mem_energy_breakdown><W />[38.2, 913.2, 1534.3]<I />[3.6, 9.9, 16.6]<O />[6.5, 6.3, 5.3]</mem_energy_breakdown><MAC_energy><active_MAC />2578710.5<idle_MAC />884736.0<total />3463446.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0554<utilization_without_data_loading />0.0625<utilization_spatial />0.0625<utilization_temporal_with_data_loading />0.8867<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />41574<latency_cycle_without_data_loading />36864<ideal_computing_cycle />36864<data_loading><load_cycle_total />4710<load_cycle_individual />{'W': [12, 4608, 0], 'I': [60, 90, 0]}<load_cycle_combined />{'W': 4608, 'I': 90}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-36863], [-34470, -32172], [-36864, -36864]], 'I': [[-36863], [-1144, -1092], [-36864, -36864]], 'O': [[-36864], [-36736, -36800], [-36832, -36856]]}<mem_stall_cycle_shared />{'W': [[-36863], [-34470, 0], [0, 0]], 'I': [[-36863], [-1144, 0], [0, 0]], 'O': [[-36864], [-36736, -36800], [-36832, -36856]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 2359296, 2359296], 'I': [480, 46080, 46080], 'O': [256, 16384, 16384], 'O_partial': [256, 16384, 0], 'O_final': [0, 0, 16384]}<data_size_each_level_total />{'W': [6144, 2359296, 2359296], 'I': [30720, 46080, 46080], 'O': [1024, 16384, 16384]}<loop_cycles_each_level />{'W': [96, 36864, 36864], 'I': [18432, 36864, 36864], 'O': [1152, 36864, 36864]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [16, 1, 1], 'O': [36, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [64.0, 64.0], [64.0, 64.0]], 'I': [[8.0, 0.0], [1.7, 1.2], [1.2, 1.2]], 'O': [[8.0, 0.2], [0.9, 0.4], [0.4, 0.4]]}<req_inst_mem_bw />{'W': [[8.0, 4.0], [64.0, 64.0], [64.0, 64.0]], 'I': [[8.0, 0.4], [26.7, 1.2], [1.2, 1.2]], 'O': [[8.0, 8.0], [32.0, 0.9], [0.9, 0.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [64.0, 64.0], [64.0, 0]], 'I': [[8.0, 0.4], [26.7, 1.2], [1.2, 0]], 'O': [[8.0, 0.2], [0.9, 0.4], [0.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [92.0, 66.1], [65.2, 0.4]], 'I': [[8.0, 0.4], [92.0, 66.1], [65.2, 0.4]], 'O': [[8.0, 0.2], [92.0, 66.1], [65.2, 0.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 36864], [96, 96, 384], [36864, 36864, 1]], 'I': [[1, 1, 36864], [1152, 18432, 2], [36864, 36864, 1]], 'O': [[1, 1, 36864], [1152, 1152, 32], [36864, 36864, 1]]}<trans_time_real />{'W': [[0, 1, 36864], [[6, 96, 384], [12, 96, 384]], [[4608, 36864, 1], [1152, 36864, 1]]], 'I': [[0, 1, 36864], [[8, 18432, 2], [60, 18432, 2]], [[90, 36864, 1], [22, 36864, 1]]], 'O': [[0, 1, 36864], [[4, 1152, 32], [2, 1152, 32]], [[32, 36864, 1], [8, 36864, 1]]]}<single_stall_cycle />{'W': [[-1], [-90, -84], [-32256, -35712]], 'I': [[-1], [-1144, -1092], [-36774, -36842]], 'O': [[-1], [-1148, -1150], [-36832, -36856]]}<single_stall_count />{'W': [36863, 383, 0], 'I': [36863, 1, 0], 'O': [36864, 32, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [32, 0]}, 1: {'W': [4596, 0], 'I': [60, 0], 'O': [128, 32]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-36864, -36864], [-36832, -36864]], 1: [[-32080, -36864], [-36736, -36832]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.4<mem_area_percentage />99.3 %</area></results><elapsed_time_second />0.801</simulation></root>