module alu (
    input [31:0] a, b,
    input [2:0] alu_ctrl,
    output reg [31:0] result,
    output zero
);

always @(*) begin
    case (alu_ctrl)
        3'b000: result = a + b; // ADD
        3'b001: result = a - b; // SUB
        3'b010: result = a & b; // AND
        3'b011: result = a | b; // OR
        default: result = 0;
    endcase
end

assign zero = (result == 0);

endmodule