{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458608276210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458608276210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 17:57:56 2016 " "Processing started: Mon Mar 21 17:57:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458608276210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458608276210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rotate -c Rotate " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rotate -c Rotate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458608276210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458608276601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rotate-rtl " "Found design unit 1: Rotate-rtl" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458608277171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rotate " "Found entity 1: Rotate" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458608277171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458608277171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rotate " "Elaborating entity \"Rotate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458608277221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458608281415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608281415 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[10\] " "No output dependent on input pin \"B\[10\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[11\] " "No output dependent on input pin \"B\[11\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[12\] " "No output dependent on input pin \"B\[12\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[13\] " "No output dependent on input pin \"B\[13\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[14\] " "No output dependent on input pin \"B\[14\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "No output dependent on input pin \"B\[15\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[16\] " "No output dependent on input pin \"B\[16\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[17\] " "No output dependent on input pin \"B\[17\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[18\] " "No output dependent on input pin \"B\[18\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[19\] " "No output dependent on input pin \"B\[19\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[20\] " "No output dependent on input pin \"B\[20\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[21\] " "No output dependent on input pin \"B\[21\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[22\] " "No output dependent on input pin \"B\[22\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[23\] " "No output dependent on input pin \"B\[23\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[24\] " "No output dependent on input pin \"B\[24\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[25\] " "No output dependent on input pin \"B\[25\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[26\] " "No output dependent on input pin \"B\[26\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[27\] " "No output dependent on input pin \"B\[27\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[28\] " "No output dependent on input pin \"B\[28\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[29\] " "No output dependent on input pin \"B\[29\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[30\] " "No output dependent on input pin \"B\[30\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[31\] " "No output dependent on input pin \"B\[31\]\"" {  } { { "Rotate.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/ROR/Rotate.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458608282874 "|Rotate|B[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458608282874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458608282904 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458608282904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "160 " "Implemented 160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458608282904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458608282904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458608282958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 17:58:02 2016 " "Processing ended: Mon Mar 21 17:58:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458608282958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458608282958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458608282958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458608282958 ""}
