

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7'
================================================================
* Date:           Mon Jan 26 23:35:44 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8195|     8195|  81.950 us|  81.950 us|  8194|  8194|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_6_VITIS_LOOP_74_7  |     8193|     8193|        10|          8|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:74]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:73]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%scale_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_63_reload"   --->   Operation 17 'read' 'scale_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_47_reload"   --->   Operation 18 'read' 'scale_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_31_reload"   --->   Operation 19 'read' 'scale_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_15_reload"   --->   Operation 20 'read' 'scale_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_62_reload"   --->   Operation 21 'read' 'scale_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_46_reload"   --->   Operation 22 'read' 'scale_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_30_reload"   --->   Operation 23 'read' 'scale_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_14_reload"   --->   Operation 24 'read' 'scale_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_61_reload"   --->   Operation 25 'read' 'scale_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_45_reload"   --->   Operation 26 'read' 'scale_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_29_reload"   --->   Operation 27 'read' 'scale_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_13_reload"   --->   Operation 28 'read' 'scale_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_60_reload"   --->   Operation 29 'read' 'scale_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_44_reload"   --->   Operation 30 'read' 'scale_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_28_reload"   --->   Operation 31 'read' 'scale_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_12_reload"   --->   Operation 32 'read' 'scale_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_59_reload"   --->   Operation 33 'read' 'scale_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_43_reload"   --->   Operation 34 'read' 'scale_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_27_reload"   --->   Operation 35 'read' 'scale_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_11_reload"   --->   Operation 36 'read' 'scale_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_58_reload"   --->   Operation 37 'read' 'scale_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_42_reload"   --->   Operation 38 'read' 'scale_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_26_reload"   --->   Operation 39 'read' 'scale_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_10_reload"   --->   Operation 40 'read' 'scale_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_57_reload"   --->   Operation 41 'read' 'scale_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_41_reload"   --->   Operation 42 'read' 'scale_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_25_reload"   --->   Operation 43 'read' 'scale_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_9_reload"   --->   Operation 44 'read' 'scale_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_56_reload"   --->   Operation 45 'read' 'scale_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_40_reload"   --->   Operation 46 'read' 'scale_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_24_reload"   --->   Operation 47 'read' 'scale_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_8_reload"   --->   Operation 48 'read' 'scale_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_55_reload"   --->   Operation 49 'read' 'scale_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_39_reload"   --->   Operation 50 'read' 'scale_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_23_reload"   --->   Operation 51 'read' 'scale_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_7_reload"   --->   Operation 52 'read' 'scale_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_54_reload"   --->   Operation 53 'read' 'scale_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_38_reload"   --->   Operation 54 'read' 'scale_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_22_reload"   --->   Operation 55 'read' 'scale_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_6_reload"   --->   Operation 56 'read' 'scale_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_53_reload"   --->   Operation 57 'read' 'scale_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_37_reload"   --->   Operation 58 'read' 'scale_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_21_reload"   --->   Operation 59 'read' 'scale_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_5_reload"   --->   Operation 60 'read' 'scale_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_52_reload"   --->   Operation 61 'read' 'scale_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_36_reload"   --->   Operation 62 'read' 'scale_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_20_reload"   --->   Operation 63 'read' 'scale_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_4_reload"   --->   Operation 64 'read' 'scale_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_51_reload"   --->   Operation 65 'read' 'scale_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_35_reload"   --->   Operation 66 'read' 'scale_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_19_reload"   --->   Operation 67 'read' 'scale_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_3_reload"   --->   Operation 68 'read' 'scale_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_50_reload"   --->   Operation 69 'read' 'scale_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%scale_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_34_reload"   --->   Operation 70 'read' 'scale_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%scale_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_18_reload"   --->   Operation 71 'read' 'scale_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%scale_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_2_reload"   --->   Operation 72 'read' 'scale_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%scale_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_49_reload"   --->   Operation 73 'read' 'scale_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%scale_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_33_reload"   --->   Operation 74 'read' 'scale_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%scale_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_17_reload"   --->   Operation 75 'read' 'scale_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%scale_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_1_reload"   --->   Operation 76 'read' 'scale_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 77 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 78 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 79 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload"   --->   Operation 80 'read' 'scale_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln73 = store i9 0, i9 %i" [top.cpp:73]   --->   Operation 82 'store' 'store_ln73' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 83 [1/1] (0.48ns)   --->   "%store_ln74 = store i7 0, i7 %j" [top.cpp:74]   --->   Operation 83 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body66"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [top.cpp:73]   --->   Operation 85 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.94ns)   --->   "%icmp_ln73 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [top.cpp:73]   --->   Operation 86 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.94ns)   --->   "%add_ln73_1 = add i11 %indvar_flatten_load, i11 1" [top.cpp:73]   --->   Operation 87 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc82, void %for.end84.exitStub" [top.cpp:73]   --->   Operation 88 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:73]   --->   Operation 89 'load' 'j_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:73]   --->   Operation 90 'load' 'i_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i7 %j_load" [top.cpp:73]   --->   Operation 91 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.92ns)   --->   "%add_ln73 = add i9 %i_load, i9 1" [top.cpp:73]   --->   Operation 92 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:74]   --->   Operation 93 'bitselect' 'tmp' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.44ns)   --->   "%select_ln74 = select i1 %tmp, i6 0, i6 %trunc_ln73" [top.cpp:74]   --->   Operation 94 'select' 'select_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.45ns)   --->   "%select_ln73 = select i1 %tmp, i9 %add_ln73, i9 %i_load" [top.cpp:73]   --->   Operation 95 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i9 %select_ln73" [top.cpp:77]   --->   Operation 96 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln74, i32 4, i32 5" [top.cpp:74]   --->   Operation 97 'partselect' 'lshr_ln' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln77, i2 %lshr_ln" [top.cpp:77]   --->   Operation 98 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln77_17 = zext i10 %tmp_s" [top.cpp:77]   --->   Operation 99 'zext' 'zext_ln77_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 100 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 101 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 102 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 103 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 104 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 105 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 106 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 107 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 108 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 109 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 110 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 111 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 112 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 113 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 114 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln77_17" [top.cpp:77]   --->   Operation 115 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:77]   --->   Operation 116 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 117 [1/1] (0.60ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_reload_read, i6 16, i24 %scale_16_reload_read, i6 32, i24 %scale_32_reload_read, i6 48, i24 %scale_48_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 117 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln74, i32 1, i32 5" [top.cpp:74]   --->   Operation 118 'partselect' 'tmp_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:77]   --->   Operation 119 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 120 [1/1] (0.60ns)   --->   "%tmp_11 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_1_reload_read, i6 16, i24 %scale_17_reload_read, i6 32, i24 %scale_33_reload_read, i6 48, i24 %scale_49_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 120 'sparsemux' 'tmp_11' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln74, i32 2, i32 5" [top.cpp:74]   --->   Operation 121 'partselect' 'tmp_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i6 %select_ln74" [top.cpp:74]   --->   Operation 122 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:77]   --->   Operation 123 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 124 [1/1] (0.60ns)   --->   "%tmp_21 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_2_reload_read, i6 16, i24 %scale_18_reload_read, i6 32, i24 %scale_34_reload_read, i6 48, i24 %scale_50_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 124 'sparsemux' 'tmp_21' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:77]   --->   Operation 125 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 126 [1/1] (0.60ns)   --->   "%tmp_30 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_3_reload_read, i6 16, i24 %scale_19_reload_read, i6 32, i24 %scale_35_reload_read, i6 48, i24 %scale_51_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 126 'sparsemux' 'tmp_30' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln74, i32 3, i32 5" [top.cpp:74]   --->   Operation 127 'partselect' 'tmp_38' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i6 %select_ln74" [top.cpp:74]   --->   Operation 128 'trunc' 'trunc_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:77]   --->   Operation 129 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 130 [1/1] (0.60ns)   --->   "%tmp_40 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_4_reload_read, i6 16, i24 %scale_20_reload_read, i6 32, i24 %scale_36_reload_read, i6 48, i24 %scale_52_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 130 'sparsemux' 'tmp_40' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:77]   --->   Operation 131 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 132 [1/1] (0.60ns)   --->   "%tmp_50 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_5_reload_read, i6 16, i24 %scale_21_reload_read, i6 32, i24 %scale_37_reload_read, i6 48, i24 %scale_53_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 132 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:77]   --->   Operation 133 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 134 [1/1] (0.60ns)   --->   "%tmp_59 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_6_reload_read, i6 16, i24 %scale_22_reload_read, i6 32, i24 %scale_38_reload_read, i6 48, i24 %scale_54_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 134 'sparsemux' 'tmp_59' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:77]   --->   Operation 135 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 136 [1/1] (0.60ns)   --->   "%tmp_68 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_7_reload_read, i6 16, i24 %scale_23_reload_read, i6 32, i24 %scale_39_reload_read, i6 48, i24 %scale_55_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 136 'sparsemux' 'tmp_68' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln74_2 = trunc i6 %select_ln74" [top.cpp:74]   --->   Operation 137 'trunc' 'trunc_ln74_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:77]   --->   Operation 138 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 139 [1/1] (0.60ns)   --->   "%tmp_76 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_8_reload_read, i6 16, i24 %scale_24_reload_read, i6 32, i24 %scale_40_reload_read, i6 48, i24 %scale_56_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 139 'sparsemux' 'tmp_76' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln74, i32 1, i32 2" [top.cpp:74]   --->   Operation 140 'partselect' 'tmp_86' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:77]   --->   Operation 141 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 142 [1/1] (0.60ns)   --->   "%tmp_84 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_9_reload_read, i6 16, i24 %scale_25_reload_read, i6 32, i24 %scale_41_reload_read, i6 48, i24 %scale_57_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 142 'sparsemux' 'tmp_84' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:77]   --->   Operation 143 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 144 [1/1] (0.60ns)   --->   "%tmp_92 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_10_reload_read, i6 16, i24 %scale_26_reload_read, i6 32, i24 %scale_42_reload_read, i6 48, i24 %scale_58_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 144 'sparsemux' 'tmp_92' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24" [top.cpp:77]   --->   Operation 145 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 146 [1/1] (0.60ns)   --->   "%tmp_100 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_11_reload_read, i6 16, i24 %scale_27_reload_read, i6 32, i24 %scale_43_reload_read, i6 48, i24 %scale_59_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 146 'sparsemux' 'tmp_100' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25" [top.cpp:77]   --->   Operation 147 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 148 [1/1] (0.60ns)   --->   "%tmp_108 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_12_reload_read, i6 16, i24 %scale_28_reload_read, i6 32, i24 %scale_44_reload_read, i6 48, i24 %scale_60_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 148 'sparsemux' 'tmp_108' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26" [top.cpp:77]   --->   Operation 149 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 150 [1/1] (0.60ns)   --->   "%tmp_116 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_13_reload_read, i6 16, i24 %scale_29_reload_read, i6 32, i24 %scale_45_reload_read, i6 48, i24 %scale_61_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 150 'sparsemux' 'tmp_116' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27" [top.cpp:77]   --->   Operation 151 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 152 [1/1] (0.60ns)   --->   "%tmp_124 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_14_reload_read, i6 16, i24 %scale_30_reload_read, i6 32, i24 %scale_46_reload_read, i6 48, i24 %scale_62_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 152 'sparsemux' 'tmp_124' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28" [top.cpp:77]   --->   Operation 153 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 154 [1/1] (0.60ns)   --->   "%tmp_132 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_15_reload_read, i6 16, i24 %scale_31_reload_read, i6 32, i24 %scale_47_reload_read, i6 48, i24 %scale_63_reload_read, i24 0, i6 %select_ln74" [top.cpp:77]   --->   Operation 154 'sparsemux' 'tmp_132' <Predicate = (!icmp_ln73)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.48ns)   --->   "%store_ln73 = store i11 %add_ln73_1, i11 %indvar_flatten" [top.cpp:73]   --->   Operation 155 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.48>
ST_1 : Operation 156 [1/1] (0.48ns)   --->   "%store_ln73 = store i9 %select_ln73, i9 %i" [top.cpp:73]   --->   Operation 156 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 157 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:77]   --->   Operation 157 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:77]   --->   Operation 158 'sext' 'sext_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i24 %tmp_1" [top.cpp:77]   --->   Operation 159 'sext' 'sext_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (3.38ns)   --->   "%mul_ln77 = mul i48 %sext_ln77_1, i48 %sext_ln77" [top.cpp:77]   --->   Operation 160 'mul' 'mul_ln77' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77, i32 47" [top.cpp:77]   --->   Operation 161 'bitselect' 'tmp_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77, i32 16, i32 39" [top.cpp:77]   --->   Operation 162 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77, i32 15" [top.cpp:77]   --->   Operation 163 'bitselect' 'tmp_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77, i32 39" [top.cpp:77]   --->   Operation 164 'bitselect' 'tmp_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %tmp_3" [top.cpp:77]   --->   Operation 165 'zext' 'zext_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.10ns)   --->   "%add_ln77 = add i24 %trunc_ln4, i24 %zext_ln77" [top.cpp:77]   --->   Operation 166 'add' 'add_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77, i32 23" [top.cpp:77]   --->   Operation 167 'bitselect' 'tmp_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%xor_ln77 = xor i1 %tmp_5, i1 1" [top.cpp:77]   --->   Operation 168 'xor' 'xor_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %tmp_4, i1 %xor_ln77" [top.cpp:77]   --->   Operation 169 'and' 'and_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77, i32 40" [top.cpp:77]   --->   Operation 170 'bitselect' 'tmp_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77, i32 41" [top.cpp:77]   --->   Operation 171 'partselect' 'tmp_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.89ns)   --->   "%icmp_ln77 = icmp_eq  i7 %tmp_7, i7 127" [top.cpp:77]   --->   Operation 172 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77, i32 40" [top.cpp:77]   --->   Operation 173 'partselect' 'tmp_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.90ns)   --->   "%icmp_ln77_1 = icmp_eq  i8 %tmp_8, i8 255" [top.cpp:77]   --->   Operation 174 'icmp' 'icmp_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.90ns)   --->   "%icmp_ln77_2 = icmp_eq  i8 %tmp_8, i8 0" [top.cpp:77]   --->   Operation 175 'icmp' 'icmp_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%select_ln77 = select i1 %and_ln77, i1 %icmp_ln77_1, i1 %icmp_ln77_2" [top.cpp:77]   --->   Operation 176 'select' 'select_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%xor_ln77_1 = xor i1 %tmp_6, i1 1" [top.cpp:77]   --->   Operation 177 'xor' 'xor_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%and_ln77_1 = and i1 %icmp_ln77, i1 %xor_ln77_1" [top.cpp:77]   --->   Operation 178 'and' 'and_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_4)   --->   "%select_ln77_1 = select i1 %and_ln77, i1 %and_ln77_1, i1 %icmp_ln77_1" [top.cpp:77]   --->   Operation 179 'select' 'select_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%and_ln77_2 = and i1 %and_ln77, i1 %icmp_ln77_1" [top.cpp:77]   --->   Operation 180 'and' 'and_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%xor_ln77_2 = xor i1 %select_ln77, i1 1" [top.cpp:77]   --->   Operation 181 'xor' 'xor_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%or_ln77 = or i1 %tmp_5, i1 %xor_ln77_2" [top.cpp:77]   --->   Operation 182 'or' 'or_ln77' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%xor_ln77_3 = xor i1 %tmp_2, i1 1" [top.cpp:77]   --->   Operation 183 'xor' 'xor_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_3 = and i1 %or_ln77, i1 %xor_ln77_3" [top.cpp:77]   --->   Operation 184 'and' 'and_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_4 = and i1 %tmp_5, i1 %select_ln77_1" [top.cpp:77]   --->   Operation 185 'and' 'and_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%or_ln77_32 = or i1 %and_ln77_2, i1 %and_ln77_4" [top.cpp:77]   --->   Operation 186 'or' 'or_ln77_32' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%xor_ln77_4 = xor i1 %or_ln77_32, i1 1" [top.cpp:77]   --->   Operation 187 'xor' 'xor_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%and_ln77_5 = and i1 %tmp_2, i1 %xor_ln77_4" [top.cpp:77]   --->   Operation 188 'and' 'and_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_3)   --->   "%select_ln77_2 = select i1 %and_ln77_3, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 189 'select' 'select_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_1 = or i1 %and_ln77_3, i1 %and_ln77_5" [top.cpp:77]   --->   Operation 190 'or' 'or_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_3 = select i1 %or_ln77_1, i24 %select_ln77_2, i24 %add_ln77" [top.cpp:77]   --->   Operation 191 'select' 'select_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr" [top.cpp:77]   --->   Operation 192 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load" [top.cpp:77]   --->   Operation 193 'sext' 'sext_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i24 %tmp_11" [top.cpp:77]   --->   Operation 194 'sext' 'sext_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (3.38ns)   --->   "%mul_ln77_1 = mul i48 %sext_ln77_3, i48 %sext_ln77_2" [top.cpp:77]   --->   Operation 195 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_1, i32 47" [top.cpp:77]   --->   Operation 196 'bitselect' 'tmp_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_1, i32 16, i32 39" [top.cpp:77]   --->   Operation 197 'partselect' 'trunc_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_1, i32 15" [top.cpp:77]   --->   Operation 198 'bitselect' 'tmp_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_6)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_1, i32 39" [top.cpp:77]   --->   Operation 199 'bitselect' 'tmp_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i1 %tmp_13" [top.cpp:77]   --->   Operation 200 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (1.10ns)   --->   "%add_ln77_1 = add i24 %trunc_ln77_1, i24 %zext_ln77_1" [top.cpp:77]   --->   Operation 201 'add' 'add_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_1, i32 23" [top.cpp:77]   --->   Operation 202 'bitselect' 'tmp_15' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_6)   --->   "%xor_ln77_5 = xor i1 %tmp_15, i1 1" [top.cpp:77]   --->   Operation 203 'xor' 'xor_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_6 = and i1 %tmp_14, i1 %xor_ln77_5" [top.cpp:77]   --->   Operation 204 'and' 'and_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_10)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_1, i32 40" [top.cpp:77]   --->   Operation 205 'bitselect' 'tmp_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_1, i32 41" [top.cpp:77]   --->   Operation 206 'partselect' 'tmp_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.89ns)   --->   "%icmp_ln77_3 = icmp_eq  i7 %tmp_17, i7 127" [top.cpp:77]   --->   Operation 207 'icmp' 'icmp_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_1, i32 40" [top.cpp:77]   --->   Operation 208 'partselect' 'tmp_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.90ns)   --->   "%icmp_ln77_4 = icmp_eq  i8 %tmp_18, i8 255" [top.cpp:77]   --->   Operation 209 'icmp' 'icmp_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.90ns)   --->   "%icmp_ln77_5 = icmp_eq  i8 %tmp_18, i8 0" [top.cpp:77]   --->   Operation 210 'icmp' 'icmp_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_9)   --->   "%select_ln77_4 = select i1 %and_ln77_6, i1 %icmp_ln77_4, i1 %icmp_ln77_5" [top.cpp:77]   --->   Operation 211 'select' 'select_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_10)   --->   "%xor_ln77_6 = xor i1 %tmp_16, i1 1" [top.cpp:77]   --->   Operation 212 'xor' 'xor_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_10)   --->   "%and_ln77_7 = and i1 %icmp_ln77_3, i1 %xor_ln77_6" [top.cpp:77]   --->   Operation 213 'and' 'and_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_10)   --->   "%select_ln77_5 = select i1 %and_ln77_6, i1 %and_ln77_7, i1 %icmp_ln77_4" [top.cpp:77]   --->   Operation 214 'select' 'select_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%and_ln77_8 = and i1 %and_ln77_6, i1 %icmp_ln77_4" [top.cpp:77]   --->   Operation 215 'and' 'and_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_9)   --->   "%xor_ln77_7 = xor i1 %select_ln77_4, i1 1" [top.cpp:77]   --->   Operation 216 'xor' 'xor_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_9)   --->   "%or_ln77_2 = or i1 %tmp_15, i1 %xor_ln77_7" [top.cpp:77]   --->   Operation 217 'or' 'or_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_9)   --->   "%xor_ln77_8 = xor i1 %tmp_12, i1 1" [top.cpp:77]   --->   Operation 218 'xor' 'xor_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_9 = and i1 %or_ln77_2, i1 %xor_ln77_8" [top.cpp:77]   --->   Operation 219 'and' 'and_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_10 = and i1 %tmp_15, i1 %select_ln77_5" [top.cpp:77]   --->   Operation 220 'and' 'and_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%or_ln77_33 = or i1 %and_ln77_8, i1 %and_ln77_10" [top.cpp:77]   --->   Operation 221 'or' 'or_ln77_33' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%xor_ln77_9 = xor i1 %or_ln77_33, i1 1" [top.cpp:77]   --->   Operation 222 'xor' 'xor_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%and_ln77_11 = and i1 %tmp_12, i1 %xor_ln77_9" [top.cpp:77]   --->   Operation 223 'and' 'and_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_7)   --->   "%select_ln77_6 = select i1 %and_ln77_9, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 224 'select' 'select_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_3 = or i1 %and_ln77_9, i1 %and_ln77_11" [top.cpp:77]   --->   Operation 225 'or' 'or_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_7 = select i1 %or_ln77_3, i24 %select_ln77_6, i24 %add_ln77_1" [top.cpp:77]   --->   Operation 226 'select' 'select_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr" [top.cpp:77]   --->   Operation 227 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 228 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr" [top.cpp:77]   --->   Operation 228 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 229 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr" [top.cpp:77]   --->   Operation 229 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 230 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr" [top.cpp:77]   --->   Operation 230 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 231 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr" [top.cpp:77]   --->   Operation 231 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 232 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr" [top.cpp:77]   --->   Operation 232 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 233 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:77]   --->   Operation 233 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr" [top.cpp:77]   --->   Operation 234 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 235 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:77]   --->   Operation 235 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 236 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24" [top.cpp:77]   --->   Operation 236 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 237 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25" [top.cpp:77]   --->   Operation 237 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 238 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26" [top.cpp:77]   --->   Operation 238 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 239 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27" [top.cpp:77]   --->   Operation 239 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 240 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28" [top.cpp:77]   --->   Operation 240 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 790 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 790 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.92>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %select_ln74" [top.cpp:73]   --->   Operation 241 'zext' 'zext_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%add_ln77_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln77, i6 %select_ln74" [top.cpp:77]   --->   Operation 242 'bitconcatenate' 'add_ln77_s' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln77_16 = zext i14 %add_ln77_s" [top.cpp:77]   --->   Operation 243 'zext' 'zext_ln77_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln77_16" [top.cpp:77]   --->   Operation 244 'getelementptr' 'C_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_3, i14 %C_addr" [top.cpp:77]   --->   Operation 245 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i5.i1, i8 %trunc_ln77, i5 %tmp_9, i1 1" [top.cpp:77]   --->   Operation 246 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln77_18 = zext i14 %tmp_10" [top.cpp:77]   --->   Operation 247 'zext' 'zext_ln77_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i24 %C, i64 0, i64 %zext_ln77_18" [top.cpp:77]   --->   Operation 248 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_7, i14 %C_addr_1" [top.cpp:77]   --->   Operation 249 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load" [top.cpp:77]   --->   Operation 250 'sext' 'sext_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln77_5 = sext i24 %tmp_21" [top.cpp:77]   --->   Operation 251 'sext' 'sext_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (3.38ns)   --->   "%mul_ln77_2 = mul i48 %sext_ln77_5, i48 %sext_ln77_4" [top.cpp:77]   --->   Operation 252 'mul' 'mul_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_2, i32 47" [top.cpp:77]   --->   Operation 253 'bitselect' 'tmp_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_2, i32 16, i32 39" [top.cpp:77]   --->   Operation 254 'partselect' 'trunc_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_2, i32 15" [top.cpp:77]   --->   Operation 255 'bitselect' 'tmp_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_12)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_2, i32 39" [top.cpp:77]   --->   Operation 256 'bitselect' 'tmp_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i1 %tmp_23" [top.cpp:77]   --->   Operation 257 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.10ns)   --->   "%add_ln77_2 = add i24 %trunc_ln77_2, i24 %zext_ln77_2" [top.cpp:77]   --->   Operation 258 'add' 'add_ln77_2' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_2, i32 23" [top.cpp:77]   --->   Operation 259 'bitselect' 'tmp_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_12)   --->   "%xor_ln77_10 = xor i1 %tmp_25, i1 1" [top.cpp:77]   --->   Operation 260 'xor' 'xor_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 261 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_12 = and i1 %tmp_24, i1 %xor_ln77_10" [top.cpp:77]   --->   Operation 261 'and' 'and_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_16)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_2, i32 40" [top.cpp:77]   --->   Operation 262 'bitselect' 'tmp_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_2, i32 41" [top.cpp:77]   --->   Operation 263 'partselect' 'tmp_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.89ns)   --->   "%icmp_ln77_6 = icmp_eq  i7 %tmp_27, i7 127" [top.cpp:77]   --->   Operation 264 'icmp' 'icmp_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_2, i32 40" [top.cpp:77]   --->   Operation 265 'partselect' 'tmp_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.90ns)   --->   "%icmp_ln77_7 = icmp_eq  i8 %tmp_28, i8 255" [top.cpp:77]   --->   Operation 266 'icmp' 'icmp_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.90ns)   --->   "%icmp_ln77_8 = icmp_eq  i8 %tmp_28, i8 0" [top.cpp:77]   --->   Operation 267 'icmp' 'icmp_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_15)   --->   "%select_ln77_8 = select i1 %and_ln77_12, i1 %icmp_ln77_7, i1 %icmp_ln77_8" [top.cpp:77]   --->   Operation 268 'select' 'select_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_16)   --->   "%xor_ln77_11 = xor i1 %tmp_26, i1 1" [top.cpp:77]   --->   Operation 269 'xor' 'xor_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_16)   --->   "%and_ln77_13 = and i1 %icmp_ln77_6, i1 %xor_ln77_11" [top.cpp:77]   --->   Operation 270 'and' 'and_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_16)   --->   "%select_ln77_9 = select i1 %and_ln77_12, i1 %and_ln77_13, i1 %icmp_ln77_7" [top.cpp:77]   --->   Operation 271 'select' 'select_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%and_ln77_14 = and i1 %and_ln77_12, i1 %icmp_ln77_7" [top.cpp:77]   --->   Operation 272 'and' 'and_ln77_14' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_15)   --->   "%xor_ln77_12 = xor i1 %select_ln77_8, i1 1" [top.cpp:77]   --->   Operation 273 'xor' 'xor_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_15)   --->   "%or_ln77_4 = or i1 %tmp_25, i1 %xor_ln77_12" [top.cpp:77]   --->   Operation 274 'or' 'or_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_15)   --->   "%xor_ln77_13 = xor i1 %tmp_22, i1 1" [top.cpp:77]   --->   Operation 275 'xor' 'xor_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 276 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_15 = and i1 %or_ln77_4, i1 %xor_ln77_13" [top.cpp:77]   --->   Operation 276 'and' 'and_ln77_15' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_16 = and i1 %tmp_25, i1 %select_ln77_9" [top.cpp:77]   --->   Operation 277 'and' 'and_ln77_16' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%or_ln77_34 = or i1 %and_ln77_14, i1 %and_ln77_16" [top.cpp:77]   --->   Operation 278 'or' 'or_ln77_34' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%xor_ln77_14 = xor i1 %or_ln77_34, i1 1" [top.cpp:77]   --->   Operation 279 'xor' 'xor_ln77_14' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%and_ln77_17 = and i1 %tmp_22, i1 %xor_ln77_14" [top.cpp:77]   --->   Operation 280 'and' 'and_ln77_17' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_11)   --->   "%select_ln77_10 = select i1 %and_ln77_15, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 281 'select' 'select_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_5 = or i1 %and_ln77_15, i1 %and_ln77_17" [top.cpp:77]   --->   Operation 282 'or' 'or_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_11 = select i1 %or_ln77_5, i24 %select_ln77_10, i24 %add_ln77_2" [top.cpp:77]   --->   Operation 283 'select' 'select_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln77_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load" [top.cpp:77]   --->   Operation 284 'sext' 'sext_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln77_7 = sext i24 %tmp_30" [top.cpp:77]   --->   Operation 285 'sext' 'sext_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (3.38ns)   --->   "%mul_ln77_3 = mul i48 %sext_ln77_7, i48 %sext_ln77_6" [top.cpp:77]   --->   Operation 286 'mul' 'mul_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_3, i32 47" [top.cpp:77]   --->   Operation 287 'bitselect' 'tmp_31' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_3, i32 16, i32 39" [top.cpp:77]   --->   Operation 288 'partselect' 'trunc_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_3, i32 15" [top.cpp:77]   --->   Operation 289 'bitselect' 'tmp_32' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_18)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_3, i32 39" [top.cpp:77]   --->   Operation 290 'bitselect' 'tmp_33' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i1 %tmp_32" [top.cpp:77]   --->   Operation 291 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (1.10ns)   --->   "%add_ln77_3 = add i24 %trunc_ln77_3, i24 %zext_ln77_3" [top.cpp:77]   --->   Operation 292 'add' 'add_ln77_3' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_3, i32 23" [top.cpp:77]   --->   Operation 293 'bitselect' 'tmp_34' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_18)   --->   "%xor_ln77_15 = xor i1 %tmp_34, i1 1" [top.cpp:77]   --->   Operation 294 'xor' 'xor_ln77_15' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_18 = and i1 %tmp_33, i1 %xor_ln77_15" [top.cpp:77]   --->   Operation 295 'and' 'and_ln77_18' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_22)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_3, i32 40" [top.cpp:77]   --->   Operation 296 'bitselect' 'tmp_35' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_3, i32 41" [top.cpp:77]   --->   Operation 297 'partselect' 'tmp_36' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.89ns)   --->   "%icmp_ln77_9 = icmp_eq  i7 %tmp_36, i7 127" [top.cpp:77]   --->   Operation 298 'icmp' 'icmp_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_3, i32 40" [top.cpp:77]   --->   Operation 299 'partselect' 'tmp_37' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.90ns)   --->   "%icmp_ln77_10 = icmp_eq  i8 %tmp_37, i8 255" [top.cpp:77]   --->   Operation 300 'icmp' 'icmp_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.90ns)   --->   "%icmp_ln77_11 = icmp_eq  i8 %tmp_37, i8 0" [top.cpp:77]   --->   Operation 301 'icmp' 'icmp_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_21)   --->   "%select_ln77_12 = select i1 %and_ln77_18, i1 %icmp_ln77_10, i1 %icmp_ln77_11" [top.cpp:77]   --->   Operation 302 'select' 'select_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_22)   --->   "%xor_ln77_16 = xor i1 %tmp_35, i1 1" [top.cpp:77]   --->   Operation 303 'xor' 'xor_ln77_16' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_22)   --->   "%and_ln77_19 = and i1 %icmp_ln77_9, i1 %xor_ln77_16" [top.cpp:77]   --->   Operation 304 'and' 'and_ln77_19' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_22)   --->   "%select_ln77_13 = select i1 %and_ln77_18, i1 %and_ln77_19, i1 %icmp_ln77_10" [top.cpp:77]   --->   Operation 305 'select' 'select_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%and_ln77_20 = and i1 %and_ln77_18, i1 %icmp_ln77_10" [top.cpp:77]   --->   Operation 306 'and' 'and_ln77_20' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_21)   --->   "%xor_ln77_17 = xor i1 %select_ln77_12, i1 1" [top.cpp:77]   --->   Operation 307 'xor' 'xor_ln77_17' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_21)   --->   "%or_ln77_6 = or i1 %tmp_34, i1 %xor_ln77_17" [top.cpp:77]   --->   Operation 308 'or' 'or_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_21)   --->   "%xor_ln77_18 = xor i1 %tmp_31, i1 1" [top.cpp:77]   --->   Operation 309 'xor' 'xor_ln77_18' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_21 = and i1 %or_ln77_6, i1 %xor_ln77_18" [top.cpp:77]   --->   Operation 310 'and' 'and_ln77_21' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_22 = and i1 %tmp_34, i1 %select_ln77_13" [top.cpp:77]   --->   Operation 311 'and' 'and_ln77_22' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%or_ln77_35 = or i1 %and_ln77_20, i1 %and_ln77_22" [top.cpp:77]   --->   Operation 312 'or' 'or_ln77_35' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%xor_ln77_19 = xor i1 %or_ln77_35, i1 1" [top.cpp:77]   --->   Operation 313 'xor' 'xor_ln77_19' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%and_ln77_23 = and i1 %tmp_31, i1 %xor_ln77_19" [top.cpp:77]   --->   Operation 314 'and' 'and_ln77_23' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_15)   --->   "%select_ln77_14 = select i1 %and_ln77_21, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 315 'select' 'select_ln77_14' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_7 = or i1 %and_ln77_21, i1 %and_ln77_23" [top.cpp:77]   --->   Operation 316 'or' 'or_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_15 = select i1 %or_ln77_7, i24 %select_ln77_14, i24 %add_ln77_3" [top.cpp:77]   --->   Operation 317 'select' 'select_ln77_15' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %zext_ln73, i32 1" [top.cpp:74]   --->   Operation 318 'bitselect' 'tmp_48' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %zext_ln73, i32 2" [top.cpp:74]   --->   Operation 319 'bitselect' 'tmp_96' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.88ns)   --->   "%add_ln74 = add i7 %zext_ln73, i7 16" [top.cpp:74]   --->   Operation 320 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.48ns)   --->   "%store_ln74 = store i7 %add_ln74, i7 %j" [top.cpp:74]   --->   Operation 321 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i4.i1.i1, i8 %trunc_ln77, i4 %tmp_19, i1 1, i1 %trunc_ln74" [top.cpp:77]   --->   Operation 322 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln77_19 = zext i14 %tmp_20" [top.cpp:77]   --->   Operation 323 'zext' 'zext_ln77_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i24 %C, i64 0, i64 %zext_ln77_19" [top.cpp:77]   --->   Operation 324 'getelementptr' 'C_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_11, i14 %C_addr_2" [top.cpp:77]   --->   Operation 325 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i4.i2, i8 %trunc_ln77, i4 %tmp_19, i2 3" [top.cpp:77]   --->   Operation 326 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln77_20 = zext i14 %tmp_29" [top.cpp:77]   --->   Operation 327 'zext' 'zext_ln77_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%C_addr_3 = getelementptr i24 %C, i64 0, i64 %zext_ln77_20" [top.cpp:77]   --->   Operation 328 'getelementptr' 'C_addr_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_15, i14 %C_addr_3" [top.cpp:77]   --->   Operation 329 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln77_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load" [top.cpp:77]   --->   Operation 330 'sext' 'sext_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln77_9 = sext i24 %tmp_40" [top.cpp:77]   --->   Operation 331 'sext' 'sext_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (3.38ns)   --->   "%mul_ln77_4 = mul i48 %sext_ln77_9, i48 %sext_ln77_8" [top.cpp:77]   --->   Operation 332 'mul' 'mul_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_4, i32 47" [top.cpp:77]   --->   Operation 333 'bitselect' 'tmp_41' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln77_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_4, i32 16, i32 39" [top.cpp:77]   --->   Operation 334 'partselect' 'trunc_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_4, i32 15" [top.cpp:77]   --->   Operation 335 'bitselect' 'tmp_42' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_24)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_4, i32 39" [top.cpp:77]   --->   Operation 336 'bitselect' 'tmp_43' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i1 %tmp_42" [top.cpp:77]   --->   Operation 337 'zext' 'zext_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (1.10ns)   --->   "%add_ln77_4 = add i24 %trunc_ln77_4, i24 %zext_ln77_4" [top.cpp:77]   --->   Operation 338 'add' 'add_ln77_4' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_4, i32 23" [top.cpp:77]   --->   Operation 339 'bitselect' 'tmp_44' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_24)   --->   "%xor_ln77_20 = xor i1 %tmp_44, i1 1" [top.cpp:77]   --->   Operation 340 'xor' 'xor_ln77_20' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_24 = and i1 %tmp_43, i1 %xor_ln77_20" [top.cpp:77]   --->   Operation 341 'and' 'and_ln77_24' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_28)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_4, i32 40" [top.cpp:77]   --->   Operation 342 'bitselect' 'tmp_45' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_4, i32 41" [top.cpp:77]   --->   Operation 343 'partselect' 'tmp_46' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.89ns)   --->   "%icmp_ln77_12 = icmp_eq  i7 %tmp_46, i7 127" [top.cpp:77]   --->   Operation 344 'icmp' 'icmp_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_4, i32 40" [top.cpp:77]   --->   Operation 345 'partselect' 'tmp_47' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.90ns)   --->   "%icmp_ln77_13 = icmp_eq  i8 %tmp_47, i8 255" [top.cpp:77]   --->   Operation 346 'icmp' 'icmp_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.90ns)   --->   "%icmp_ln77_14 = icmp_eq  i8 %tmp_47, i8 0" [top.cpp:77]   --->   Operation 347 'icmp' 'icmp_ln77_14' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_27)   --->   "%select_ln77_16 = select i1 %and_ln77_24, i1 %icmp_ln77_13, i1 %icmp_ln77_14" [top.cpp:77]   --->   Operation 348 'select' 'select_ln77_16' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_28)   --->   "%xor_ln77_21 = xor i1 %tmp_45, i1 1" [top.cpp:77]   --->   Operation 349 'xor' 'xor_ln77_21' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_28)   --->   "%and_ln77_25 = and i1 %icmp_ln77_12, i1 %xor_ln77_21" [top.cpp:77]   --->   Operation 350 'and' 'and_ln77_25' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_28)   --->   "%select_ln77_17 = select i1 %and_ln77_24, i1 %and_ln77_25, i1 %icmp_ln77_13" [top.cpp:77]   --->   Operation 351 'select' 'select_ln77_17' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%and_ln77_26 = and i1 %and_ln77_24, i1 %icmp_ln77_13" [top.cpp:77]   --->   Operation 352 'and' 'and_ln77_26' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_27)   --->   "%xor_ln77_22 = xor i1 %select_ln77_16, i1 1" [top.cpp:77]   --->   Operation 353 'xor' 'xor_ln77_22' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_27)   --->   "%or_ln77_8 = or i1 %tmp_44, i1 %xor_ln77_22" [top.cpp:77]   --->   Operation 354 'or' 'or_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_27)   --->   "%xor_ln77_23 = xor i1 %tmp_41, i1 1" [top.cpp:77]   --->   Operation 355 'xor' 'xor_ln77_23' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_27 = and i1 %or_ln77_8, i1 %xor_ln77_23" [top.cpp:77]   --->   Operation 356 'and' 'and_ln77_27' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_28 = and i1 %tmp_44, i1 %select_ln77_17" [top.cpp:77]   --->   Operation 357 'and' 'and_ln77_28' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%or_ln77_36 = or i1 %and_ln77_26, i1 %and_ln77_28" [top.cpp:77]   --->   Operation 358 'or' 'or_ln77_36' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%xor_ln77_24 = xor i1 %or_ln77_36, i1 1" [top.cpp:77]   --->   Operation 359 'xor' 'xor_ln77_24' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%and_ln77_29 = and i1 %tmp_41, i1 %xor_ln77_24" [top.cpp:77]   --->   Operation 360 'and' 'and_ln77_29' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_19)   --->   "%select_ln77_18 = select i1 %and_ln77_27, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 361 'select' 'select_ln77_18' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_9 = or i1 %and_ln77_27, i1 %and_ln77_29" [top.cpp:77]   --->   Operation 362 'or' 'or_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_19 = select i1 %or_ln77_9, i24 %select_ln77_18, i24 %add_ln77_4" [top.cpp:77]   --->   Operation 363 'select' 'select_ln77_19' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln77_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load" [top.cpp:77]   --->   Operation 364 'sext' 'sext_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln77_11 = sext i24 %tmp_50" [top.cpp:77]   --->   Operation 365 'sext' 'sext_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (3.38ns)   --->   "%mul_ln77_5 = mul i48 %sext_ln77_11, i48 %sext_ln77_10" [top.cpp:77]   --->   Operation 366 'mul' 'mul_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_5, i32 47" [top.cpp:77]   --->   Operation 367 'bitselect' 'tmp_51' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln77_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_5, i32 16, i32 39" [top.cpp:77]   --->   Operation 368 'partselect' 'trunc_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_5, i32 15" [top.cpp:77]   --->   Operation 369 'bitselect' 'tmp_52' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_30)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_5, i32 39" [top.cpp:77]   --->   Operation 370 'bitselect' 'tmp_53' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i1 %tmp_52" [top.cpp:77]   --->   Operation 371 'zext' 'zext_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (1.10ns)   --->   "%add_ln77_5 = add i24 %trunc_ln77_5, i24 %zext_ln77_5" [top.cpp:77]   --->   Operation 372 'add' 'add_ln77_5' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_5, i32 23" [top.cpp:77]   --->   Operation 373 'bitselect' 'tmp_54' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_30)   --->   "%xor_ln77_25 = xor i1 %tmp_54, i1 1" [top.cpp:77]   --->   Operation 374 'xor' 'xor_ln77_25' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_30 = and i1 %tmp_53, i1 %xor_ln77_25" [top.cpp:77]   --->   Operation 375 'and' 'and_ln77_30' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_34)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_5, i32 40" [top.cpp:77]   --->   Operation 376 'bitselect' 'tmp_55' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_5, i32 41" [top.cpp:77]   --->   Operation 377 'partselect' 'tmp_56' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.89ns)   --->   "%icmp_ln77_15 = icmp_eq  i7 %tmp_56, i7 127" [top.cpp:77]   --->   Operation 378 'icmp' 'icmp_ln77_15' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_5, i32 40" [top.cpp:77]   --->   Operation 379 'partselect' 'tmp_57' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.90ns)   --->   "%icmp_ln77_16 = icmp_eq  i8 %tmp_57, i8 255" [top.cpp:77]   --->   Operation 380 'icmp' 'icmp_ln77_16' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.90ns)   --->   "%icmp_ln77_17 = icmp_eq  i8 %tmp_57, i8 0" [top.cpp:77]   --->   Operation 381 'icmp' 'icmp_ln77_17' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_33)   --->   "%select_ln77_20 = select i1 %and_ln77_30, i1 %icmp_ln77_16, i1 %icmp_ln77_17" [top.cpp:77]   --->   Operation 382 'select' 'select_ln77_20' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_34)   --->   "%xor_ln77_26 = xor i1 %tmp_55, i1 1" [top.cpp:77]   --->   Operation 383 'xor' 'xor_ln77_26' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_34)   --->   "%and_ln77_31 = and i1 %icmp_ln77_15, i1 %xor_ln77_26" [top.cpp:77]   --->   Operation 384 'and' 'and_ln77_31' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_34)   --->   "%select_ln77_21 = select i1 %and_ln77_30, i1 %and_ln77_31, i1 %icmp_ln77_16" [top.cpp:77]   --->   Operation 385 'select' 'select_ln77_21' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%and_ln77_32 = and i1 %and_ln77_30, i1 %icmp_ln77_16" [top.cpp:77]   --->   Operation 386 'and' 'and_ln77_32' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_33)   --->   "%xor_ln77_27 = xor i1 %select_ln77_20, i1 1" [top.cpp:77]   --->   Operation 387 'xor' 'xor_ln77_27' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_33)   --->   "%or_ln77_10 = or i1 %tmp_54, i1 %xor_ln77_27" [top.cpp:77]   --->   Operation 388 'or' 'or_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_33)   --->   "%xor_ln77_28 = xor i1 %tmp_51, i1 1" [top.cpp:77]   --->   Operation 389 'xor' 'xor_ln77_28' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_33 = and i1 %or_ln77_10, i1 %xor_ln77_28" [top.cpp:77]   --->   Operation 390 'and' 'and_ln77_33' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_34 = and i1 %tmp_54, i1 %select_ln77_21" [top.cpp:77]   --->   Operation 391 'and' 'and_ln77_34' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%or_ln77_37 = or i1 %and_ln77_32, i1 %and_ln77_34" [top.cpp:77]   --->   Operation 392 'or' 'or_ln77_37' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%xor_ln77_29 = xor i1 %or_ln77_37, i1 1" [top.cpp:77]   --->   Operation 393 'xor' 'xor_ln77_29' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%and_ln77_35 = and i1 %tmp_51, i1 %xor_ln77_29" [top.cpp:77]   --->   Operation 394 'and' 'and_ln77_35' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_23)   --->   "%select_ln77_22 = select i1 %and_ln77_33, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 395 'select' 'select_ln77_22' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_11 = or i1 %and_ln77_33, i1 %and_ln77_35" [top.cpp:77]   --->   Operation 396 'or' 'or_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_23 = select i1 %or_ln77_11, i24 %select_ln77_22, i24 %add_ln77_5" [top.cpp:77]   --->   Operation 397 'select' 'select_ln77_23' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.92>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i3.i1.i2, i8 %trunc_ln77, i3 %tmp_38, i1 1, i2 %trunc_ln74_1" [top.cpp:77]   --->   Operation 398 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln77_21 = zext i14 %tmp_39" [top.cpp:77]   --->   Operation 399 'zext' 'zext_ln77_21' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i24 %C, i64 0, i64 %zext_ln77_21" [top.cpp:77]   --->   Operation 400 'getelementptr' 'C_addr_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_19, i14 %C_addr_4" [top.cpp:77]   --->   Operation 401 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i3.i1.i1.i1, i8 %trunc_ln77, i3 %tmp_38, i1 1, i1 %tmp_48, i1 1" [top.cpp:77]   --->   Operation 402 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln77_22 = zext i14 %tmp_49" [top.cpp:77]   --->   Operation 403 'zext' 'zext_ln77_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i24 %C, i64 0, i64 %zext_ln77_22" [top.cpp:77]   --->   Operation 404 'getelementptr' 'C_addr_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 405 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_23, i14 %C_addr_5" [top.cpp:77]   --->   Operation 405 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln77_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load" [top.cpp:77]   --->   Operation 406 'sext' 'sext_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln77_13 = sext i24 %tmp_59" [top.cpp:77]   --->   Operation 407 'sext' 'sext_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (3.38ns)   --->   "%mul_ln77_6 = mul i48 %sext_ln77_13, i48 %sext_ln77_12" [top.cpp:77]   --->   Operation 408 'mul' 'mul_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_6, i32 47" [top.cpp:77]   --->   Operation 409 'bitselect' 'tmp_60' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln77_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_6, i32 16, i32 39" [top.cpp:77]   --->   Operation 410 'partselect' 'trunc_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_6, i32 15" [top.cpp:77]   --->   Operation 411 'bitselect' 'tmp_61' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_36)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_6, i32 39" [top.cpp:77]   --->   Operation 412 'bitselect' 'tmp_62' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln77_6 = zext i1 %tmp_61" [top.cpp:77]   --->   Operation 413 'zext' 'zext_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (1.10ns)   --->   "%add_ln77_6 = add i24 %trunc_ln77_6, i24 %zext_ln77_6" [top.cpp:77]   --->   Operation 414 'add' 'add_ln77_6' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_6, i32 23" [top.cpp:77]   --->   Operation 415 'bitselect' 'tmp_63' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_36)   --->   "%xor_ln77_30 = xor i1 %tmp_63, i1 1" [top.cpp:77]   --->   Operation 416 'xor' 'xor_ln77_30' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_36 = and i1 %tmp_62, i1 %xor_ln77_30" [top.cpp:77]   --->   Operation 417 'and' 'and_ln77_36' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_40)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_6, i32 40" [top.cpp:77]   --->   Operation 418 'bitselect' 'tmp_64' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_6, i32 41" [top.cpp:77]   --->   Operation 419 'partselect' 'tmp_65' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.89ns)   --->   "%icmp_ln77_18 = icmp_eq  i7 %tmp_65, i7 127" [top.cpp:77]   --->   Operation 420 'icmp' 'icmp_ln77_18' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_6, i32 40" [top.cpp:77]   --->   Operation 421 'partselect' 'tmp_66' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.90ns)   --->   "%icmp_ln77_19 = icmp_eq  i8 %tmp_66, i8 255" [top.cpp:77]   --->   Operation 422 'icmp' 'icmp_ln77_19' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (0.90ns)   --->   "%icmp_ln77_20 = icmp_eq  i8 %tmp_66, i8 0" [top.cpp:77]   --->   Operation 423 'icmp' 'icmp_ln77_20' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_39)   --->   "%select_ln77_24 = select i1 %and_ln77_36, i1 %icmp_ln77_19, i1 %icmp_ln77_20" [top.cpp:77]   --->   Operation 424 'select' 'select_ln77_24' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_40)   --->   "%xor_ln77_31 = xor i1 %tmp_64, i1 1" [top.cpp:77]   --->   Operation 425 'xor' 'xor_ln77_31' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_40)   --->   "%and_ln77_37 = and i1 %icmp_ln77_18, i1 %xor_ln77_31" [top.cpp:77]   --->   Operation 426 'and' 'and_ln77_37' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_40)   --->   "%select_ln77_25 = select i1 %and_ln77_36, i1 %and_ln77_37, i1 %icmp_ln77_19" [top.cpp:77]   --->   Operation 427 'select' 'select_ln77_25' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%and_ln77_38 = and i1 %and_ln77_36, i1 %icmp_ln77_19" [top.cpp:77]   --->   Operation 428 'and' 'and_ln77_38' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_39)   --->   "%xor_ln77_32 = xor i1 %select_ln77_24, i1 1" [top.cpp:77]   --->   Operation 429 'xor' 'xor_ln77_32' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_39)   --->   "%or_ln77_12 = or i1 %tmp_63, i1 %xor_ln77_32" [top.cpp:77]   --->   Operation 430 'or' 'or_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_39)   --->   "%xor_ln77_33 = xor i1 %tmp_60, i1 1" [top.cpp:77]   --->   Operation 431 'xor' 'xor_ln77_33' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_39 = and i1 %or_ln77_12, i1 %xor_ln77_33" [top.cpp:77]   --->   Operation 432 'and' 'and_ln77_39' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_40 = and i1 %tmp_63, i1 %select_ln77_25" [top.cpp:77]   --->   Operation 433 'and' 'and_ln77_40' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%or_ln77_38 = or i1 %and_ln77_38, i1 %and_ln77_40" [top.cpp:77]   --->   Operation 434 'or' 'or_ln77_38' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%xor_ln77_34 = xor i1 %or_ln77_38, i1 1" [top.cpp:77]   --->   Operation 435 'xor' 'xor_ln77_34' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%and_ln77_41 = and i1 %tmp_60, i1 %xor_ln77_34" [top.cpp:77]   --->   Operation 436 'and' 'and_ln77_41' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_27)   --->   "%select_ln77_26 = select i1 %and_ln77_39, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 437 'select' 'select_ln77_26' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_13 = or i1 %and_ln77_39, i1 %and_ln77_41" [top.cpp:77]   --->   Operation 438 'or' 'or_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_27 = select i1 %or_ln77_13, i24 %select_ln77_26, i24 %add_ln77_6" [top.cpp:77]   --->   Operation 439 'select' 'select_ln77_27' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln77_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load" [top.cpp:77]   --->   Operation 440 'sext' 'sext_ln77_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln77_15 = sext i24 %tmp_68" [top.cpp:77]   --->   Operation 441 'sext' 'sext_ln77_15' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (3.38ns)   --->   "%mul_ln77_7 = mul i48 %sext_ln77_15, i48 %sext_ln77_14" [top.cpp:77]   --->   Operation 442 'mul' 'mul_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_7, i32 47" [top.cpp:77]   --->   Operation 443 'bitselect' 'tmp_69' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln77_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_7, i32 16, i32 39" [top.cpp:77]   --->   Operation 444 'partselect' 'trunc_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_7, i32 15" [top.cpp:77]   --->   Operation 445 'bitselect' 'tmp_70' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_42)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_7, i32 39" [top.cpp:77]   --->   Operation 446 'bitselect' 'tmp_71' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln77_7 = zext i1 %tmp_70" [top.cpp:77]   --->   Operation 447 'zext' 'zext_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (1.10ns)   --->   "%add_ln77_7 = add i24 %trunc_ln77_7, i24 %zext_ln77_7" [top.cpp:77]   --->   Operation 448 'add' 'add_ln77_7' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_7, i32 23" [top.cpp:77]   --->   Operation 449 'bitselect' 'tmp_72' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_42)   --->   "%xor_ln77_35 = xor i1 %tmp_72, i1 1" [top.cpp:77]   --->   Operation 450 'xor' 'xor_ln77_35' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_42 = and i1 %tmp_71, i1 %xor_ln77_35" [top.cpp:77]   --->   Operation 451 'and' 'and_ln77_42' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_46)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_7, i32 40" [top.cpp:77]   --->   Operation 452 'bitselect' 'tmp_73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_7, i32 41" [top.cpp:77]   --->   Operation 453 'partselect' 'tmp_74' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.89ns)   --->   "%icmp_ln77_21 = icmp_eq  i7 %tmp_74, i7 127" [top.cpp:77]   --->   Operation 454 'icmp' 'icmp_ln77_21' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_7, i32 40" [top.cpp:77]   --->   Operation 455 'partselect' 'tmp_75' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.90ns)   --->   "%icmp_ln77_22 = icmp_eq  i8 %tmp_75, i8 255" [top.cpp:77]   --->   Operation 456 'icmp' 'icmp_ln77_22' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [1/1] (0.90ns)   --->   "%icmp_ln77_23 = icmp_eq  i8 %tmp_75, i8 0" [top.cpp:77]   --->   Operation 457 'icmp' 'icmp_ln77_23' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_45)   --->   "%select_ln77_28 = select i1 %and_ln77_42, i1 %icmp_ln77_22, i1 %icmp_ln77_23" [top.cpp:77]   --->   Operation 458 'select' 'select_ln77_28' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_46)   --->   "%xor_ln77_36 = xor i1 %tmp_73, i1 1" [top.cpp:77]   --->   Operation 459 'xor' 'xor_ln77_36' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_46)   --->   "%and_ln77_43 = and i1 %icmp_ln77_21, i1 %xor_ln77_36" [top.cpp:77]   --->   Operation 460 'and' 'and_ln77_43' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_46)   --->   "%select_ln77_29 = select i1 %and_ln77_42, i1 %and_ln77_43, i1 %icmp_ln77_22" [top.cpp:77]   --->   Operation 461 'select' 'select_ln77_29' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%and_ln77_44 = and i1 %and_ln77_42, i1 %icmp_ln77_22" [top.cpp:77]   --->   Operation 462 'and' 'and_ln77_44' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_45)   --->   "%xor_ln77_37 = xor i1 %select_ln77_28, i1 1" [top.cpp:77]   --->   Operation 463 'xor' 'xor_ln77_37' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_45)   --->   "%or_ln77_14 = or i1 %tmp_72, i1 %xor_ln77_37" [top.cpp:77]   --->   Operation 464 'or' 'or_ln77_14' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_45)   --->   "%xor_ln77_38 = xor i1 %tmp_69, i1 1" [top.cpp:77]   --->   Operation 465 'xor' 'xor_ln77_38' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 466 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_45 = and i1 %or_ln77_14, i1 %xor_ln77_38" [top.cpp:77]   --->   Operation 466 'and' 'and_ln77_45' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_46 = and i1 %tmp_72, i1 %select_ln77_29" [top.cpp:77]   --->   Operation 467 'and' 'and_ln77_46' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_39 = or i1 %and_ln77_44, i1 %and_ln77_46" [top.cpp:77]   --->   Operation 468 'or' 'or_ln77_39' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%xor_ln77_39 = xor i1 %or_ln77_39, i1 1" [top.cpp:77]   --->   Operation 469 'xor' 'xor_ln77_39' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%and_ln77_47 = and i1 %tmp_69, i1 %xor_ln77_39" [top.cpp:77]   --->   Operation 470 'and' 'and_ln77_47' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_31)   --->   "%select_ln77_30 = select i1 %and_ln77_45, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 471 'select' 'select_ln77_30' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 472 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_15 = or i1 %and_ln77_45, i1 %and_ln77_47" [top.cpp:77]   --->   Operation 472 'or' 'or_ln77_15' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_31 = select i1 %or_ln77_15, i24 %select_ln77_30, i24 %add_ln77_7" [top.cpp:77]   --->   Operation 473 'select' 'select_ln77_31' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.92>
ST_6 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i3.i2.i1, i8 %trunc_ln77, i3 %tmp_38, i2 3, i1 %trunc_ln74" [top.cpp:77]   --->   Operation 474 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln77_23 = zext i14 %tmp_58" [top.cpp:77]   --->   Operation 475 'zext' 'zext_ln77_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 476 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i24 %C, i64 0, i64 %zext_ln77_23" [top.cpp:77]   --->   Operation 476 'getelementptr' 'C_addr_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 477 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_27, i14 %C_addr_6" [top.cpp:77]   --->   Operation 477 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_6 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i3.i3, i8 %trunc_ln77, i3 %tmp_38, i3 7" [top.cpp:77]   --->   Operation 478 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln77_24 = zext i14 %tmp_67" [top.cpp:77]   --->   Operation 479 'zext' 'zext_ln77_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 480 [1/1] (0.00ns)   --->   "%C_addr_7 = getelementptr i24 %C, i64 0, i64 %zext_ln77_24" [top.cpp:77]   --->   Operation 480 'getelementptr' 'C_addr_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 481 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_31, i14 %C_addr_7" [top.cpp:77]   --->   Operation 481 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_6 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln77_16 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:77]   --->   Operation 482 'sext' 'sext_ln77_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln77_17 = sext i24 %tmp_76" [top.cpp:77]   --->   Operation 483 'sext' 'sext_ln77_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 484 [1/1] (3.38ns)   --->   "%mul_ln77_8 = mul i48 %sext_ln77_17, i48 %sext_ln77_16" [top.cpp:77]   --->   Operation 484 'mul' 'mul_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_8, i32 47" [top.cpp:77]   --->   Operation 485 'bitselect' 'tmp_78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln77_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_8, i32 16, i32 39" [top.cpp:77]   --->   Operation 486 'partselect' 'trunc_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_8, i32 15" [top.cpp:77]   --->   Operation 487 'bitselect' 'tmp_79' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_48)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_8, i32 39" [top.cpp:77]   --->   Operation 488 'bitselect' 'tmp_80' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln77_8 = zext i1 %tmp_79" [top.cpp:77]   --->   Operation 489 'zext' 'zext_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 490 [1/1] (1.10ns)   --->   "%add_ln77_8 = add i24 %trunc_ln77_8, i24 %zext_ln77_8" [top.cpp:77]   --->   Operation 490 'add' 'add_ln77_8' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_8, i32 23" [top.cpp:77]   --->   Operation 491 'bitselect' 'tmp_81' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_48)   --->   "%xor_ln77_40 = xor i1 %tmp_81, i1 1" [top.cpp:77]   --->   Operation 492 'xor' 'xor_ln77_40' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 493 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_48 = and i1 %tmp_80, i1 %xor_ln77_40" [top.cpp:77]   --->   Operation 493 'and' 'and_ln77_48' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_52)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_8, i32 40" [top.cpp:77]   --->   Operation 494 'bitselect' 'tmp_85' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_8, i32 41" [top.cpp:77]   --->   Operation 495 'partselect' 'tmp_82' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 496 [1/1] (0.89ns)   --->   "%icmp_ln77_24 = icmp_eq  i7 %tmp_82, i7 127" [top.cpp:77]   --->   Operation 496 'icmp' 'icmp_ln77_24' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_8, i32 40" [top.cpp:77]   --->   Operation 497 'partselect' 'tmp_83' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 498 [1/1] (0.90ns)   --->   "%icmp_ln77_25 = icmp_eq  i8 %tmp_83, i8 255" [top.cpp:77]   --->   Operation 498 'icmp' 'icmp_ln77_25' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 499 [1/1] (0.90ns)   --->   "%icmp_ln77_26 = icmp_eq  i8 %tmp_83, i8 0" [top.cpp:77]   --->   Operation 499 'icmp' 'icmp_ln77_26' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_51)   --->   "%select_ln77_32 = select i1 %and_ln77_48, i1 %icmp_ln77_25, i1 %icmp_ln77_26" [top.cpp:77]   --->   Operation 500 'select' 'select_ln77_32' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_52)   --->   "%xor_ln77_41 = xor i1 %tmp_85, i1 1" [top.cpp:77]   --->   Operation 501 'xor' 'xor_ln77_41' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_52)   --->   "%and_ln77_49 = and i1 %icmp_ln77_24, i1 %xor_ln77_41" [top.cpp:77]   --->   Operation 502 'and' 'and_ln77_49' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_52)   --->   "%select_ln77_33 = select i1 %and_ln77_48, i1 %and_ln77_49, i1 %icmp_ln77_25" [top.cpp:77]   --->   Operation 503 'select' 'select_ln77_33' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_17)   --->   "%and_ln77_50 = and i1 %and_ln77_48, i1 %icmp_ln77_25" [top.cpp:77]   --->   Operation 504 'and' 'and_ln77_50' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_51)   --->   "%xor_ln77_42 = xor i1 %select_ln77_32, i1 1" [top.cpp:77]   --->   Operation 505 'xor' 'xor_ln77_42' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_51)   --->   "%or_ln77_16 = or i1 %tmp_81, i1 %xor_ln77_42" [top.cpp:77]   --->   Operation 506 'or' 'or_ln77_16' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_51)   --->   "%xor_ln77_43 = xor i1 %tmp_78, i1 1" [top.cpp:77]   --->   Operation 507 'xor' 'xor_ln77_43' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 508 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_51 = and i1 %or_ln77_16, i1 %xor_ln77_43" [top.cpp:77]   --->   Operation 508 'and' 'and_ln77_51' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_52 = and i1 %tmp_81, i1 %select_ln77_33" [top.cpp:77]   --->   Operation 509 'and' 'and_ln77_52' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_17)   --->   "%or_ln77_40 = or i1 %and_ln77_50, i1 %and_ln77_52" [top.cpp:77]   --->   Operation 510 'or' 'or_ln77_40' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_17)   --->   "%xor_ln77_44 = xor i1 %or_ln77_40, i1 1" [top.cpp:77]   --->   Operation 511 'xor' 'xor_ln77_44' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_17)   --->   "%and_ln77_53 = and i1 %tmp_78, i1 %xor_ln77_44" [top.cpp:77]   --->   Operation 512 'and' 'and_ln77_53' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_35)   --->   "%select_ln77_34 = select i1 %and_ln77_51, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 513 'select' 'select_ln77_34' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 514 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_17 = or i1 %and_ln77_51, i1 %and_ln77_53" [top.cpp:77]   --->   Operation 514 'or' 'or_ln77_17' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_35 = select i1 %or_ln77_17, i24 %select_ln77_34, i24 %add_ln77_8" [top.cpp:77]   --->   Operation 515 'select' 'select_ln77_35' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln77_18 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load" [top.cpp:77]   --->   Operation 516 'sext' 'sext_ln77_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln77_19 = sext i24 %tmp_84" [top.cpp:77]   --->   Operation 517 'sext' 'sext_ln77_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 518 [1/1] (3.38ns)   --->   "%mul_ln77_9 = mul i48 %sext_ln77_19, i48 %sext_ln77_18" [top.cpp:77]   --->   Operation 518 'mul' 'mul_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_9, i32 47" [top.cpp:77]   --->   Operation 519 'bitselect' 'tmp_88' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln77_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_9, i32 16, i32 39" [top.cpp:77]   --->   Operation 520 'partselect' 'trunc_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_9, i32 15" [top.cpp:77]   --->   Operation 521 'bitselect' 'tmp_89' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_54)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_9, i32 39" [top.cpp:77]   --->   Operation 522 'bitselect' 'tmp_93' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln77_9 = zext i1 %tmp_89" [top.cpp:77]   --->   Operation 523 'zext' 'zext_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 524 [1/1] (1.10ns)   --->   "%add_ln77_9 = add i24 %trunc_ln77_9, i24 %zext_ln77_9" [top.cpp:77]   --->   Operation 524 'add' 'add_ln77_9' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_9, i32 23" [top.cpp:77]   --->   Operation 525 'bitselect' 'tmp_94' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_54)   --->   "%xor_ln77_45 = xor i1 %tmp_94, i1 1" [top.cpp:77]   --->   Operation 526 'xor' 'xor_ln77_45' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 527 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_54 = and i1 %tmp_93, i1 %xor_ln77_45" [top.cpp:77]   --->   Operation 527 'and' 'and_ln77_54' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_58)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_9, i32 40" [top.cpp:77]   --->   Operation 528 'bitselect' 'tmp_95' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_9, i32 41" [top.cpp:77]   --->   Operation 529 'partselect' 'tmp_90' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 530 [1/1] (0.89ns)   --->   "%icmp_ln77_27 = icmp_eq  i7 %tmp_90, i7 127" [top.cpp:77]   --->   Operation 530 'icmp' 'icmp_ln77_27' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_9, i32 40" [top.cpp:77]   --->   Operation 531 'partselect' 'tmp_91' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.90ns)   --->   "%icmp_ln77_28 = icmp_eq  i8 %tmp_91, i8 255" [top.cpp:77]   --->   Operation 532 'icmp' 'icmp_ln77_28' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 533 [1/1] (0.90ns)   --->   "%icmp_ln77_29 = icmp_eq  i8 %tmp_91, i8 0" [top.cpp:77]   --->   Operation 533 'icmp' 'icmp_ln77_29' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_57)   --->   "%select_ln77_36 = select i1 %and_ln77_54, i1 %icmp_ln77_28, i1 %icmp_ln77_29" [top.cpp:77]   --->   Operation 534 'select' 'select_ln77_36' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_58)   --->   "%xor_ln77_46 = xor i1 %tmp_95, i1 1" [top.cpp:77]   --->   Operation 535 'xor' 'xor_ln77_46' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_58)   --->   "%and_ln77_55 = and i1 %icmp_ln77_27, i1 %xor_ln77_46" [top.cpp:77]   --->   Operation 536 'and' 'and_ln77_55' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_58)   --->   "%select_ln77_37 = select i1 %and_ln77_54, i1 %and_ln77_55, i1 %icmp_ln77_28" [top.cpp:77]   --->   Operation 537 'select' 'select_ln77_37' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_19)   --->   "%and_ln77_56 = and i1 %and_ln77_54, i1 %icmp_ln77_28" [top.cpp:77]   --->   Operation 538 'and' 'and_ln77_56' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_57)   --->   "%xor_ln77_47 = xor i1 %select_ln77_36, i1 1" [top.cpp:77]   --->   Operation 539 'xor' 'xor_ln77_47' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_57)   --->   "%or_ln77_18 = or i1 %tmp_94, i1 %xor_ln77_47" [top.cpp:77]   --->   Operation 540 'or' 'or_ln77_18' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_57)   --->   "%xor_ln77_48 = xor i1 %tmp_88, i1 1" [top.cpp:77]   --->   Operation 541 'xor' 'xor_ln77_48' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 542 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_57 = and i1 %or_ln77_18, i1 %xor_ln77_48" [top.cpp:77]   --->   Operation 542 'and' 'and_ln77_57' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 543 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_58 = and i1 %tmp_94, i1 %select_ln77_37" [top.cpp:77]   --->   Operation 543 'and' 'and_ln77_58' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_19)   --->   "%or_ln77_41 = or i1 %and_ln77_56, i1 %and_ln77_58" [top.cpp:77]   --->   Operation 544 'or' 'or_ln77_41' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_19)   --->   "%xor_ln77_49 = xor i1 %or_ln77_41, i1 1" [top.cpp:77]   --->   Operation 545 'xor' 'xor_ln77_49' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_19)   --->   "%and_ln77_59 = and i1 %tmp_88, i1 %xor_ln77_49" [top.cpp:77]   --->   Operation 546 'and' 'and_ln77_59' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_39)   --->   "%select_ln77_38 = select i1 %and_ln77_57, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 547 'select' 'select_ln77_38' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 548 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_19 = or i1 %and_ln77_57, i1 %and_ln77_59" [top.cpp:77]   --->   Operation 548 'or' 'or_ln77_19' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 549 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_39 = select i1 %or_ln77_19, i24 %select_ln77_38, i24 %add_ln77_9" [top.cpp:77]   --->   Operation 549 'select' 'select_ln77_39' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.92>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i1.i3, i8 %trunc_ln77, i2 %lshr_ln, i1 1, i3 %trunc_ln74_2" [top.cpp:77]   --->   Operation 550 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln77_25 = zext i14 %tmp_77" [top.cpp:77]   --->   Operation 551 'zext' 'zext_ln77_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 552 [1/1] (0.00ns)   --->   "%C_addr_8 = getelementptr i24 %C, i64 0, i64 %zext_ln77_25" [top.cpp:77]   --->   Operation 552 'getelementptr' 'C_addr_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 553 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_35, i14 %C_addr_8" [top.cpp:77]   --->   Operation 553 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_7 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i1.i2.i1, i8 %trunc_ln77, i2 %lshr_ln, i1 1, i2 %tmp_86, i1 1" [top.cpp:77]   --->   Operation 554 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln77_26 = zext i14 %tmp_87" [top.cpp:77]   --->   Operation 555 'zext' 'zext_ln77_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 556 [1/1] (0.00ns)   --->   "%C_addr_9 = getelementptr i24 %C, i64 0, i64 %zext_ln77_26" [top.cpp:77]   --->   Operation 556 'getelementptr' 'C_addr_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 557 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_39, i14 %C_addr_9" [top.cpp:77]   --->   Operation 557 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_7 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln77_20 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29" [top.cpp:77]   --->   Operation 558 'sext' 'sext_ln77_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln77_21 = sext i24 %tmp_92" [top.cpp:77]   --->   Operation 559 'sext' 'sext_ln77_21' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 560 [1/1] (3.38ns)   --->   "%mul_ln77_10 = mul i48 %sext_ln77_21, i48 %sext_ln77_20" [top.cpp:77]   --->   Operation 560 'mul' 'mul_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_10, i32 47" [top.cpp:77]   --->   Operation 561 'bitselect' 'tmp_101' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln77_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_10, i32 16, i32 39" [top.cpp:77]   --->   Operation 562 'partselect' 'trunc_ln77_s' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_10, i32 15" [top.cpp:77]   --->   Operation 563 'bitselect' 'tmp_102' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_60)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_10, i32 39" [top.cpp:77]   --->   Operation 564 'bitselect' 'tmp_103' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln77_10 = zext i1 %tmp_102" [top.cpp:77]   --->   Operation 565 'zext' 'zext_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 566 [1/1] (1.10ns)   --->   "%add_ln77_10 = add i24 %trunc_ln77_s, i24 %zext_ln77_10" [top.cpp:77]   --->   Operation 566 'add' 'add_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_10, i32 23" [top.cpp:77]   --->   Operation 567 'bitselect' 'tmp_104' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_60)   --->   "%xor_ln77_50 = xor i1 %tmp_104, i1 1" [top.cpp:77]   --->   Operation 568 'xor' 'xor_ln77_50' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 569 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_60 = and i1 %tmp_103, i1 %xor_ln77_50" [top.cpp:77]   --->   Operation 569 'and' 'and_ln77_60' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_64)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_10, i32 40" [top.cpp:77]   --->   Operation 570 'bitselect' 'tmp_105' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_10, i32 41" [top.cpp:77]   --->   Operation 571 'partselect' 'tmp_98' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 572 [1/1] (0.89ns)   --->   "%icmp_ln77_30 = icmp_eq  i7 %tmp_98, i7 127" [top.cpp:77]   --->   Operation 572 'icmp' 'icmp_ln77_30' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_10, i32 40" [top.cpp:77]   --->   Operation 573 'partselect' 'tmp_99' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 574 [1/1] (0.90ns)   --->   "%icmp_ln77_31 = icmp_eq  i8 %tmp_99, i8 255" [top.cpp:77]   --->   Operation 574 'icmp' 'icmp_ln77_31' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 575 [1/1] (0.90ns)   --->   "%icmp_ln77_32 = icmp_eq  i8 %tmp_99, i8 0" [top.cpp:77]   --->   Operation 575 'icmp' 'icmp_ln77_32' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_63)   --->   "%select_ln77_40 = select i1 %and_ln77_60, i1 %icmp_ln77_31, i1 %icmp_ln77_32" [top.cpp:77]   --->   Operation 576 'select' 'select_ln77_40' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_64)   --->   "%xor_ln77_51 = xor i1 %tmp_105, i1 1" [top.cpp:77]   --->   Operation 577 'xor' 'xor_ln77_51' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_64)   --->   "%and_ln77_61 = and i1 %icmp_ln77_30, i1 %xor_ln77_51" [top.cpp:77]   --->   Operation 578 'and' 'and_ln77_61' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_64)   --->   "%select_ln77_41 = select i1 %and_ln77_60, i1 %and_ln77_61, i1 %icmp_ln77_31" [top.cpp:77]   --->   Operation 579 'select' 'select_ln77_41' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_21)   --->   "%and_ln77_62 = and i1 %and_ln77_60, i1 %icmp_ln77_31" [top.cpp:77]   --->   Operation 580 'and' 'and_ln77_62' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_63)   --->   "%xor_ln77_52 = xor i1 %select_ln77_40, i1 1" [top.cpp:77]   --->   Operation 581 'xor' 'xor_ln77_52' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_63)   --->   "%or_ln77_20 = or i1 %tmp_104, i1 %xor_ln77_52" [top.cpp:77]   --->   Operation 582 'or' 'or_ln77_20' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_63)   --->   "%xor_ln77_53 = xor i1 %tmp_101, i1 1" [top.cpp:77]   --->   Operation 583 'xor' 'xor_ln77_53' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_63 = and i1 %or_ln77_20, i1 %xor_ln77_53" [top.cpp:77]   --->   Operation 584 'and' 'and_ln77_63' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_64 = and i1 %tmp_104, i1 %select_ln77_41" [top.cpp:77]   --->   Operation 585 'and' 'and_ln77_64' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_21)   --->   "%or_ln77_42 = or i1 %and_ln77_62, i1 %and_ln77_64" [top.cpp:77]   --->   Operation 586 'or' 'or_ln77_42' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_21)   --->   "%xor_ln77_54 = xor i1 %or_ln77_42, i1 1" [top.cpp:77]   --->   Operation 587 'xor' 'xor_ln77_54' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_21)   --->   "%and_ln77_65 = and i1 %tmp_101, i1 %xor_ln77_54" [top.cpp:77]   --->   Operation 588 'and' 'and_ln77_65' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_43)   --->   "%select_ln77_42 = select i1 %and_ln77_63, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 589 'select' 'select_ln77_42' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_21 = or i1 %and_ln77_63, i1 %and_ln77_65" [top.cpp:77]   --->   Operation 590 'or' 'or_ln77_21' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_43 = select i1 %or_ln77_21, i24 %select_ln77_42, i24 %add_ln77_10" [top.cpp:77]   --->   Operation 591 'select' 'select_ln77_43' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 592 [1/1] (0.00ns)   --->   "%sext_ln77_22 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30" [top.cpp:77]   --->   Operation 592 'sext' 'sext_ln77_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln77_23 = sext i24 %tmp_100" [top.cpp:77]   --->   Operation 593 'sext' 'sext_ln77_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 594 [1/1] (3.38ns)   --->   "%mul_ln77_11 = mul i48 %sext_ln77_23, i48 %sext_ln77_22" [top.cpp:77]   --->   Operation 594 'mul' 'mul_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_11, i32 47" [top.cpp:77]   --->   Operation 595 'bitselect' 'tmp_110' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln77_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_11, i32 16, i32 39" [top.cpp:77]   --->   Operation 596 'partselect' 'trunc_ln77_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_11, i32 15" [top.cpp:77]   --->   Operation 597 'bitselect' 'tmp_111' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_66)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_11, i32 39" [top.cpp:77]   --->   Operation 598 'bitselect' 'tmp_112' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln77_11 = zext i1 %tmp_111" [top.cpp:77]   --->   Operation 599 'zext' 'zext_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 600 [1/1] (1.10ns)   --->   "%add_ln77_11 = add i24 %trunc_ln77_10, i24 %zext_ln77_11" [top.cpp:77]   --->   Operation 600 'add' 'add_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_11, i32 23" [top.cpp:77]   --->   Operation 601 'bitselect' 'tmp_113' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_66)   --->   "%xor_ln77_55 = xor i1 %tmp_113, i1 1" [top.cpp:77]   --->   Operation 602 'xor' 'xor_ln77_55' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 603 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_66 = and i1 %tmp_112, i1 %xor_ln77_55" [top.cpp:77]   --->   Operation 603 'and' 'and_ln77_66' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_70)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_11, i32 40" [top.cpp:77]   --->   Operation 604 'bitselect' 'tmp_117' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_11, i32 41" [top.cpp:77]   --->   Operation 605 'partselect' 'tmp_106' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 606 [1/1] (0.89ns)   --->   "%icmp_ln77_33 = icmp_eq  i7 %tmp_106, i7 127" [top.cpp:77]   --->   Operation 606 'icmp' 'icmp_ln77_33' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_11, i32 40" [top.cpp:77]   --->   Operation 607 'partselect' 'tmp_107' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 608 [1/1] (0.90ns)   --->   "%icmp_ln77_34 = icmp_eq  i8 %tmp_107, i8 255" [top.cpp:77]   --->   Operation 608 'icmp' 'icmp_ln77_34' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 609 [1/1] (0.90ns)   --->   "%icmp_ln77_35 = icmp_eq  i8 %tmp_107, i8 0" [top.cpp:77]   --->   Operation 609 'icmp' 'icmp_ln77_35' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_69)   --->   "%select_ln77_44 = select i1 %and_ln77_66, i1 %icmp_ln77_34, i1 %icmp_ln77_35" [top.cpp:77]   --->   Operation 610 'select' 'select_ln77_44' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_70)   --->   "%xor_ln77_56 = xor i1 %tmp_117, i1 1" [top.cpp:77]   --->   Operation 611 'xor' 'xor_ln77_56' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_70)   --->   "%and_ln77_67 = and i1 %icmp_ln77_33, i1 %xor_ln77_56" [top.cpp:77]   --->   Operation 612 'and' 'and_ln77_67' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_70)   --->   "%select_ln77_45 = select i1 %and_ln77_66, i1 %and_ln77_67, i1 %icmp_ln77_34" [top.cpp:77]   --->   Operation 613 'select' 'select_ln77_45' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_23)   --->   "%and_ln77_68 = and i1 %and_ln77_66, i1 %icmp_ln77_34" [top.cpp:77]   --->   Operation 614 'and' 'and_ln77_68' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_69)   --->   "%xor_ln77_57 = xor i1 %select_ln77_44, i1 1" [top.cpp:77]   --->   Operation 615 'xor' 'xor_ln77_57' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_69)   --->   "%or_ln77_22 = or i1 %tmp_113, i1 %xor_ln77_57" [top.cpp:77]   --->   Operation 616 'or' 'or_ln77_22' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_69)   --->   "%xor_ln77_58 = xor i1 %tmp_110, i1 1" [top.cpp:77]   --->   Operation 617 'xor' 'xor_ln77_58' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 618 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_69 = and i1 %or_ln77_22, i1 %xor_ln77_58" [top.cpp:77]   --->   Operation 618 'and' 'and_ln77_69' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 619 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_70 = and i1 %tmp_113, i1 %select_ln77_45" [top.cpp:77]   --->   Operation 619 'and' 'and_ln77_70' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_23)   --->   "%or_ln77_43 = or i1 %and_ln77_68, i1 %and_ln77_70" [top.cpp:77]   --->   Operation 620 'or' 'or_ln77_43' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_23)   --->   "%xor_ln77_59 = xor i1 %or_ln77_43, i1 1" [top.cpp:77]   --->   Operation 621 'xor' 'xor_ln77_59' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_23)   --->   "%and_ln77_71 = and i1 %tmp_110, i1 %xor_ln77_59" [top.cpp:77]   --->   Operation 622 'and' 'and_ln77_71' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_47)   --->   "%select_ln77_46 = select i1 %and_ln77_69, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 623 'select' 'select_ln77_46' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 624 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_23 = or i1 %and_ln77_69, i1 %and_ln77_71" [top.cpp:77]   --->   Operation 624 'or' 'or_ln77_23' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 625 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_47 = select i1 %or_ln77_23, i24 %select_ln77_46, i24 %add_ln77_11" [top.cpp:77]   --->   Operation 625 'select' 'select_ln77_47' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i1.i1.i1.i1, i8 %trunc_ln77, i2 %lshr_ln, i1 1, i1 %tmp_96, i1 1, i1 %trunc_ln74" [top.cpp:77]   --->   Operation 626 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln77_27 = zext i14 %tmp_97" [top.cpp:77]   --->   Operation 627 'zext' 'zext_ln77_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%C_addr_10 = getelementptr i24 %C, i64 0, i64 %zext_ln77_27" [top.cpp:77]   --->   Operation 628 'getelementptr' 'C_addr_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 629 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_43, i14 %C_addr_10" [top.cpp:77]   --->   Operation 629 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_8 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_109 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i1.i1.i2, i8 %trunc_ln77, i2 %lshr_ln, i1 1, i1 %tmp_96, i2 3" [top.cpp:77]   --->   Operation 630 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln77_28 = zext i14 %tmp_109" [top.cpp:77]   --->   Operation 631 'zext' 'zext_ln77_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 632 [1/1] (0.00ns)   --->   "%C_addr_11 = getelementptr i24 %C, i64 0, i64 %zext_ln77_28" [top.cpp:77]   --->   Operation 632 'getelementptr' 'C_addr_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 633 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_47, i14 %C_addr_11" [top.cpp:77]   --->   Operation 633 'store' 'store_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_8 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln77_24 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31" [top.cpp:77]   --->   Operation 634 'sext' 'sext_ln77_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln77_25 = sext i24 %tmp_108" [top.cpp:77]   --->   Operation 635 'sext' 'sext_ln77_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 636 [1/1] (3.38ns)   --->   "%mul_ln77_12 = mul i48 %sext_ln77_25, i48 %sext_ln77_24" [top.cpp:77]   --->   Operation 636 'mul' 'mul_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_12, i32 47" [top.cpp:77]   --->   Operation 637 'bitselect' 'tmp_119' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln77_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_12, i32 16, i32 39" [top.cpp:77]   --->   Operation 638 'partselect' 'trunc_ln77_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_12, i32 15" [top.cpp:77]   --->   Operation 639 'bitselect' 'tmp_120' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_72)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_12, i32 39" [top.cpp:77]   --->   Operation 640 'bitselect' 'tmp_121' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln77_12 = zext i1 %tmp_120" [top.cpp:77]   --->   Operation 641 'zext' 'zext_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (1.10ns)   --->   "%add_ln77_12 = add i24 %trunc_ln77_11, i24 %zext_ln77_12" [top.cpp:77]   --->   Operation 642 'add' 'add_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_12, i32 23" [top.cpp:77]   --->   Operation 643 'bitselect' 'tmp_125' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_72)   --->   "%xor_ln77_60 = xor i1 %tmp_125, i1 1" [top.cpp:77]   --->   Operation 644 'xor' 'xor_ln77_60' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_72 = and i1 %tmp_121, i1 %xor_ln77_60" [top.cpp:77]   --->   Operation 645 'and' 'and_ln77_72' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_76)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_12, i32 40" [top.cpp:77]   --->   Operation 646 'bitselect' 'tmp_126' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_12, i32 41" [top.cpp:77]   --->   Operation 647 'partselect' 'tmp_114' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 648 [1/1] (0.89ns)   --->   "%icmp_ln77_36 = icmp_eq  i7 %tmp_114, i7 127" [top.cpp:77]   --->   Operation 648 'icmp' 'icmp_ln77_36' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_12, i32 40" [top.cpp:77]   --->   Operation 649 'partselect' 'tmp_115' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.90ns)   --->   "%icmp_ln77_37 = icmp_eq  i8 %tmp_115, i8 255" [top.cpp:77]   --->   Operation 650 'icmp' 'icmp_ln77_37' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [1/1] (0.90ns)   --->   "%icmp_ln77_38 = icmp_eq  i8 %tmp_115, i8 0" [top.cpp:77]   --->   Operation 651 'icmp' 'icmp_ln77_38' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_75)   --->   "%select_ln77_48 = select i1 %and_ln77_72, i1 %icmp_ln77_37, i1 %icmp_ln77_38" [top.cpp:77]   --->   Operation 652 'select' 'select_ln77_48' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_76)   --->   "%xor_ln77_61 = xor i1 %tmp_126, i1 1" [top.cpp:77]   --->   Operation 653 'xor' 'xor_ln77_61' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_76)   --->   "%and_ln77_73 = and i1 %icmp_ln77_36, i1 %xor_ln77_61" [top.cpp:77]   --->   Operation 654 'and' 'and_ln77_73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_76)   --->   "%select_ln77_49 = select i1 %and_ln77_72, i1 %and_ln77_73, i1 %icmp_ln77_37" [top.cpp:77]   --->   Operation 655 'select' 'select_ln77_49' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_25)   --->   "%and_ln77_74 = and i1 %and_ln77_72, i1 %icmp_ln77_37" [top.cpp:77]   --->   Operation 656 'and' 'and_ln77_74' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_75)   --->   "%xor_ln77_62 = xor i1 %select_ln77_48, i1 1" [top.cpp:77]   --->   Operation 657 'xor' 'xor_ln77_62' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_75)   --->   "%or_ln77_24 = or i1 %tmp_125, i1 %xor_ln77_62" [top.cpp:77]   --->   Operation 658 'or' 'or_ln77_24' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_75)   --->   "%xor_ln77_63 = xor i1 %tmp_119, i1 1" [top.cpp:77]   --->   Operation 659 'xor' 'xor_ln77_63' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 660 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_75 = and i1 %or_ln77_24, i1 %xor_ln77_63" [top.cpp:77]   --->   Operation 660 'and' 'and_ln77_75' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_76 = and i1 %tmp_125, i1 %select_ln77_49" [top.cpp:77]   --->   Operation 661 'and' 'and_ln77_76' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_25)   --->   "%or_ln77_44 = or i1 %and_ln77_74, i1 %and_ln77_76" [top.cpp:77]   --->   Operation 662 'or' 'or_ln77_44' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_25)   --->   "%xor_ln77_64 = xor i1 %or_ln77_44, i1 1" [top.cpp:77]   --->   Operation 663 'xor' 'xor_ln77_64' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_25)   --->   "%and_ln77_77 = and i1 %tmp_119, i1 %xor_ln77_64" [top.cpp:77]   --->   Operation 664 'and' 'and_ln77_77' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_51)   --->   "%select_ln77_50 = select i1 %and_ln77_75, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 665 'select' 'select_ln77_50' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 666 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_25 = or i1 %and_ln77_75, i1 %and_ln77_77" [top.cpp:77]   --->   Operation 666 'or' 'or_ln77_25' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_51 = select i1 %or_ln77_25, i24 %select_ln77_50, i24 %add_ln77_12" [top.cpp:77]   --->   Operation 667 'select' 'select_ln77_51' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln77_26 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32" [top.cpp:77]   --->   Operation 668 'sext' 'sext_ln77_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln77_27 = sext i24 %tmp_116" [top.cpp:77]   --->   Operation 669 'sext' 'sext_ln77_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (3.38ns)   --->   "%mul_ln77_13 = mul i48 %sext_ln77_27, i48 %sext_ln77_26" [top.cpp:77]   --->   Operation 670 'mul' 'mul_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_13, i32 47" [top.cpp:77]   --->   Operation 671 'bitselect' 'tmp_128' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln77_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_13, i32 16, i32 39" [top.cpp:77]   --->   Operation 672 'partselect' 'trunc_ln77_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_13, i32 15" [top.cpp:77]   --->   Operation 673 'bitselect' 'tmp_129' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_78)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_13, i32 39" [top.cpp:77]   --->   Operation 674 'bitselect' 'tmp_133' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln77_13 = zext i1 %tmp_129" [top.cpp:77]   --->   Operation 675 'zext' 'zext_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 676 [1/1] (1.10ns)   --->   "%add_ln77_13 = add i24 %trunc_ln77_12, i24 %zext_ln77_13" [top.cpp:77]   --->   Operation 676 'add' 'add_ln77_13' <Predicate = (!icmp_ln73)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_13, i32 23" [top.cpp:77]   --->   Operation 677 'bitselect' 'tmp_134' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_78)   --->   "%xor_ln77_65 = xor i1 %tmp_134, i1 1" [top.cpp:77]   --->   Operation 678 'xor' 'xor_ln77_65' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_78 = and i1 %tmp_133, i1 %xor_ln77_65" [top.cpp:77]   --->   Operation 679 'and' 'and_ln77_78' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_82)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_13, i32 40" [top.cpp:77]   --->   Operation 680 'bitselect' 'tmp_135' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_13, i32 41" [top.cpp:77]   --->   Operation 681 'partselect' 'tmp_122' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (0.89ns)   --->   "%icmp_ln77_39 = icmp_eq  i7 %tmp_122, i7 127" [top.cpp:77]   --->   Operation 682 'icmp' 'icmp_ln77_39' <Predicate = (!icmp_ln73)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_13, i32 40" [top.cpp:77]   --->   Operation 683 'partselect' 'tmp_123' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 684 [1/1] (0.90ns)   --->   "%icmp_ln77_40 = icmp_eq  i8 %tmp_123, i8 255" [top.cpp:77]   --->   Operation 684 'icmp' 'icmp_ln77_40' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.90ns)   --->   "%icmp_ln77_41 = icmp_eq  i8 %tmp_123, i8 0" [top.cpp:77]   --->   Operation 685 'icmp' 'icmp_ln77_41' <Predicate = (!icmp_ln73)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_81)   --->   "%select_ln77_52 = select i1 %and_ln77_78, i1 %icmp_ln77_40, i1 %icmp_ln77_41" [top.cpp:77]   --->   Operation 686 'select' 'select_ln77_52' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_82)   --->   "%xor_ln77_66 = xor i1 %tmp_135, i1 1" [top.cpp:77]   --->   Operation 687 'xor' 'xor_ln77_66' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_82)   --->   "%and_ln77_79 = and i1 %icmp_ln77_39, i1 %xor_ln77_66" [top.cpp:77]   --->   Operation 688 'and' 'and_ln77_79' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_82)   --->   "%select_ln77_53 = select i1 %and_ln77_78, i1 %and_ln77_79, i1 %icmp_ln77_40" [top.cpp:77]   --->   Operation 689 'select' 'select_ln77_53' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_27)   --->   "%and_ln77_80 = and i1 %and_ln77_78, i1 %icmp_ln77_40" [top.cpp:77]   --->   Operation 690 'and' 'and_ln77_80' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_81)   --->   "%xor_ln77_67 = xor i1 %select_ln77_52, i1 1" [top.cpp:77]   --->   Operation 691 'xor' 'xor_ln77_67' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_81)   --->   "%or_ln77_26 = or i1 %tmp_134, i1 %xor_ln77_67" [top.cpp:77]   --->   Operation 692 'or' 'or_ln77_26' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_81)   --->   "%xor_ln77_68 = xor i1 %tmp_128, i1 1" [top.cpp:77]   --->   Operation 693 'xor' 'xor_ln77_68' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_81 = and i1 %or_ln77_26, i1 %xor_ln77_68" [top.cpp:77]   --->   Operation 694 'and' 'and_ln77_81' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_82 = and i1 %tmp_134, i1 %select_ln77_53" [top.cpp:77]   --->   Operation 695 'and' 'and_ln77_82' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_27)   --->   "%or_ln77_45 = or i1 %and_ln77_80, i1 %and_ln77_82" [top.cpp:77]   --->   Operation 696 'or' 'or_ln77_45' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_27)   --->   "%xor_ln77_69 = xor i1 %or_ln77_45, i1 1" [top.cpp:77]   --->   Operation 697 'xor' 'xor_ln77_69' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_27)   --->   "%and_ln77_83 = and i1 %tmp_128, i1 %xor_ln77_69" [top.cpp:77]   --->   Operation 698 'and' 'and_ln77_83' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_55)   --->   "%select_ln77_54 = select i1 %and_ln77_81, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 699 'select' 'select_ln77_54' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 700 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_27 = or i1 %and_ln77_81, i1 %and_ln77_83" [top.cpp:77]   --->   Operation 700 'or' 'or_ln77_27' <Predicate = (!icmp_ln73)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 701 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_55 = select i1 %or_ln77_27, i24 %select_ln77_54, i24 %add_ln77_13" [top.cpp:77]   --->   Operation 701 'select' 'select_ln77_55' <Predicate = (!icmp_ln73)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i2.i2, i8 %trunc_ln77, i2 %lshr_ln, i2 3, i2 %trunc_ln74_1" [top.cpp:77]   --->   Operation 702 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln77_29 = zext i14 %tmp_118" [top.cpp:77]   --->   Operation 703 'zext' 'zext_ln77_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 704 [1/1] (0.00ns)   --->   "%C_addr_12 = getelementptr i24 %C, i64 0, i64 %zext_ln77_29" [top.cpp:77]   --->   Operation 704 'getelementptr' 'C_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 705 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_51, i14 %C_addr_12" [top.cpp:77]   --->   Operation 705 'store' 'store_ln77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_9 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_127 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i2.i1.i1, i8 %trunc_ln77, i2 %lshr_ln, i2 3, i1 %tmp_48, i1 1" [top.cpp:77]   --->   Operation 706 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln77_30 = zext i14 %tmp_127" [top.cpp:77]   --->   Operation 707 'zext' 'zext_ln77_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (0.00ns)   --->   "%C_addr_13 = getelementptr i24 %C, i64 0, i64 %zext_ln77_30" [top.cpp:77]   --->   Operation 708 'getelementptr' 'C_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 709 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_55, i14 %C_addr_13" [top.cpp:77]   --->   Operation 709 'store' 'store_ln77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_9 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln77_28 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33" [top.cpp:77]   --->   Operation 710 'sext' 'sext_ln77_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln77_29 = sext i24 %tmp_124" [top.cpp:77]   --->   Operation 711 'sext' 'sext_ln77_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 712 [1/1] (3.38ns)   --->   "%mul_ln77_14 = mul i48 %sext_ln77_29, i48 %sext_ln77_28" [top.cpp:77]   --->   Operation 712 'mul' 'mul_ln77_14' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_14, i32 47" [top.cpp:77]   --->   Operation 713 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln77_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_14, i32 16, i32 39" [top.cpp:77]   --->   Operation 714 'partselect' 'trunc_ln77_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_14, i32 15" [top.cpp:77]   --->   Operation 715 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_84)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_14, i32 39" [top.cpp:77]   --->   Operation 716 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln77_14 = zext i1 %tmp_140" [top.cpp:77]   --->   Operation 717 'zext' 'zext_ln77_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (1.10ns)   --->   "%add_ln77_14 = add i24 %trunc_ln77_13, i24 %zext_ln77_14" [top.cpp:77]   --->   Operation 718 'add' 'add_ln77_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_14, i32 23" [top.cpp:77]   --->   Operation 719 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_84)   --->   "%xor_ln77_70 = xor i1 %tmp_142, i1 1" [top.cpp:77]   --->   Operation 720 'xor' 'xor_ln77_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 721 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_84 = and i1 %tmp_141, i1 %xor_ln77_70" [top.cpp:77]   --->   Operation 721 'and' 'and_ln77_84' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_88)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_14, i32 40" [top.cpp:77]   --->   Operation 722 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_14, i32 41" [top.cpp:77]   --->   Operation 723 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (0.89ns)   --->   "%icmp_ln77_42 = icmp_eq  i7 %tmp_130, i7 127" [top.cpp:77]   --->   Operation 724 'icmp' 'icmp_ln77_42' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_14, i32 40" [top.cpp:77]   --->   Operation 725 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 726 [1/1] (0.90ns)   --->   "%icmp_ln77_43 = icmp_eq  i8 %tmp_131, i8 255" [top.cpp:77]   --->   Operation 726 'icmp' 'icmp_ln77_43' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 727 [1/1] (0.90ns)   --->   "%icmp_ln77_44 = icmp_eq  i8 %tmp_131, i8 0" [top.cpp:77]   --->   Operation 727 'icmp' 'icmp_ln77_44' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_87)   --->   "%select_ln77_56 = select i1 %and_ln77_84, i1 %icmp_ln77_43, i1 %icmp_ln77_44" [top.cpp:77]   --->   Operation 728 'select' 'select_ln77_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_88)   --->   "%xor_ln77_71 = xor i1 %tmp_143, i1 1" [top.cpp:77]   --->   Operation 729 'xor' 'xor_ln77_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_88)   --->   "%and_ln77_85 = and i1 %icmp_ln77_42, i1 %xor_ln77_71" [top.cpp:77]   --->   Operation 730 'and' 'and_ln77_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_88)   --->   "%select_ln77_57 = select i1 %and_ln77_84, i1 %and_ln77_85, i1 %icmp_ln77_43" [top.cpp:77]   --->   Operation 731 'select' 'select_ln77_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_29)   --->   "%and_ln77_86 = and i1 %and_ln77_84, i1 %icmp_ln77_43" [top.cpp:77]   --->   Operation 732 'and' 'and_ln77_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_87)   --->   "%xor_ln77_72 = xor i1 %select_ln77_56, i1 1" [top.cpp:77]   --->   Operation 733 'xor' 'xor_ln77_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_87)   --->   "%or_ln77_28 = or i1 %tmp_142, i1 %xor_ln77_72" [top.cpp:77]   --->   Operation 734 'or' 'or_ln77_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_87)   --->   "%xor_ln77_73 = xor i1 %tmp_137, i1 1" [top.cpp:77]   --->   Operation 735 'xor' 'xor_ln77_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 736 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_87 = and i1 %or_ln77_28, i1 %xor_ln77_73" [top.cpp:77]   --->   Operation 736 'and' 'and_ln77_87' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 737 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_88 = and i1 %tmp_142, i1 %select_ln77_57" [top.cpp:77]   --->   Operation 737 'and' 'and_ln77_88' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_29)   --->   "%or_ln77_46 = or i1 %and_ln77_86, i1 %and_ln77_88" [top.cpp:77]   --->   Operation 738 'or' 'or_ln77_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_29)   --->   "%xor_ln77_74 = xor i1 %or_ln77_46, i1 1" [top.cpp:77]   --->   Operation 739 'xor' 'xor_ln77_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_29)   --->   "%and_ln77_89 = and i1 %tmp_137, i1 %xor_ln77_74" [top.cpp:77]   --->   Operation 740 'and' 'and_ln77_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_59)   --->   "%select_ln77_58 = select i1 %and_ln77_87, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 741 'select' 'select_ln77_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 742 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_29 = or i1 %and_ln77_87, i1 %and_ln77_89" [top.cpp:77]   --->   Operation 742 'or' 'or_ln77_29' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 743 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_59 = select i1 %or_ln77_29, i24 %select_ln77_58, i24 %add_ln77_14" [top.cpp:77]   --->   Operation 743 'select' 'select_ln77_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln77_30 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34" [top.cpp:77]   --->   Operation 744 'sext' 'sext_ln77_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln77_31 = sext i24 %tmp_132" [top.cpp:77]   --->   Operation 745 'sext' 'sext_ln77_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 746 [1/1] (3.38ns)   --->   "%mul_ln77_15 = mul i48 %sext_ln77_31, i48 %sext_ln77_30" [top.cpp:77]   --->   Operation 746 'mul' 'mul_ln77_15' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_15, i32 47" [top.cpp:77]   --->   Operation 747 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln77_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln77_15, i32 16, i32 39" [top.cpp:77]   --->   Operation 748 'partselect' 'trunc_ln77_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_15, i32 15" [top.cpp:77]   --->   Operation 749 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_90)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_15, i32 39" [top.cpp:77]   --->   Operation 750 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln77_15 = zext i1 %tmp_146" [top.cpp:77]   --->   Operation 751 'zext' 'zext_ln77_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 752 [1/1] (1.10ns)   --->   "%add_ln77_15 = add i24 %trunc_ln77_14, i24 %zext_ln77_15" [top.cpp:77]   --->   Operation 752 'add' 'add_ln77_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln77_15, i32 23" [top.cpp:77]   --->   Operation 753 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_90)   --->   "%xor_ln77_75 = xor i1 %tmp_148, i1 1" [top.cpp:77]   --->   Operation 754 'xor' 'xor_ln77_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 755 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_90 = and i1 %tmp_147, i1 %xor_ln77_75" [top.cpp:77]   --->   Operation 755 'and' 'and_ln77_90' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_94)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln77_15, i32 40" [top.cpp:77]   --->   Operation 756 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln77_15, i32 41" [top.cpp:77]   --->   Operation 757 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 758 [1/1] (0.89ns)   --->   "%icmp_ln77_45 = icmp_eq  i7 %tmp_138, i7 127" [top.cpp:77]   --->   Operation 758 'icmp' 'icmp_ln77_45' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln77_15, i32 40" [top.cpp:77]   --->   Operation 759 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 760 [1/1] (0.90ns)   --->   "%icmp_ln77_46 = icmp_eq  i8 %tmp_139, i8 255" [top.cpp:77]   --->   Operation 760 'icmp' 'icmp_ln77_46' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 761 [1/1] (0.90ns)   --->   "%icmp_ln77_47 = icmp_eq  i8 %tmp_139, i8 0" [top.cpp:77]   --->   Operation 761 'icmp' 'icmp_ln77_47' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_93)   --->   "%select_ln77_60 = select i1 %and_ln77_90, i1 %icmp_ln77_46, i1 %icmp_ln77_47" [top.cpp:77]   --->   Operation 762 'select' 'select_ln77_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_94)   --->   "%xor_ln77_76 = xor i1 %tmp_149, i1 1" [top.cpp:77]   --->   Operation 763 'xor' 'xor_ln77_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_94)   --->   "%and_ln77_91 = and i1 %icmp_ln77_45, i1 %xor_ln77_76" [top.cpp:77]   --->   Operation 764 'and' 'and_ln77_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_94)   --->   "%select_ln77_61 = select i1 %and_ln77_90, i1 %and_ln77_91, i1 %icmp_ln77_46" [top.cpp:77]   --->   Operation 765 'select' 'select_ln77_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_31)   --->   "%and_ln77_92 = and i1 %and_ln77_90, i1 %icmp_ln77_46" [top.cpp:77]   --->   Operation 766 'and' 'and_ln77_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_93)   --->   "%xor_ln77_77 = xor i1 %select_ln77_60, i1 1" [top.cpp:77]   --->   Operation 767 'xor' 'xor_ln77_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_93)   --->   "%or_ln77_30 = or i1 %tmp_148, i1 %xor_ln77_77" [top.cpp:77]   --->   Operation 768 'or' 'or_ln77_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_93)   --->   "%xor_ln77_78 = xor i1 %tmp_145, i1 1" [top.cpp:77]   --->   Operation 769 'xor' 'xor_ln77_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 770 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_93 = and i1 %or_ln77_30, i1 %xor_ln77_78" [top.cpp:77]   --->   Operation 770 'and' 'and_ln77_93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 771 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln77_94 = and i1 %tmp_148, i1 %select_ln77_61" [top.cpp:77]   --->   Operation 771 'and' 'and_ln77_94' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_31)   --->   "%or_ln77_47 = or i1 %and_ln77_92, i1 %and_ln77_94" [top.cpp:77]   --->   Operation 772 'or' 'or_ln77_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_31)   --->   "%xor_ln77_79 = xor i1 %or_ln77_47, i1 1" [top.cpp:77]   --->   Operation 773 'xor' 'xor_ln77_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_31)   --->   "%and_ln77_95 = and i1 %tmp_145, i1 %xor_ln77_79" [top.cpp:77]   --->   Operation 774 'and' 'and_ln77_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_63)   --->   "%select_ln77_62 = select i1 %and_ln77_93, i24 8388607, i24 8388608" [top.cpp:77]   --->   Operation 775 'select' 'select_ln77_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 776 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln77_31 = or i1 %and_ln77_93, i1 %and_ln77_95" [top.cpp:77]   --->   Operation 776 'or' 'or_ln77_31' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 777 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln77_63 = select i1 %or_ln77_31, i24 %select_ln77_62, i24 %add_ln77_15" [top.cpp:77]   --->   Operation 777 'select' 'select_ln77_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.35>
ST_10 : Operation 778 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_6_VITIS_LOOP_74_7_str"   --->   Operation 778 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 779 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 779 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 780 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [top.cpp:75]   --->   Operation 780 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_136 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i3.i1, i8 %trunc_ln77, i2 %lshr_ln, i3 7, i1 %trunc_ln74" [top.cpp:77]   --->   Operation 781 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln77_31 = zext i14 %tmp_136" [top.cpp:77]   --->   Operation 782 'zext' 'zext_ln77_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 783 [1/1] (0.00ns)   --->   "%C_addr_14 = getelementptr i24 %C, i64 0, i64 %zext_ln77_31" [top.cpp:77]   --->   Operation 783 'getelementptr' 'C_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 784 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_59, i14 %C_addr_14" [top.cpp:77]   --->   Operation 784 'store' 'store_ln77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_10 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_144 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i2.i4, i8 %trunc_ln77, i2 %lshr_ln, i4 15" [top.cpp:77]   --->   Operation 785 'bitconcatenate' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln77_32 = zext i14 %tmp_144" [top.cpp:77]   --->   Operation 786 'zext' 'zext_ln77_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 787 [1/1] (0.00ns)   --->   "%C_addr_15 = getelementptr i24 %C, i64 0, i64 %zext_ln77_32" [top.cpp:77]   --->   Operation 787 'getelementptr' 'C_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 788 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln77 = store i24 %select_ln77_63, i14 %C_addr_15" [top.cpp:77]   --->   Operation 788 'store' 'store_ln77' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_10 : Operation 789 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body66" [top.cpp:74]   --->   Operation 789 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln73', top.cpp:73) of constant 0 on local variable 'i', top.cpp:73 [151]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:73) on local variable 'i', top.cpp:73 [161]  (0.000 ns)
	'add' operation 9 bit ('add_ln73', top.cpp:73) [163]  (0.921 ns)
	'select' operation 9 bit ('select_ln73', top.cpp:73) [169]  (0.458 ns)
	'getelementptr' operation 10 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr', top.cpp:77) [184]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:77) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [194]  (1.352 ns)

 <State 2>: 7.277ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load', top.cpp:77) on array 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9' [194]  (1.352 ns)
	'mul' operation 48 bit ('mul_ln77', top.cpp:77) [198]  (3.387 ns)
	'add' operation 24 bit ('add_ln77', top.cpp:77) [204]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77', top.cpp:77) [206]  (0.000 ns)
	'and' operation 1 bit ('and_ln77', top.cpp:77) [207]  (0.331 ns)
	'select' operation 1 bit ('select_ln77', top.cpp:77) [214]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_2', top.cpp:77) [219]  (0.000 ns)
	'or' operation 1 bit ('or_ln77', top.cpp:77) [220]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_3', top.cpp:77) [222]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_1', top.cpp:77) [228]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_3', top.cpp:77) [229]  (0.435 ns)

 <State 3>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln77_2', top.cpp:77) [281]  (3.387 ns)
	'add' operation 24 bit ('add_ln77_2', top.cpp:77) [287]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77_10', top.cpp:77) [289]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_12', top.cpp:77) [290]  (0.331 ns)
	'select' operation 1 bit ('select_ln77_9', top.cpp:77) [300]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_16', top.cpp:77) [306]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_34', top.cpp:77) [307]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_14', top.cpp:77) [308]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_17', top.cpp:77) [309]  (0.000 ns)
	'or' operation 1 bit ('or_ln77_5', top.cpp:77) [311]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_11', top.cpp:77) [312]  (0.435 ns)

 <State 4>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln77_4', top.cpp:77) [363]  (3.387 ns)
	'add' operation 24 bit ('add_ln77_4', top.cpp:77) [369]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77_20', top.cpp:77) [371]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_24', top.cpp:77) [372]  (0.331 ns)
	'select' operation 1 bit ('select_ln77_16', top.cpp:77) [379]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_22', top.cpp:77) [384]  (0.000 ns)
	'or' operation 1 bit ('or_ln77_8', top.cpp:77) [385]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_27', top.cpp:77) [387]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_9', top.cpp:77) [393]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_19', top.cpp:77) [394]  (0.435 ns)

 <State 5>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln77_6', top.cpp:77) [444]  (3.387 ns)
	'add' operation 24 bit ('add_ln77_6', top.cpp:77) [450]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77_30', top.cpp:77) [452]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_36', top.cpp:77) [453]  (0.331 ns)
	'select' operation 1 bit ('select_ln77_24', top.cpp:77) [460]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_32', top.cpp:77) [465]  (0.000 ns)
	'or' operation 1 bit ('or_ln77_12', top.cpp:77) [466]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_39', top.cpp:77) [468]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_13', top.cpp:77) [474]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_27', top.cpp:77) [475]  (0.435 ns)

 <State 6>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln77_8', top.cpp:77) [525]  (3.387 ns)
	'add' operation 24 bit ('add_ln77_8', top.cpp:77) [531]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77_40', top.cpp:77) [533]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_48', top.cpp:77) [534]  (0.331 ns)
	'select' operation 1 bit ('select_ln77_32', top.cpp:77) [541]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_42', top.cpp:77) [546]  (0.000 ns)
	'or' operation 1 bit ('or_ln77_16', top.cpp:77) [547]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_51', top.cpp:77) [549]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_17', top.cpp:77) [555]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_35', top.cpp:77) [556]  (0.435 ns)

 <State 7>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln77_10', top.cpp:77) [607]  (3.387 ns)
	'add' operation 24 bit ('add_ln77_10', top.cpp:77) [613]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77_50', top.cpp:77) [615]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_60', top.cpp:77) [616]  (0.331 ns)
	'select' operation 1 bit ('select_ln77_40', top.cpp:77) [623]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_52', top.cpp:77) [628]  (0.000 ns)
	'or' operation 1 bit ('or_ln77_20', top.cpp:77) [629]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_63', top.cpp:77) [631]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_21', top.cpp:77) [637]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_43', top.cpp:77) [638]  (0.435 ns)

 <State 8>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln77_12', top.cpp:77) [687]  (3.387 ns)
	'add' operation 24 bit ('add_ln77_12', top.cpp:77) [693]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77_60', top.cpp:77) [695]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_72', top.cpp:77) [696]  (0.331 ns)
	'select' operation 1 bit ('select_ln77_48', top.cpp:77) [703]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_62', top.cpp:77) [708]  (0.000 ns)
	'or' operation 1 bit ('or_ln77_24', top.cpp:77) [709]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_75', top.cpp:77) [711]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_25', top.cpp:77) [717]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_51', top.cpp:77) [718]  (0.435 ns)

 <State 9>: 5.925ns
The critical path consists of the following:
	'mul' operation 48 bit ('mul_ln77_14', top.cpp:77) [767]  (3.387 ns)
	'add' operation 24 bit ('add_ln77_14', top.cpp:77) [773]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln77_70', top.cpp:77) [775]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_84', top.cpp:77) [776]  (0.331 ns)
	'select' operation 1 bit ('select_ln77_56', top.cpp:77) [783]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln77_72', top.cpp:77) [788]  (0.000 ns)
	'or' operation 1 bit ('or_ln77_28', top.cpp:77) [789]  (0.000 ns)
	'and' operation 1 bit ('and_ln77_87', top.cpp:77) [791]  (0.331 ns)
	'or' operation 1 bit ('or_ln77_29', top.cpp:77) [797]  (0.331 ns)
	'select' operation 24 bit ('select_ln77_59', top.cpp:77) [798]  (0.435 ns)

 <State 10>: 1.352ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('C_addr_14', top.cpp:77) [762]  (0.000 ns)
	'store' operation 0 bit ('store_ln77', top.cpp:77) of variable 'select_ln77_59', top.cpp:77 on array 'C' [799]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
