{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509061043262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509061043282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 18:37:23 2017 " "Processing started: Thu Oct 26 18:37:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509061043282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061043282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_test -c fsm_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_test -c fsm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061043282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509061044305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509061044305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-arq " "Found design unit 1: clk_div-arq" {  } { { "../clk_div.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063726 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-arq " "Found design unit 1: MAC-arq" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063731 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/sieteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/sieteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteseg-arq " "Found design unit 1: sieteseg-arq" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063735 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteseg " "Found entity 1: sieteseg" {  } { { "../sieteseg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-arq " "Found design unit 1: REG-arq" {  } { { "../REG.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/REG.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063740 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../REG.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arq " "Found design unit 1: FSM-arq" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063745 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fir_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/uninorte/documents/fir_10/fir_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_package " "Found design unit 1: FIR_package" {  } { { "../FIR_package.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/fir_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/fir_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_10-arq " "Found design unit 1: FIR_10-arq" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063755 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_10 " "Found entity 1: FIR_10" {  } { { "../FIR_10.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/data_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/data_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Gen-arq " "Found design unit 1: Data_Gen-arq" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Gen " "Found entity 1: Data_Gen" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/clk_div_mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/clk_div_mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_mac-arq " "Found design unit 1: clk_div_mac-arq" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063766 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mac " "Found entity 1: clk_div_mac" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/clk_div_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/clk_div_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_data-arq " "Found design unit 1: clk_div_data-arq" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_data.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063771 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_data " "Found entity 1: clk_div_data" {  } { { "../clk_div_data.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/uninorte/documents/fir_10/bcd27seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/uninorte/documents/fir_10/bcd27seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd27seg-arq " "Found design unit 1: bcd27seg-arq" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/bcd27seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063776 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd27seg " "Found entity 1: bcd27seg" {  } { { "../bcd27seg.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/bcd27seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_test-arq " "Found design unit 1: fsm_test-arq" {  } { { "fsm_test.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063781 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_test " "Found entity 1: fsm_test" {  } { { "fsm_test.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061063781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_test " "Elaborating entity \"fsm_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509061063937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mac clk_div_mac:CLOCK_MAC " "Elaborating entity \"clk_div_mac\" for hierarchy \"clk_div_mac:CLOCK_MAC\"" {  } { { "fsm_test.vhd" "CLOCK_MAC" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Gen Data_Gen:U0 " "Elaborating entity \"Data_Gen\" for hierarchy \"Data_Gen:U0\"" {  } { { "fsm_test.vhd" "U0" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_10 FIR_10:U1 " "Elaborating entity \"FIR_10\" for hierarchy \"FIR_10:U1\"" {  } { { "fsm_test.vhd" "U1" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div FIR_10:U1\|clk_div:CLK_D " "Elaborating entity \"clk_div\" for hierarchy \"FIR_10:U1\|clk_div:CLK_D\"" {  } { { "../FIR_10.vhd" "CLK_D" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG FIR_10:U1\|REG:REG0 " "Elaborating entity \"REG\" for hierarchy \"FIR_10:U1\|REG:REG0\"" {  } { { "../FIR_10.vhd" "REG0" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC FIR_10:U1\|MAC:MAC_PROCESS " "Elaborating entity \"MAC\" for hierarchy \"FIR_10:U1\|MAC:MAC_PROCESS\"" {  } { { "../FIR_10.vhd" "MAC_PROCESS" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FIR_10:U1\|FSM:FSM_PROCESS " "Elaborating entity \"FSM\" for hierarchy \"FIR_10:U1\|FSM:FSM_PROCESS\"" {  } { { "../FIR_10.vhd" "FSM_PROCESS" { Text "C:/Users/uninorte/Documents/FIR_10/FIR_10.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063961 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out FSM.vhd(34) " "VHDL Process Statement warning at FSM.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] FSM.vhd(34) " "Inferred latch for \"data_out\[0\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] FSM.vhd(34) " "Inferred latch for \"data_out\[1\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] FSM.vhd(34) " "Inferred latch for \"data_out\[2\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] FSM.vhd(34) " "Inferred latch for \"data_out\[3\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] FSM.vhd(34) " "Inferred latch for \"data_out\[4\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] FSM.vhd(34) " "Inferred latch for \"data_out\[5\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] FSM.vhd(34) " "Inferred latch for \"data_out\[6\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] FSM.vhd(34) " "Inferred latch for \"data_out\[7\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] FSM.vhd(34) " "Inferred latch for \"data_out\[8\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] FSM.vhd(34) " "Inferred latch for \"data_out\[9\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] FSM.vhd(34) " "Inferred latch for \"data_out\[10\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] FSM.vhd(34) " "Inferred latch for \"data_out\[11\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] FSM.vhd(34) " "Inferred latch for \"data_out\[12\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] FSM.vhd(34) " "Inferred latch for \"data_out\[13\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] FSM.vhd(34) " "Inferred latch for \"data_out\[14\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] FSM.vhd(34) " "Inferred latch for \"data_out\[15\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063964 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] FSM.vhd(34) " "Inferred latch for \"data_out\[16\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] FSM.vhd(34) " "Inferred latch for \"data_out\[17\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] FSM.vhd(34) " "Inferred latch for \"data_out\[18\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] FSM.vhd(34) " "Inferred latch for \"data_out\[19\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] FSM.vhd(34) " "Inferred latch for \"data_out\[20\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] FSM.vhd(34) " "Inferred latch for \"data_out\[21\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] FSM.vhd(34) " "Inferred latch for \"data_out\[22\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] FSM.vhd(34) " "Inferred latch for \"data_out\[23\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] FSM.vhd(34) " "Inferred latch for \"data_out\[24\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] FSM.vhd(34) " "Inferred latch for \"data_out\[25\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] FSM.vhd(34) " "Inferred latch for \"data_out\[26\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] FSM.vhd(34) " "Inferred latch for \"data_out\[27\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] FSM.vhd(34) " "Inferred latch for \"data_out\[28\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] FSM.vhd(34) " "Inferred latch for \"data_out\[29\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] FSM.vhd(34) " "Inferred latch for \"data_out\[30\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] FSM.vhd(34) " "Inferred latch for \"data_out\[31\]\" at FSM.vhd(34)" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061063965 "|fsm_test|FIR_10:U1|FSM:FSM_PROCESS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteseg sieteseg:HEX " "Elaborating entity \"sieteseg\" for hierarchy \"sieteseg:HEX\"" {  } { { "fsm_test.vhd" "HEX" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd27seg sieteseg:HEX\|bcd27seg:D0 " "Elaborating entity \"bcd27seg\" for hierarchy \"sieteseg:HEX\|bcd27seg:D0\"" {  } { { "../sieteseg.vhd" "D0" { Text "C:/Users/uninorte/Documents/FIR_10/sieteseg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061063970 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR_10:U1\|MAC:MAC_PROCESS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR_10:U1\|MAC:MAC_PROCESS\|Mult0\"" {  } { { "../MAC.vhd" "Mult0" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509061064663 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509061064663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0\"" {  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061064811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR_10:U1\|MAC:MAC_PROCESS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509061064811 ""}  } { { "../MAC.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/MAC.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509061064811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e4t " "Found entity 1: mult_e4t" {  } { { "db/mult_e4t.tdf" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/db/mult_e4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509061064926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061064926 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 9 -1 0 } } { "../clk_div.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div.vhd" 9 -1 0 } } { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509061065546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509061065546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509061065789 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[0\] High " "Register Data_Gen:U0\|counter\[0\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509061066053 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[1\] High " "Register Data_Gen:U0\|counter\[1\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509061066053 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[2\] High " "Register Data_Gen:U0\|counter\[2\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509061066053 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Data_Gen:U0\|counter\[3\] High " "Register Data_Gen:U0\|counter\[3\] will power up to High" {  } { { "../Data_Gen.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/Data_Gen.vhd" 23 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1509061066053 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1509061066053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509061066907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509061066907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509061067120 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509061067120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509061067120 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509061067120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509061067120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509061067163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 18:37:47 2017 " "Processing ended: Thu Oct 26 18:37:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509061067163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509061067163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509061067163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509061067163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509061071895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509061071915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 18:37:50 2017 " "Processing started: Thu Oct 26 18:37:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509061071915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509061071915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fsm_test -c fsm_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fsm_test -c fsm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509061071916 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509061072555 ""}
{ "Info" "0" "" "Project  = fsm_test" {  } {  } 0 0 "Project  = fsm_test" 0 0 "Fitter" 0 0 1509061072556 ""}
{ "Info" "0" "" "Revision = fsm_test" {  } {  } 0 0 "Revision = fsm_test" 0 0 "Fitter" 0 0 1509061072556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1509061072715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509061072717 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fsm_test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fsm_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509061072744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509061072872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509061072873 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509061073478 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509061073485 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509061073766 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509061073766 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509061073770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509061073770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509061073770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509061073770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509061073770 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509061073770 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509061073773 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1509061075615 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm_test.sdc " "Synopsys Design Constraints File file not found: 'fsm_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1509061075615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1509061075616 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1509061075623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1509061075624 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1509061075624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509061075664 ""}  } { { "fsm_test.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509061075664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_mac:CLOCK_MAC\|clk_out  " "Automatically promoted node clk_div_mac:CLOCK_MAC\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509061075664 ""}  } { { "../clk_div_mac.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div_mac.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509061075664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "Automatically promoted node FIR_10:U1\|FSM:FSM_PROCESS\|state.M " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509061075664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FIR_10:U1\|FSM:FSM_PROCESS\|state~30 " "Destination node FIR_10:U1\|FSM:FSM_PROCESS\|state~30" {  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509061075664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "READY_SIGN~output " "Destination node READY_SIGN~output" {  } { { "fsm_test.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM_test/fsm_test.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509061075664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509061075664 ""}  } { { "../FSM.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/FSM.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509061075664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FIR_10:U1\|clk_div:CLK_D\|clk_out  " "Automatically promoted node FIR_10:U1\|clk_div:CLK_D\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509061075664 ""}  } { { "../clk_div.vhd" "" { Text "C:/Users/uninorte/Documents/FIR_10/clk_div.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509061075664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509061076060 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509061076061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509061076062 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509061076063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509061076065 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509061076066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509061076092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "19 Embedded multiplier block " "Packed 19 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509061076093 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1509061076093 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509061076093 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509061076262 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509061076273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509061082198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509061082437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509061082504 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509061088296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509061088296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509061088772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X92_Y24 X103_Y36 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36" {  } { { "loc" "" { Generic "C:/Users/uninorte/Documents/FIR_10/FSM_test/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y24 to location X103_Y36"} { { 12 { 0 ""} 92 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509061094212 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509061094212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509061097745 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509061097745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509061097749 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509061097958 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509061097977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509061098430 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509061098430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509061098840 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509061099479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uninorte/Documents/FIR_10/FSM_test/output_files/fsm_test.fit.smsg " "Generated suppressed messages file C:/Users/uninorte/Documents/FIR_10/FSM_test/output_files/fsm_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509061100305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1233 " "Peak virtual memory: 1233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509061100910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 18:38:20 2017 " "Processing ended: Thu Oct 26 18:38:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509061100910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509061100910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509061100910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509061100910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509061105256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509061105276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 18:38:25 2017 " "Processing started: Thu Oct 26 18:38:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509061105276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509061105276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fsm_test -c fsm_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fsm_test -c fsm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509061105276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1509061106225 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509061110669 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509061110831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509061111232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 18:38:31 2017 " "Processing ended: Thu Oct 26 18:38:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509061111232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509061111232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509061111232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509061111232 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1509061111913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509061115479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509061115508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 18:38:34 2017 " "Processing started: Thu Oct 26 18:38:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509061115508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061115508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fsm_test -c fsm_test " "Command: quartus_sta fsm_test -c fsm_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061115508 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509061116160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061116493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061116493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061116666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061116666 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117420 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fsm_test.sdc " "Synopsys Design Constraints File file not found: 'fsm_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117466 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117466 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_mac:CLOCK_MAC\|clk_out clk_div_mac:CLOCK_MAC\|clk_out " "create_clock -period 1.000 -name clk_div_mac:CLOCK_MAC\|clk_out clk_div_mac:CLOCK_MAC\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1509061117469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FIR_10:U1\|clk_div:CLK_D\|clk_out FIR_10:U1\|clk_div:CLK_D\|clk_out " "create_clock -period 1.000 -name FIR_10:U1\|clk_div:CLK_D\|clk_out FIR_10:U1\|clk_div:CLK_D\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1509061117469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1509061117469 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FIR_10:U1\|FSM:FSM_PROCESS\|state.M FIR_10:U1\|FSM:FSM_PROCESS\|state.M " "create_clock -period 1.000 -name FIR_10:U1\|FSM:FSM_PROCESS\|state.M FIR_10:U1\|FSM:FSM_PROCESS\|state.M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1509061117469 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117469 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117474 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509061117475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509061117503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1509061117565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.347 " "Worst-case setup slack is -6.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.347            -329.631 clk_div_mac:CLOCK_MAC\|clk_out  " "   -6.347            -329.631 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992             -67.259 clk  " "   -2.992             -67.259 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403             -35.245 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "   -2.403             -35.245 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.665              -2.240 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "   -0.665              -2.240 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk_div_mac:CLOCK_MAC\|clk_out  " "    0.156               0.000 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "    0.234               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "    0.406               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 clk  " "    0.558               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -193.210 clk_div_mac:CLOCK_MAC\|clk_out  " "   -3.000            -193.210 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.840 clk  " "   -3.000             -33.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "   -1.285              -6.425 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "    0.362               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061117601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509061117734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061117772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118234 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1509061118347 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.538 " "Worst-case setup slack is -5.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.538            -288.725 clk_div_mac:CLOCK_MAC\|clk_out  " "   -5.538            -288.725 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702             -60.749 clk  " "   -2.702             -60.749 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218             -30.877 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "   -2.218             -30.877 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -1.671 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "   -0.502              -1.671 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk_div_mac:CLOCK_MAC\|clk_out  " "    0.172               0.000 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "    0.221               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "    0.356               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 clk  " "    0.499               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -193.210 clk_div_mac:CLOCK_MAC\|clk_out  " "   -3.000            -193.210 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.840 clk  " "   -3.000             -33.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -6.425 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "   -1.285              -6.425 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "    0.444               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118398 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509061118602 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118727 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1509061118730 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.672 " "Worst-case setup slack is -2.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.672            -103.749 clk_div_mac:CLOCK_MAC\|clk_out  " "   -2.672            -103.749 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931             -19.902 clk  " "   -0.931             -19.902 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709              -2.537 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "   -0.709              -2.537 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "    0.187               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.014 " "Worst-case hold slack is -0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.056 clk_div_mac:CLOCK_MAC\|clk_out  " "   -0.014              -0.056 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "    0.055               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "    0.180               0.000 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 clk  " "    0.258               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.707 clk  " "   -3.000             -28.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -125.000 clk_div_mac:CLOCK_MAC\|clk_out  " "   -1.000            -125.000 clk_div_mac:CLOCK_MAC\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 FIR_10:U1\|clk_div:CLK_D\|clk_out  " "   -1.000              -5.000 FIR_10:U1\|clk_div:CLK_D\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M  " "    0.287               0.000 FIR_10:U1\|FSM:FSM_PROCESS\|state.M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509061118780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061118780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061119556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061119558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509061119712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 18:38:39 2017 " "Processing ended: Thu Oct 26 18:38:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509061119712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509061119712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509061119712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061119712 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509061120565 ""}
