Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Oct  7 18:33:23 2018
| Host         : khushal-MS-7B48 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   657 |
| Unused register locations in slices containing registers |  1834 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1607 |          559 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1670 |          689 |
| Yes          | No                    | No                     |            8840 |         2744 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2361 |          668 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                   Enable Signal                                                                                                                  |                                                                                                                Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_b                                                                                    | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_b[7]_i_1_n_0                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                   | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                         | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_b                                                                                    | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_b[6]_i_1_n_0                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_a                                                                                    | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_a[6]_i_1_n_0                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                             |                                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_a                                                                                    | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_1/gen_AB_reg_slice.payload_a[7]_i_1_n_0                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                          |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                  |                                                                                                                                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                              |                                                                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                              | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_6/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_1/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_7/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_4/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_3/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[0]_0[0]                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_5/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[32]_i_1_n_0                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4][0]                                                                         | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_2/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/t_V_5_reg_283[3]_i_2_n_2                                                                                                                                                                                                  | design_1_i/hats_0/inst/t_V_5_reg_283                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/loc_sum_V_U/hats_loc_sum_V_ram_u/t_V_reg_261_reg[0]_0[0]                                                                                                                                                                  | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK/GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/p_0_out                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/tmp_3_reg_732_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/k_V_reg_727[3]_i_1_n_2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                       | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[4]_i_1_n_0                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/hist_V_addr_3_reg_714_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/j_reg_2240                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/tmp_29_reg_638[7]_i_1_n_2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/tmp_34_reg_655                                                                                                                                                                                                            |                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/rdata[23]_i_1_n_2                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                    | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7][0]                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0]_0[0]                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SS[0]                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/cnt_V_U/hats_cnt_V_ram_u/ram_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/cntmem_V_load_reg_650[15]_i_1_n_2                                                                                                                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/xbar/inst/areset_r                                                                                                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                7 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_3_reg_2570                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_5_reg_3010                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_4_reg_2790                                                                                               |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_2_reg_2350                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_1_reg_2130                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_1900                                                                                                                                                        |                                                                                                                                                                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/events_read                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/agg_result_V_1_6_reg_3230                                                                                               |                                                                                                                                                                                                                                                |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/r_V_1_reg_688_reg[10]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                    |                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/reg_3331                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                         |                                                                                                                                                                                                                                                |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hist_V_ce0                                                                                                                                                                     |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/tmp_34_reg_7090                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                  |                                                                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                |                                                                                                                                                                                                                                                |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                |                                                                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/ap_reg_grp_svm_fu_246_ap_start0                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                7 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/areset_r                                                                                                                                                                              |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_3/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_7/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_1/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_0/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_6/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_4/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/hist_V_U/computeHistogram_dEe_ram_U/t_V_reg_235_reg[0]                                                                                                                                        | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_2/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/cntmem_V_U/hats_cntmem_V_ram_u/cntmem_V_ce01                                                                                                                                                                              |                                                                                                                                                                                                                                                |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_computeHistogram_fu_294_memory_x_V_ce0                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/t_V_3_reg_272[14]_i_2_n_2                                                                                                                                                                                                 | design_1_i/hats_5/inst/t_V_3_reg_2720                                                                                                                                                                                                          |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/p_7_in                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1_n_0                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                   |                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/SR[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/int_size_V[15]_i_1_n_2                                                                                                                                                                              | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               |                                                                                                                                                                                                                                                |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/tmp_5_reg_747                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                                              | design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                               |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                      |                                                                                                                                                                                                                                                |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_4/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                3 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_5/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_7/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/tmp_24_reg_633[20]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_data_fifo_6/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                         |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                           |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_2/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_7/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/ap_return_preg[22]_i_1_n_2                                                                                                                                                     | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_3/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_4/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_5/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_6/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/dividend0[22]_i_1_n_2                                                                                                                                               |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_2/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                            |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_1/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_7/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_0/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_4/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U6/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_5/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_6/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U7/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1bkb_U1/hats_mac_muladd_1bkb_DSP48_0_U/p_0                                                                                                                     | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/agg_result_V_1_reg_190[23]_i_1_n_2                                                                                                                                           |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/p_0_in                                                                                                                                                                         |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U2/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U3/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/hats_sdiv_24ns_17eOg_div_u_0/quot_reg[0][0]                                                                                                                           |                                                                                                                                                                                                                                                |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/ap_done                                                                                                                                                                                             | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U4/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/hats_mac_muladd_1cud_U5/hats_mac_muladd_1cud_DSP48_1_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/p_Val2_s_fu_12604_out                                                                                                                                                                                                     | design_1_i/hats_3/inst/t_V_5_reg_283                                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               13 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               13 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               14 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               13 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               11 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               13 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/grp_svm_fu_246/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                |               12 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[31]_4[0]                                                                                                                                         | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr_reg[6]_0[0]                                                                                                                                          | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                      | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                         |               11 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                         |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[19]_i_2_n_0                                                                                                                             |                                                                                                                                                                                                                                                |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_keep[11]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_keep[15]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_keep[7]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                  |                                                                                                                                                                                                                                                |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                             |                                                                                                                                                                                                                                                |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                      |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_b_1                                                                                  |                                                                                                                                                                                                                                                |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2_n_0                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1_n_0                                                                                                      |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_tdest_routing.gen_tdest_decoder.axisc_register_slice_0/gen_AB_reg_slice.payload_a_0                                                                                  |                                                                                                                                                                                                                                                |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last                                                                                                                                          |                                                                                                                                                                                                                                                |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |                8 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |               10 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/grp_computeHistogram_fu_294/tmp_29_reg_635                                                                                                                                                                                |                                                                                                                                                                                                                                                |               12 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |               10 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |               17 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |               20 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |               13 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                         |                                                                                                                                                                                                                                                |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_5/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |               14 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_4/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_7/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_6/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_3/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_0/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_2/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hats_1/inst/hats_sdiv_24ns_17eOg_U22/hats_sdiv_24ns_17eOg_div_U/start0                                                                                                                                                                |                                                                                                                                                                                                                                                |                9 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                |                                                                                                                                                                                                                                                |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                  |                                                                                                                                                                                                                                                |               12 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               24 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               26 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                  |                                                                                                                                                                                                                                                |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                    |                                                                                                                                                                                                                                                |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               24 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               23 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                       |                                                                                                                                                                                                                                                |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               26 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                       |                                                                                                                                                                                                                                                |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               25 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               24 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data_0                                                                                                                                    |                                                                                                                                                                                                                                                |               24 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                           |               12 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sinit                                                                                                                                                                          |               29 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_3/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               53 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_7/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               50 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_6/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               54 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_5/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               54 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_0/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               53 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_4/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               54 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_1/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               55 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | design_1_i/hats_2/inst/hats_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                      |               54 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m00_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               35 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m07_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               46 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m01_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               37 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m02_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               41 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m06_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               36 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m03_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               38 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m04_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               30 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axis_interconnect_0/m05_couplers/auto_us/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                      |                                                                                                                                                                                                                                                |               39 |            184 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |              575 |           1625 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     2 |
| 3      |                     3 |
| 4      |                    92 |
| 5      |                    13 |
| 6      |                    19 |
| 8      |                    28 |
| 9      |                    19 |
| 10     |                    65 |
| 11     |                     9 |
| 12     |                    29 |
| 13     |                    11 |
| 14     |                    19 |
| 15     |                    42 |
| 16+    |                   299 |
+--------+-----------------------+


