{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694475513290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694475513291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 17:38:33 2023 " "Processing started: Mon Sep 11 17:38:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694475513291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475513291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prueba -c Prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475513291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694475513388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694475513388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "../../Elementos/Timer/Timer.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../Elementos/Timer/Timer.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475518631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojMS-Behavioral " "Found design unit 1: RelojMS-Behavioral" {  } { { "../../Elementos/RelojMs/RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518631 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojMS " "Found entity 1: RelojMS" {  } { { "../../Elementos/RelojMs/RelojMS.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/RelojMs/RelojMS.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475518631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "../../Elementos/Divisor/Divisor.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "../../Elementos/Divisor/Divisor.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Divisor/Divisor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475518632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prueba-Behavioral " "Found design unit 1: Prueba-Behavioral" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518632 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prueba " "Found entity 1: Prueba" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694475518632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475518632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prueba " "Elaborating entity \"Prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694475518655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:Inst_Divisor " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:Inst_Divisor\"" {  } { { "Prueba.vhd" "Inst_Divisor" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694475518659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RelojMS RelojMS:Inst_RelojMS " "Elaborating entity \"RelojMS\" for hierarchy \"RelojMS:Inst_RelojMS\"" {  } { { "Prueba.vhd" "Inst_RelojMS" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694475518661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:Inst_Timer " "Elaborating entity \"Timer\" for hierarchy \"Timer:Inst_Timer\"" {  } { { "Prueba.vhd" "Inst_Timer" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694475518664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cuenta Timer.vhd(36) " "Verilog HDL or VHDL warning at Timer.vhd(36): object \"cuenta\" assigned a value but never read" {  } { { "../../Elementos/Timer/Timer.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Elementos/Timer/Timer.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1694475518664 "|Prueba|Timer:Inst_Timer"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r GND " "Pin \"r\" is stuck at GND" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1694475518855 "|Prueba|r"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1694475518855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694475518883 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1694475519028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694475519083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694475519083 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694475519099 "|Prueba|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694475519099 "|Prueba|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694475519099 "|Prueba|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "Prueba.vhd" "" { Text "/home/suaz/Documentos/Escuela/VLSI/lib/Practica_3/Prueba/Prueba.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694475519099 "|Prueba|sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694475519099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694475519100 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694475519100 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694475519100 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694475519100 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694475519104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 17:38:39 2023 " "Processing ended: Mon Sep 11 17:38:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694475519104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694475519104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694475519104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694475519104 ""}
