$date
	Sun Oct 23 02:44:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#343026
b1101 &
b1101 %
1$
b1101 !
1"
#343027
0"
#343030
b101000 &
b101000 %
#343034
b10100 &
b10100 %
#343038
b1010 &
b1010 %
#343042
b101 &
b101 %
#343046
b10000 &
b10000 %
#343050
b1000 &
b1000 %
#343054
b100 &
b100 %
#343058
b10 &
b10 %
#343062
b1 &
1#
b1 %
#343066
b0 &
b0 %
0#
0$
#1358584
b1 !
1"
#1358586
b1 &
b1 %
1$
#1358587
0"
#1358590
1#
#1358594
b0 &
b0 %
0#
0$
#2332826
b1110 &
b1110 %
1$
b1110 !
1"
#2332827
0"
#2332830
b111 &
b111 %
#2332834
b10110 &
b10110 %
#2332838
b1011 &
b1011 %
#2332842
b100010 &
b100010 %
#2332846
b10001 &
b10001 %
#2332850
b110100 &
b110100 %
#2332854
b11010 &
b11010 %
#2332858
b1101 &
b1101 %
#2332862
b101000 &
b101000 %
#2332866
b10100 &
b10100 %
#2332870
b1010 &
b1010 %
#2332874
b101 &
b101 %
#2332878
b10000 &
b10000 %
#2332882
b1000 &
b1000 %
#2332886
b100 &
b100 %
#2332890
b10 &
b10 %
#2332894
b1 &
1#
b1 %
#2332898
b0 &
b0 %
0#
0$
#4500012
