{"extract_width":[[31,25],[1,1],[31,25],[1,0],[4,4],[0,0]],"name":["RTL.latched_rd","ILA.x31","__auxvar25__delay_d_1","RTL.mem_state","__auxvar85__recorder_sn_condmet","RTL.reg_pc","RTL.trap","RTL.instr_lui","RTL.cpuregs[31]","RTL.instr_rdcycleh","__auxvar84__recorder","__START__","RTL.decoder_pseudo_trigger_q","RTL.instr_rdinstrh","RTL.instr_jalr","__auxvar85__recorder","RTL.next_insn_opcode","RTL.mem_do_wdata","RTL.rvfi_valid","__auxvar84__recorder_sn_condmet","RTL.mem_do_rinst","RTL.instr_rdinstr","RTL.instr_rdcycle","RTL.dbg_valid_insn","__auxvar98__recorder_sn_condmet","RTL.is_lui_auipc_jal","RTL.is_beq_bne_blt_bge_bltu_bgeu","RTL.mem_do_rdata","__RESETED__","__STARTED__","__auxvar98__recorder","RTL.dbg_next","RTL.mem_valid","RTL.mem_do_prefetch","__ENDED__","RTL.cpu_state"],"name_to_extract":["RTL.next_insn_opcode","__auxvar85__recorder","__auxvar98__recorder","RTL.reg_pc","RTL.latched_rd","RTL.latched_rd"],"value":["#b10000","#b11111111111111111111111111111110","#b0","#b00","#b0","#b11111111111111111111111111111100","#b0","#b1","#b11111111111111111111111111111110","#b0","#b11111111111111111111111111111110","#b1","#b0","#b0","#b0","#b11111111111111111111111111111110","#b00000001111111111000111110110011","#b0","#b1","#b0","#b0","#b0","#b0","#b1","#b0","#b1","#b0","#b0","#b1","#b0","#b00000001111111111000111110110011","#b1","#b0","#b1","#b0","#b00100000"]}
