v 20100214 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 15900 1600 5 10 1 1 0 0 1
file=pandadaq_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Mark Haun
}
T 19900 1600 9 10 1 0 0 0 1
A
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
4
T 15900 2000 9 10 1 0 0 0 1
Panda DAQ:  Power supply, decoupling, aux I/O
N 18350 3450 18350 11550 4
N 18750 8100 18350 8100 4
N 18750 11550 18350 11550 4
N 20550 3450 20550 11550 4
N 20150 11550 20550 11550 4
N 20150 8100 20550 8100 4
C 15850 10900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 15900 11100 16200 11100 3 0 0 0 -1 -1
P 16050 10900 16050 11100 1 0 0
{
T 16100 10950 5 6 0 1 0 0 1
pinnumber=1
T 16100 10950 5 6 0 0 0 0 1
pinseq=1
T 16100 10950 5 6 0 1 0 0 1
pinlabel=1
T 16100 10950 5 6 0 1 0 0 1
pintype=pwr
}
T 16150 10900 8 8 0 0 0 0 1
net=+3.3V:1
T 15925 11150 9 8 1 0 0 0 1
+3.3V
]
N 20450 11150 20150 11150 4
N 20450 7700 20150 7700 4
N 18450 7700 18750 7700 4
N 18450 11150 18750 11150 4
C 21050 13050 1 0 0 EMBEDDEDoutput-1.sym
[
L 21750 13050 21250 13050 3 0 0 0 -1 -1
L 21850 13150 21750 13050 3 0 0 0 -1 -1
L 21750 13250 21850 13150 3 0 0 0 -1 -1
L 21250 13250 21750 13250 3 0 0 0 -1 -1
L 21250 13250 21250 13050 3 0 0 0 -1 -1
P 21050 13150 21250 13150 1 0 0
{
T 21300 13100 5 6 0 0 0 0 1
pinseq=1
T 21300 13100 5 6 0 1 0 0 1
pinnumber=1
}
T 21150 13350 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 13350 5 10 0 0 0 0 1
device=OUTPUT
T 21950 13050 5 10 1 1 0 0 1
value=JB4
T 21050 13050 5 10 0 1 180 0 1
net=JB4:1
}
C 21050 12650 1 0 0 EMBEDDEDoutput-1.sym
[
P 21050 12750 21250 12750 1 0 0
{
T 21300 12700 5 6 0 1 0 0 1
pinnumber=1
T 21300 12700 5 6 0 0 0 0 1
pinseq=1
}
L 21250 12850 21250 12650 3 0 0 0 -1 -1
L 21250 12850 21750 12850 3 0 0 0 -1 -1
L 21750 12850 21850 12750 3 0 0 0 -1 -1
L 21850 12750 21750 12650 3 0 0 0 -1 -1
L 21750 12650 21250 12650 3 0 0 0 -1 -1
T 21150 12950 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 12950 5 10 0 0 0 0 1
device=OUTPUT
T 21950 12650 5 10 1 1 0 0 1
value=JB5
T 21050 12650 5 10 0 1 180 0 1
net=JB5:1
}
C 21050 12250 1 0 0 EMBEDDEDoutput-1.sym
[
P 21050 12350 21250 12350 1 0 0
{
T 21300 12300 5 6 0 1 0 0 1
pinnumber=1
T 21300 12300 5 6 0 0 0 0 1
pinseq=1
}
L 21250 12450 21250 12250 3 0 0 0 -1 -1
L 21250 12450 21750 12450 3 0 0 0 -1 -1
L 21750 12450 21850 12350 3 0 0 0 -1 -1
L 21850 12350 21750 12250 3 0 0 0 -1 -1
L 21750 12250 21250 12250 3 0 0 0 -1 -1
T 21150 12550 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 12550 5 10 0 0 0 0 1
device=OUTPUT
T 21950 12250 5 10 1 1 0 0 1
value=JB6
T 21050 12250 5 10 0 1 180 0 1
net=JB6:1
}
C 21050 11850 1 0 0 EMBEDDEDoutput-1.sym
[
P 21050 11950 21250 11950 1 0 0
{
T 21300 11900 5 6 0 1 0 0 1
pinnumber=1
T 21300 11900 5 6 0 0 0 0 1
pinseq=1
}
L 21250 12050 21250 11850 3 0 0 0 -1 -1
L 21250 12050 21750 12050 3 0 0 0 -1 -1
L 21750 12050 21850 11950 3 0 0 0 -1 -1
L 21850 11950 21750 11850 3 0 0 0 -1 -1
L 21750 11850 21250 11850 3 0 0 0 -1 -1
T 21150 12150 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 12150 5 10 0 0 0 0 1
device=OUTPUT
T 21950 11850 5 10 1 1 0 0 1
value=JB7
T 21050 11850 5 10 0 1 180 0 1
net=JB7:1
}
C 21050 9600 1 0 0 EMBEDDEDoutput-1.sym
[
L 21750 9600 21250 9600 3 0 0 0 -1 -1
L 21850 9700 21750 9600 3 0 0 0 -1 -1
L 21750 9800 21850 9700 3 0 0 0 -1 -1
L 21250 9800 21750 9800 3 0 0 0 -1 -1
L 21250 9800 21250 9600 3 0 0 0 -1 -1
P 21050 9700 21250 9700 1 0 0
{
T 21300 9650 5 6 0 0 0 0 1
pinseq=1
T 21300 9650 5 6 0 1 0 0 1
pinnumber=1
}
T 21150 9900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 9900 5 10 0 0 0 0 1
device=OUTPUT
T 21950 9600 5 10 1 1 0 0 1
value=JC4
T 21050 9600 5 10 0 1 180 0 1
net=JC4:1
}
C 21050 9200 1 0 0 EMBEDDEDoutput-1.sym
[
P 21050 9300 21250 9300 1 0 0
{
T 21300 9250 5 6 0 1 0 0 1
pinnumber=1
T 21300 9250 5 6 0 0 0 0 1
pinseq=1
}
L 21250 9400 21250 9200 3 0 0 0 -1 -1
L 21250 9400 21750 9400 3 0 0 0 -1 -1
L 21750 9400 21850 9300 3 0 0 0 -1 -1
L 21850 9300 21750 9200 3 0 0 0 -1 -1
L 21750 9200 21250 9200 3 0 0 0 -1 -1
T 21150 9500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 9500 5 10 0 0 0 0 1
device=OUTPUT
T 21950 9200 5 10 1 1 0 0 1
value=JC5
T 21050 9200 5 10 0 1 180 0 1
net=JC5:1
}
C 21050 8800 1 0 0 EMBEDDEDoutput-1.sym
[
P 21050 8900 21250 8900 1 0 0
{
T 21300 8850 5 6 0 1 0 0 1
pinnumber=1
T 21300 8850 5 6 0 0 0 0 1
pinseq=1
}
L 21250 9000 21250 8800 3 0 0 0 -1 -1
L 21250 9000 21750 9000 3 0 0 0 -1 -1
L 21750 9000 21850 8900 3 0 0 0 -1 -1
L 21850 8900 21750 8800 3 0 0 0 -1 -1
L 21750 8800 21250 8800 3 0 0 0 -1 -1
T 21150 9100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 9100 5 10 0 0 0 0 1
device=OUTPUT
T 21950 8800 5 10 1 1 0 0 1
value=JC6
T 21050 8800 5 10 0 1 180 0 1
net=JC6:1
}
C 21050 8400 1 0 0 EMBEDDEDoutput-1.sym
[
P 21050 8500 21250 8500 1 0 0
{
T 21300 8450 5 6 0 1 0 0 1
pinnumber=1
T 21300 8450 5 6 0 0 0 0 1
pinseq=1
}
L 21250 8600 21250 8400 3 0 0 0 -1 -1
L 21250 8600 21750 8600 3 0 0 0 -1 -1
L 21750 8600 21850 8500 3 0 0 0 -1 -1
L 21850 8500 21750 8400 3 0 0 0 -1 -1
L 21750 8400 21250 8400 3 0 0 0 -1 -1
T 21150 8700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 21150 8700 5 10 0 0 0 0 1
device=OUTPUT
T 21950 8400 5 10 1 1 0 0 1
value=JC7
T 21050 8400 5 10 0 1 180 0 1
net=JC7:1
}
C 21350 16600 1 0 1 EMBEDDEDoutput-1.sym
[
L 20650 16600 21150 16600 3 0 0 0 -1 -1
L 20550 16700 20650 16600 3 0 0 0 -1 -1
L 20650 16800 20550 16700 3 0 0 0 -1 -1
L 21150 16800 20650 16800 3 0 0 0 -1 -1
L 21150 16800 21150 16600 3 0 0 0 -1 -1
P 21350 16700 21150 16700 1 0 0
{
T 21100 16650 5 6 0 0 0 6 1
pinseq=1
T 21100 16650 5 6 0 1 0 6 1
pinnumber=1
}
T 21250 16900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 21250 16900 5 10 0 0 0 6 1
device=OUTPUT
T 20450 16600 5 10 1 1 0 6 1
value=JA0
T 21350 16600 5 10 0 1 180 6 1
net=JA0:1
}
C 21350 16200 1 0 1 EMBEDDEDoutput-1.sym
[
P 21350 16300 21150 16300 1 0 0
{
T 21100 16250 5 6 0 1 0 6 1
pinnumber=1
T 21100 16250 5 6 0 0 0 6 1
pinseq=1
}
L 21150 16400 21150 16200 3 0 0 0 -1 -1
L 21150 16400 20650 16400 3 0 0 0 -1 -1
L 20650 16400 20550 16300 3 0 0 0 -1 -1
L 20550 16300 20650 16200 3 0 0 0 -1 -1
L 20650 16200 21150 16200 3 0 0 0 -1 -1
T 21250 16500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 21250 16500 5 10 0 0 0 6 1
device=OUTPUT
T 20450 16200 5 10 1 1 0 6 1
value=JA1
T 21350 16200 5 10 0 1 180 6 1
net=JA1:1
}
C 21350 15800 1 0 1 EMBEDDEDoutput-1.sym
[
P 21350 15900 21150 15900 1 0 0
{
T 21100 15850 5 6 0 1 0 6 1
pinnumber=1
T 21100 15850 5 6 0 0 0 6 1
pinseq=1
}
L 21150 16000 21150 15800 3 0 0 0 -1 -1
L 21150 16000 20650 16000 3 0 0 0 -1 -1
L 20650 16000 20550 15900 3 0 0 0 -1 -1
L 20550 15900 20650 15800 3 0 0 0 -1 -1
L 20650 15800 21150 15800 3 0 0 0 -1 -1
T 21250 16100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 21250 16100 5 10 0 0 0 6 1
device=OUTPUT
T 20450 15700 5 10 1 1 0 6 1
value=JA2
T 21350 15800 5 10 0 1 180 6 1
net=JA2:1
}
C 21350 15400 1 0 1 EMBEDDEDoutput-1.sym
[
P 21350 15500 21150 15500 1 0 0
{
T 21100 15450 5 6 0 1 0 6 1
pinnumber=1
T 21100 15450 5 6 0 0 0 6 1
pinseq=1
}
L 21150 15600 21150 15400 3 0 0 0 -1 -1
L 21150 15600 20650 15600 3 0 0 0 -1 -1
L 20650 15600 20550 15500 3 0 0 0 -1 -1
L 20550 15500 20650 15400 3 0 0 0 -1 -1
L 20650 15400 21150 15400 3 0 0 0 -1 -1
T 21250 15700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 21250 15700 5 10 0 0 0 6 1
device=OUTPUT
T 20450 15300 5 10 1 1 0 6 1
value=JA3
T 21350 15400 5 10 0 1 180 6 1
net=JA3:1
}
C 17850 13050 1 0 1 EMBEDDEDoutput-1.sym
[
P 17850 13150 17650 13150 1 0 0
{
T 17600 13100 5 6 0 1 0 6 1
pinnumber=1
T 17600 13100 5 6 0 0 0 6 1
pinseq=1
}
L 17650 13250 17650 13050 3 0 0 0 -1 -1
L 17650 13250 17150 13250 3 0 0 0 -1 -1
L 17150 13250 17050 13150 3 0 0 0 -1 -1
L 17050 13150 17150 13050 3 0 0 0 -1 -1
L 17150 13050 17650 13050 3 0 0 0 -1 -1
T 17750 13350 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 13350 5 10 0 0 0 6 1
device=OUTPUT
T 16950 13050 5 10 1 1 0 6 1
value=JB0
T 17850 13050 5 10 0 1 180 6 1
net=JB0:1
}
C 17850 12650 1 0 1 EMBEDDEDoutput-1.sym
[
L 17150 12650 17650 12650 3 0 0 0 -1 -1
L 17050 12750 17150 12650 3 0 0 0 -1 -1
L 17150 12850 17050 12750 3 0 0 0 -1 -1
L 17650 12850 17150 12850 3 0 0 0 -1 -1
L 17650 12850 17650 12650 3 0 0 0 -1 -1
P 17850 12750 17650 12750 1 0 0
{
T 17600 12700 5 6 0 0 0 6 1
pinseq=1
T 17600 12700 5 6 0 1 0 6 1
pinnumber=1
}
T 17750 12950 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 12950 5 10 0 0 0 6 1
device=OUTPUT
T 16950 12650 5 10 1 1 0 6 1
value=JB1
T 17850 12650 5 10 0 1 180 6 1
net=JB1:1
}
C 17850 12250 1 0 1 EMBEDDEDoutput-1.sym
[
L 17150 12250 17650 12250 3 0 0 0 -1 -1
L 17050 12350 17150 12250 3 0 0 0 -1 -1
L 17150 12450 17050 12350 3 0 0 0 -1 -1
L 17650 12450 17150 12450 3 0 0 0 -1 -1
L 17650 12450 17650 12250 3 0 0 0 -1 -1
P 17850 12350 17650 12350 1 0 0
{
T 17600 12300 5 6 0 0 0 6 1
pinseq=1
T 17600 12300 5 6 0 1 0 6 1
pinnumber=1
}
T 17750 12550 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 12550 5 10 0 0 0 6 1
device=OUTPUT
T 16950 12250 5 10 1 1 0 6 1
value=JB2
T 17850 12250 5 10 0 1 180 6 1
net=JB2:1
}
C 17850 11850 1 0 1 EMBEDDEDoutput-1.sym
[
L 17150 11850 17650 11850 3 0 0 0 -1 -1
L 17050 11950 17150 11850 3 0 0 0 -1 -1
L 17150 12050 17050 11950 3 0 0 0 -1 -1
L 17650 12050 17150 12050 3 0 0 0 -1 -1
L 17650 12050 17650 11850 3 0 0 0 -1 -1
P 17850 11950 17650 11950 1 0 0
{
T 17600 11900 5 6 0 0 0 6 1
pinseq=1
T 17600 11900 5 6 0 1 0 6 1
pinnumber=1
}
T 17750 12150 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 12150 5 10 0 0 0 6 1
device=OUTPUT
T 16950 11850 5 10 1 1 0 6 1
value=JB3
T 17850 11850 5 10 0 1 180 6 1
net=JB3:1
}
C 17850 9600 1 0 1 EMBEDDEDoutput-1.sym
[
P 17850 9700 17650 9700 1 0 0
{
T 17600 9650 5 6 0 1 0 6 1
pinnumber=1
T 17600 9650 5 6 0 0 0 6 1
pinseq=1
}
L 17650 9800 17650 9600 3 0 0 0 -1 -1
L 17650 9800 17150 9800 3 0 0 0 -1 -1
L 17150 9800 17050 9700 3 0 0 0 -1 -1
L 17050 9700 17150 9600 3 0 0 0 -1 -1
L 17150 9600 17650 9600 3 0 0 0 -1 -1
T 17750 9900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 9900 5 10 0 0 0 6 1
device=OUTPUT
T 16950 9600 5 10 1 1 0 6 1
value=JC0
T 17850 9600 5 10 0 1 180 6 1
net=JC0:1
}
C 17850 9200 1 0 1 EMBEDDEDoutput-1.sym
[
L 17150 9200 17650 9200 3 0 0 0 -1 -1
L 17050 9300 17150 9200 3 0 0 0 -1 -1
L 17150 9400 17050 9300 3 0 0 0 -1 -1
L 17650 9400 17150 9400 3 0 0 0 -1 -1
L 17650 9400 17650 9200 3 0 0 0 -1 -1
P 17850 9300 17650 9300 1 0 0
{
T 17600 9250 5 6 0 0 0 6 1
pinseq=1
T 17600 9250 5 6 0 1 0 6 1
pinnumber=1
}
T 17750 9500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 9500 5 10 0 0 0 6 1
device=OUTPUT
T 16950 9200 5 10 1 1 0 6 1
value=JC1
T 17850 9200 5 10 0 1 180 6 1
net=JC1:1
}
C 17850 8800 1 0 1 EMBEDDEDoutput-1.sym
[
L 17150 8800 17650 8800 3 0 0 0 -1 -1
L 17050 8900 17150 8800 3 0 0 0 -1 -1
L 17150 9000 17050 8900 3 0 0 0 -1 -1
L 17650 9000 17150 9000 3 0 0 0 -1 -1
L 17650 9000 17650 8800 3 0 0 0 -1 -1
P 17850 8900 17650 8900 1 0 0
{
T 17600 8850 5 6 0 0 0 6 1
pinseq=1
T 17600 8850 5 6 0 1 0 6 1
pinnumber=1
}
T 17750 9100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 9100 5 10 0 0 0 6 1
device=OUTPUT
T 16950 8800 5 10 1 1 0 6 1
value=JC2
T 17850 8800 5 10 0 1 180 6 1
net=JC2:1
}
C 17850 8400 1 0 1 EMBEDDEDoutput-1.sym
[
L 17150 8400 17650 8400 3 0 0 0 -1 -1
L 17050 8500 17150 8400 3 0 0 0 -1 -1
L 17150 8600 17050 8500 3 0 0 0 -1 -1
L 17650 8600 17150 8600 3 0 0 0 -1 -1
L 17650 8600 17650 8400 3 0 0 0 -1 -1
P 17850 8500 17650 8500 1 0 0
{
T 17600 8450 5 6 0 0 0 6 1
pinseq=1
T 17600 8450 5 6 0 1 0 6 1
pinnumber=1
}
T 17750 8700 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 17750 8700 5 10 0 0 0 6 1
device=OUTPUT
T 16950 8400 5 10 1 1 0 6 1
value=JC3
T 17850 8400 5 10 0 1 180 6 1
net=JC3:1
}
N 21350 16700 21550 16700 4
N 21350 16300 21550 16300 4
N 21350 15900 21550 15900 4
N 21350 15500 21550 15500 4
N 17850 13150 18750 13150 4
N 17850 12750 18750 12750 4
N 17850 12350 18750 12350 4
N 17850 11950 18750 11950 4
N 17850 9700 18750 9700 4
N 17850 9300 18750 9300 4
N 17850 8900 18750 8900 4
N 17850 8500 18750 8500 4
N 20150 8500 21050 8500 4
N 20150 8900 21050 8900 4
N 20150 9300 21050 9300 4
N 20150 9700 21050 9700 4
N 20150 11950 21050 11950 4
N 20150 12350 21050 12350 4
N 20150 12750 21050 12750 4
N 20150 13150 21050 13150 4
T 21700 17300 9 10 1 0 0 0 1
JACK A
T 19650 13450 9 10 1 0 0 0 1
JACK B
T 19650 10000 9 10 1 0 0 0 1
JACK C
T 18100 13850 9 10 1 0 0 0 1
Digilent-compatible 8-bit I/O Jacks
N 20450 11150 20450 10700 4
N 20450 10700 16050 10700 4
N 20450 7250 16050 7250 4
N 18450 11150 18450 10700 4
N 20450 7700 20450 7250 4
N 18450 7700 18450 7250 4
N 16050 3750 16050 10900 4
C 10900 14000 1 0 0 tps73625.sym
{
T 11750 15300 5 10 1 1 0 6 1
refdes=U202
T 11300 15300 5 10 0 0 0 0 1
device=TPS73625
T 11300 15500 5 10 0 0 0 0 1
footprint=SOT223_6.fp
}
C 5800 14700 1 0 0 inductor-1.sym
{
T 6000 15200 5 10 0 0 0 0 1
device=INDUCTOR
T 5850 14600 5 10 1 1 0 0 1
refdes=L201
T 6000 15400 5 10 0 0 0 0 1
symversion=0.1
T 6400 14600 5 10 1 1 0 0 1
value=3.3 uH
T 5800 14700 5 10 0 1 0 0 1
model=TDK VLF3012ST3R3M1R1
T 5800 14700 5 10 0 1 0 0 1
footprint=tdk_vlf3012s.fp
}
C 5800 14200 1 0 0 inductor-1.sym
{
T 6000 14700 5 10 0 0 0 0 1
device=INDUCTOR
T 5850 14100 5 10 1 1 0 0 1
refdes=L202
T 6000 14900 5 10 0 0 0 0 1
symversion=0.1
T 6400 14100 5 10 1 1 0 0 1
value=3.3 uH
T 5800 14200 5 10 0 1 0 0 1
model=TDK VLF4010ST-3R3M1R2
T 5800 14200 5 10 0 1 0 0 1
footprint=tdk_vlf4010s.fp
}
C 10000 14400 1 270 0 capacitor-1.sym
{
T 10700 14200 5 10 0 0 270 0 1
device=CAPACITOR
T 10300 14300 5 10 1 1 0 0 1
refdes=C201
T 10900 14200 5 10 0 0 270 0 1
symversion=0.1
T 10300 14100 5 10 1 1 0 0 1
value=22 uF
T 10000 14400 5 10 0 1 0 0 1
footprint=0805.fp
T 10000 14400 5 10 0 1 0 0 1
model=Murata GRM21BR60J226ME39L
}
C 9400 13900 1 90 0 resistor-1.sym
{
T 9000 14200 5 10 0 0 90 0 1
device=RESISTOR
T 9500 14500 5 10 1 1 0 0 1
refdes=R201
T 9500 14300 5 10 1 1 0 0 1
value=680k
T 9500 14100 5 10 0 1 0 0 1
model=Panasonic ERJ-6ENF6803V
T 9400 13900 5 10 0 1 0 0 1
footprint=0805.fp
T 9500 14100 5 10 1 1 0 0 1
comment=1%
}
N 6700 14800 11000 14800 4
N 9300 13900 9000 13900 4
N 9000 13900 9000 14500 4
N 9000 14500 5800 14500 4
C 9400 13000 1 90 0 resistor-1.sym
{
T 9000 13300 5 10 0 0 90 0 1
device=RESISTOR
T 9500 13600 5 10 1 1 0 0 1
refdes=R202
T 9500 13400 5 10 1 1 0 0 1
value=150k
T 9500 13200 5 10 0 1 0 0 1
model=Panasonic ERJ-6ENF1503V
T 9400 13000 5 10 0 1 0 0 1
footprint=0805.fp
T 9500 13200 5 10 1 1 0 0 1
comment=1%
}
C 7250 12500 1 90 0 resistor-1.sym
{
T 6850 12800 5 10 0 0 90 0 1
device=RESISTOR
T 7350 13100 5 10 1 1 0 0 1
refdes=R203
T 7350 12900 5 10 1 1 0 0 1
value=220k
T 7350 12700 5 10 0 1 0 0 1
model=Panasonic ERJ-6ENF2203V
T 7250 12500 5 10 0 1 0 0 1
footprint=0805.fp
T 7350 12700 5 10 1 1 0 0 1
comment=1%
}
C 7250 13400 1 90 0 resistor-1.sym
{
T 6850 13700 5 10 0 0 90 0 1
device=RESISTOR
T 7350 14000 5 10 1 1 0 0 1
refdes=R204
T 7350 13800 5 10 1 1 0 0 1
value=220k
T 7350 13600 5 10 0 1 0 0 1
model=Panasonic ERJ-6ENF2203V
T 7250 13400 5 10 0 1 0 0 1
footprint=0805.fp
T 7350 13600 5 10 1 1 0 0 1
comment=1%
}
C 7850 14300 1 270 0 capacitor-1.sym
{
T 8550 14100 5 10 0 0 270 0 1
device=CAPACITOR
T 8100 14100 5 10 1 1 0 0 1
refdes=C202
T 8750 14100 5 10 0 0 270 0 1
symversion=0.1
T 8100 13950 5 10 1 1 0 0 1
value=33 pF
T 7850 14300 5 10 0 1 0 0 1
footprint=0603.fp
T 7850 14300 5 10 0 1 0 0 1
model=Murata GRM1885C1H330JA01D
}
C 8400 13600 1 270 0 capacitor-1.sym
{
T 9100 13400 5 10 0 0 270 0 1
device=CAPACITOR
T 8050 12850 5 10 1 1 0 0 1
refdes=C203
T 9300 13400 5 10 0 0 270 0 1
symversion=0.1
T 8050 12650 5 10 1 1 0 0 1
value=22 uF
T 8400 13600 5 10 0 1 0 0 1
footprint=0805.fp
T 8400 13600 5 10 0 1 0 0 1
model=Murata GRM21BR60J226ME39L
}
C 5700 13000 1 0 0 EMBEDDEDgnd-1.sym
[
T 6000 13050 8 10 0 0 0 0 1
net=GND:1
P 5800 13100 5800 13300 1 0 1
{
T 5858 13161 5 4 0 1 0 0 1
pinnumber=1
T 5858 13161 5 4 0 0 0 0 1
pinseq=1
T 5858 13161 5 4 0 1 0 0 1
pinlabel=1
T 5858 13161 5 4 0 1 0 0 1
pintype=pwr
}
L 5700 13100 5900 13100 3 0 0 0 -1 -1
L 5755 13050 5845 13050 3 0 0 0 -1 -1
L 5780 13010 5820 13010 3 0 0 0 -1 -1
]
C 7050 12200 1 0 0 EMBEDDEDgnd-1.sym
[
T 7350 12250 8 10 0 0 0 0 1
net=GND:1
P 7150 12300 7150 12500 1 0 1
{
T 7208 12361 5 4 0 1 0 0 1
pinnumber=1
T 7208 12361 5 4 0 0 0 0 1
pinseq=1
T 7208 12361 5 4 0 1 0 0 1
pinlabel=1
T 7208 12361 5 4 0 1 0 0 1
pintype=pwr
}
L 7050 12300 7250 12300 3 0 0 0 -1 -1
L 7105 12250 7195 12250 3 0 0 0 -1 -1
L 7130 12210 7170 12210 3 0 0 0 -1 -1
]
C 9200 12700 1 0 0 EMBEDDEDgnd-1.sym
[
T 9500 12750 8 10 0 0 0 0 1
net=GND:1
P 9300 12800 9300 13000 1 0 1
{
T 9358 12861 5 4 0 1 0 0 1
pinnumber=1
T 9358 12861 5 4 0 0 0 0 1
pinseq=1
T 9358 12861 5 4 0 1 0 0 1
pinlabel=1
T 9358 12861 5 4 0 1 0 0 1
pintype=pwr
}
L 9200 12800 9400 12800 3 0 0 0 -1 -1
L 9255 12750 9345 12750 3 0 0 0 -1 -1
L 9280 12710 9320 12710 3 0 0 0 -1 -1
]
N 6700 14300 8600 14300 4
N 8600 15000 8600 13600 4
N 5800 12500 8600 12500 4
N 9300 13000 10200 13000 4
N 10200 13000 10200 13500 4
N 5800 15000 6700 15000 4
N 6700 15000 6700 14800 4
C 2700 14800 1 0 0 capacitor-1.sym
{
T 2900 15500 5 10 0 0 0 0 1
device=CAPACITOR
T 2600 15300 5 10 1 1 0 0 1
refdes=C204
T 2900 15700 5 10 0 0 0 0 1
symversion=0.1
T 2600 15100 5 10 1 1 0 0 1
value=22 uF
T 2700 14800 5 10 0 1 0 0 1
footprint=0805.fp
T 2700 14800 5 10 0 1 0 0 1
model=Murata GRM21BR60J226ME39L
}
C 2600 14700 1 0 0 EMBEDDEDgnd-1.sym
[
L 2680 14710 2720 14710 3 0 0 0 -1 -1
L 2655 14750 2745 14750 3 0 0 0 -1 -1
L 2600 14800 2800 14800 3 0 0 0 -1 -1
P 2700 14800 2700 15000 1 0 1
{
T 2758 14861 5 4 0 1 0 0 1
pinnumber=1
T 2758 14861 5 4 0 0 0 0 1
pinseq=1
T 2758 14861 5 4 0 1 0 0 1
pinlabel=1
T 2758 14861 5 4 0 1 0 0 1
pintype=pwr
}
T 2900 14750 8 10 0 0 0 0 1
net=GND:1
]
C 3350 14300 1 0 1 EMBEDDEDoutput-1.sym
[
L 2650 14300 3150 14300 3 0 0 0 -1 -1
L 2550 14400 2650 14300 3 0 0 0 -1 -1
L 2650 14500 2550 14400 3 0 0 0 -1 -1
L 3150 14500 2650 14500 3 0 0 0 -1 -1
L 3150 14500 3150 14300 3 0 0 0 -1 -1
P 3350 14400 3150 14400 1 0 0
{
T 3100 14350 5 6 0 1 0 6 1
pinnumber=1
T 3100 14350 5 6 0 0 0 6 1
pinseq=1
}
T 3250 14600 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3250 14600 5 10 0 0 0 6 1
device=OUTPUT
T 2450 14300 5 10 1 1 0 6 1
value=POWER_EN
T 3350 14300 5 10 0 1 180 6 1
net=POWER_EN:1
}
N 3600 9750 3600 16550 4
C 8400 15000 1 0 0 1.2V-plus-1.sym
C 10000 15000 1 0 0 3.3V-plus-1.sym
C 12000 13600 1 0 0 EMBEDDEDgnd-1.sym
[
T 12300 13650 8 10 0 0 0 0 1
net=GND:1
L 12080 13610 12120 13610 3 0 0 0 -1 -1
L 12055 13650 12145 13650 3 0 0 0 -1 -1
L 12000 13700 12200 13700 3 0 0 0 -1 -1
P 12100 13700 12100 13900 1 0 1
{
T 12158 13761 5 4 0 1 0 0 1
pinnumber=1
T 12158 13761 5 4 0 0 0 0 1
pinseq=1
T 12158 13761 5 4 0 1 0 0 1
pinlabel=1
T 12158 13761 5 4 0 1 0 0 1
pintype=pwr
}
]
C 12900 14800 1 270 0 capacitor-1.sym
{
T 13600 14600 5 10 0 0 270 0 1
device=CAPACITOR
T 13200 14700 5 10 1 1 0 0 1
refdes=C205
T 13800 14600 5 10 0 0 270 0 1
symversion=0.1
T 13200 14500 5 10 1 1 0 0 1
value=10 uF
T 12900 14800 5 10 0 1 0 0 1
footprint=0805.fp
T 12900 14800 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
N 12100 13900 12100 14100 4
N 11700 14100 11700 13900 4
N 11700 13900 13100 13900 4
N 12800 14800 13100 14800 4
C 12900 15100 1 0 0 2.5V-plus-1.sym
N 10200 15000 10200 14800 4
N 10200 14400 10200 14800 4
N 13100 15100 13100 14800 4
N 11000 14600 11000 11600 4
N 11000 11600 3900 11600 4
N 3900 11600 3900 16350 4
N 4200 14200 3900 14200 4
C 4900 12400 1 0 0 resistor-1.sym
{
T 5200 12800 5 10 0 0 0 0 1
device=RESISTOR
T 4900 12200 5 10 1 1 0 0 1
refdes=R205
T 5450 12200 5 10 1 1 0 0 1
value=10k
T 4900 12400 5 10 0 1 0 0 1
footprint=0805.fp
}
N 4900 12500 3900 12500 4
N 5800 13300 5800 13800 4
N 4200 13700 4200 13300 4
N 2200 4100 6200 4100 4
N 1900 4400 4600 4400 4
N 1900 5600 6200 5600 4
N 1900 3200 6200 3200 4
N 1900 5600 1900 2000 4
C 1800 1700 1 0 0 EMBEDDEDgnd-1.sym
[
P 1900 1800 1900 2000 1 0 1
{
T 1958 1861 5 4 0 1 0 0 1
pinnumber=1
T 1958 1861 5 4 0 0 0 0 1
pinseq=1
T 1958 1861 5 4 0 1 0 0 1
pinlabel=1
T 1958 1861 5 4 0 1 0 0 1
pintype=pwr
}
L 1800 1800 2000 1800 3 0 0 0 -1 -1
L 1855 1750 1945 1750 3 0 0 0 -1 -1
L 1880 1710 1920 1710 3 0 0 0 -1 -1
T 2100 1750 8 10 0 0 0 0 1
net=GND:1
]
N 2200 6500 7050 6500 4
N 2200 5300 7050 5300 4
C 20450 3150 1 0 0 EMBEDDEDgnd-1.sym
[
T 20750 3200 8 10 0 0 0 0 1
net=GND:1
P 20550 3250 20550 3450 1 0 1
{
T 20608 3311 5 4 0 1 0 0 1
pinnumber=1
T 20608 3311 5 4 0 0 0 0 1
pinseq=1
T 20608 3311 5 4 0 1 0 0 1
pinlabel=1
T 20608 3311 5 4 0 1 0 0 1
pintype=pwr
}
L 20450 3250 20650 3250 3 0 0 0 -1 -1
L 20505 3200 20595 3200 3 0 0 0 -1 -1
L 20530 3160 20570 3160 3 0 0 0 -1 -1
]
N 18750 4650 18350 4650 4
N 11250 3450 20550 3450 4
N 20150 4650 20550 4650 4
N 20450 4250 20150 4250 4
N 18450 4250 18750 4250 4
C 21050 6150 1 0 0 EMBEDDEDoutput-1.sym
[
T 21150 6450 5 10 0 0 0 0 1
device=OUTPUT
P 21050 6250 21250 6250 1 0 0
{
T 21300 6200 5 6 0 0 0 0 1
pinseq=1
T 21300 6200 5 6 0 1 0 0 1
pinnumber=1
}
L 21250 6350 21250 6150 3 0 0 0 -1 -1
L 21250 6350 21750 6350 3 0 0 0 -1 -1
L 21750 6350 21850 6250 3 0 0 0 -1 -1
L 21850 6250 21750 6150 3 0 0 0 -1 -1
L 21750 6150 21250 6150 3 0 0 0 -1 -1
]
{
T 21150 6450 5 10 0 0 0 0 1
device=OUTPUT
T 21950 6150 5 10 1 1 0 0 1
value=JD4
T 21050 6150 5 10 0 1 180 0 1
net=JD4:1
}
C 21050 5750 1 0 0 EMBEDDEDoutput-1.sym
[
T 21150 6050 5 10 0 0 0 0 1
device=OUTPUT
L 21750 5750 21250 5750 3 0 0 0 -1 -1
L 21850 5850 21750 5750 3 0 0 0 -1 -1
L 21750 5950 21850 5850 3 0 0 0 -1 -1
L 21250 5950 21750 5950 3 0 0 0 -1 -1
L 21250 5950 21250 5750 3 0 0 0 -1 -1
P 21050 5850 21250 5850 1 0 0
{
T 21300 5800 5 6 0 1 0 0 1
pinnumber=1
T 21300 5800 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 21150 6050 5 10 0 0 0 0 1
device=OUTPUT
T 21950 5750 5 10 1 1 0 0 1
value=JD5
T 21050 5750 5 10 0 1 180 0 1
net=JD5:1
}
C 21050 5350 1 0 0 EMBEDDEDoutput-1.sym
[
T 21150 5650 5 10 0 0 0 0 1
device=OUTPUT
L 21750 5350 21250 5350 3 0 0 0 -1 -1
L 21850 5450 21750 5350 3 0 0 0 -1 -1
L 21750 5550 21850 5450 3 0 0 0 -1 -1
L 21250 5550 21750 5550 3 0 0 0 -1 -1
L 21250 5550 21250 5350 3 0 0 0 -1 -1
P 21050 5450 21250 5450 1 0 0
{
T 21300 5400 5 6 0 1 0 0 1
pinnumber=1
T 21300 5400 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 21150 5650 5 10 0 0 0 0 1
device=OUTPUT
T 21950 5350 5 10 1 1 0 0 1
value=JD6
T 21050 5350 5 10 0 1 180 0 1
net=JD6:1
}
C 21050 4950 1 0 0 EMBEDDEDoutput-1.sym
[
T 21150 5250 5 10 0 0 0 0 1
device=OUTPUT
L 21750 4950 21250 4950 3 0 0 0 -1 -1
L 21850 5050 21750 4950 3 0 0 0 -1 -1
L 21750 5150 21850 5050 3 0 0 0 -1 -1
L 21250 5150 21750 5150 3 0 0 0 -1 -1
L 21250 5150 21250 4950 3 0 0 0 -1 -1
P 21050 5050 21250 5050 1 0 0
{
T 21300 5000 5 6 0 1 0 0 1
pinnumber=1
T 21300 5000 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 21150 5250 5 10 0 0 0 0 1
device=OUTPUT
T 21950 4950 5 10 1 1 0 0 1
value=JD7
T 21050 4950 5 10 0 1 180 0 1
net=JD7:1
}
C 17850 6150 1 0 1 EMBEDDEDoutput-1.sym
[
T 17750 6450 5 10 0 0 0 6 1
device=OUTPUT
L 17150 6150 17650 6150 3 0 0 0 -1 -1
L 17050 6250 17150 6150 3 0 0 0 -1 -1
L 17150 6350 17050 6250 3 0 0 0 -1 -1
L 17650 6350 17150 6350 3 0 0 0 -1 -1
L 17650 6350 17650 6150 3 0 0 0 -1 -1
P 17850 6250 17650 6250 1 0 0
{
T 17600 6200 5 6 0 1 0 6 1
pinnumber=1
T 17600 6200 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 17750 6450 5 10 0 0 0 6 1
device=OUTPUT
T 16950 6150 5 10 1 1 0 6 1
value=JD0
T 17850 6150 5 10 0 1 180 6 1
net=JD0:1
}
C 17850 5750 1 0 1 EMBEDDEDoutput-1.sym
[
T 17750 6050 5 10 0 0 0 6 1
device=OUTPUT
P 17850 5850 17650 5850 1 0 0
{
T 17600 5800 5 6 0 0 0 6 1
pinseq=1
T 17600 5800 5 6 0 1 0 6 1
pinnumber=1
}
L 17650 5950 17650 5750 3 0 0 0 -1 -1
L 17650 5950 17150 5950 3 0 0 0 -1 -1
L 17150 5950 17050 5850 3 0 0 0 -1 -1
L 17050 5850 17150 5750 3 0 0 0 -1 -1
L 17150 5750 17650 5750 3 0 0 0 -1 -1
]
{
T 17750 6050 5 10 0 0 0 6 1
device=OUTPUT
T 16950 5750 5 10 1 1 0 6 1
value=JD1
T 17850 5750 5 10 0 1 180 6 1
net=JD1:1
}
C 17850 5350 1 0 1 EMBEDDEDoutput-1.sym
[
T 17750 5650 5 10 0 0 0 6 1
device=OUTPUT
P 17850 5450 17650 5450 1 0 0
{
T 17600 5400 5 6 0 0 0 6 1
pinseq=1
T 17600 5400 5 6 0 1 0 6 1
pinnumber=1
}
L 17650 5550 17650 5350 3 0 0 0 -1 -1
L 17650 5550 17150 5550 3 0 0 0 -1 -1
L 17150 5550 17050 5450 3 0 0 0 -1 -1
L 17050 5450 17150 5350 3 0 0 0 -1 -1
L 17150 5350 17650 5350 3 0 0 0 -1 -1
]
{
T 17750 5650 5 10 0 0 0 6 1
device=OUTPUT
T 16950 5350 5 10 1 1 0 6 1
value=JD2
T 17850 5350 5 10 0 1 180 6 1
net=JD2:1
}
C 17850 4950 1 0 1 EMBEDDEDoutput-1.sym
[
T 17750 5250 5 10 0 0 0 6 1
device=OUTPUT
P 17850 5050 17650 5050 1 0 0
{
T 17600 5000 5 6 0 0 0 6 1
pinseq=1
T 17600 5000 5 6 0 1 0 6 1
pinnumber=1
}
L 17650 5150 17650 4950 3 0 0 0 -1 -1
L 17650 5150 17150 5150 3 0 0 0 -1 -1
L 17150 5150 17050 5050 3 0 0 0 -1 -1
L 17050 5050 17150 4950 3 0 0 0 -1 -1
L 17150 4950 17650 4950 3 0 0 0 -1 -1
]
{
T 17750 5250 5 10 0 0 0 6 1
device=OUTPUT
T 16950 4950 5 10 1 1 0 6 1
value=JD3
T 17850 4950 5 10 0 1 180 6 1
net=JD3:1
}
N 17850 6250 18750 6250 4
N 17850 5850 18750 5850 4
N 17850 5450 18750 5450 4
N 17850 5050 18750 5050 4
N 20150 5050 21050 5050 4
N 20150 5450 21050 5450 4
N 20150 5850 21050 5850 4
N 20150 6250 21050 6250 4
N 20450 3750 16050 3750 4
N 20450 4250 20450 3750 4
N 18450 4250 18450 3750 4
T 19650 6350 9 10 1 0 0 0 2
JACK D

C 6850 6500 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 7150 6500 8 8 0 0 0 0 1
net=+3.3V:1
T 6925 6750 9 8 1 0 0 0 1
+3.3V
L 6900 6700 7200 6700 3 0 0 0 -1 -1
P 7050 6500 7050 6700 1 0 0
{
T 7100 6550 5 6 0 1 0 0 1
pinnumber=1
T 7100 6550 5 6 0 0 0 0 1
pinseq=1
T 7100 6550 5 6 0 1 0 0 1
pinlabel=1
T 7100 6550 5 6 0 1 0 0 1
pintype=pwr
}
]
C 6850 5300 1 0 0 2.5V-plus-1.sym
C 6800 2900 1 0 0 1.2V-plus-1.sym
T 3150 6900 9 10 1 0 0 0 1
FPGA decoupling capacitors
N 1900 2000 4600 2000 4
C 2400 2900 1 90 1 capacitor-1.sym
{
T 1700 2700 5 10 0 0 90 6 1
device=CAPACITOR
T 2250 2300 5 10 1 1 180 6 1
refdes=C206
T 1500 2700 5 10 0 0 90 6 1
symversion=0.1
T 2250 2700 5 10 1 1 180 6 1
value=10 uF
T 2400 2900 5 10 0 1 0 0 1
footprint=0805.fp
T 2400 2900 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
N 2200 2900 7000 2900 4
C 3200 2900 1 90 1 capacitor-1.sym
{
T 2500 2700 5 10 0 0 90 6 1
device=CAPACITOR
T 3050 2300 5 10 1 1 180 6 1
refdes=C207
T 2300 2700 5 10 0 0 90 6 1
symversion=0.1
T 3050 2700 5 10 1 1 180 6 1
value=10 uF
T 3200 2900 5 10 0 1 0 0 1
footprint=0805.fp
T 3200 2900 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 4000 2900 1 90 1 capacitor-1.sym
{
T 3300 2700 5 10 0 0 90 6 1
device=CAPACITOR
T 3850 2300 5 10 1 1 180 6 1
refdes=C208
T 3100 2700 5 10 0 0 90 6 1
symversion=0.1
T 3850 2700 5 10 1 1 180 6 1
value=10 uF
T 4000 2900 5 10 0 1 0 0 1
footprint=0805.fp
T 4000 2900 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 4800 2900 1 90 1 capacitor-1.sym
{
T 4100 2700 5 10 0 0 90 6 1
device=CAPACITOR
T 4650 2300 5 10 1 1 180 6 1
refdes=C209
T 3900 2700 5 10 0 0 90 6 1
symversion=0.1
T 4650 2700 5 10 1 1 180 6 1
value=1 uF
T 4800 2900 5 10 0 1 0 0 1
footprint=0402.fp
T 4800 2900 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 2400 5300 1 90 1 capacitor-1.sym
{
T 1700 5100 5 10 0 0 90 6 1
device=CAPACITOR
T 2250 4700 5 10 1 1 180 6 1
refdes=C210
T 1500 5100 5 10 0 0 90 6 1
symversion=0.1
T 2250 5100 5 10 1 1 180 6 1
value=10 uF
T 2400 5300 5 10 0 1 0 0 1
footprint=0805.fp
T 2400 5300 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 3200 5300 1 90 1 capacitor-1.sym
{
T 2500 5100 5 10 0 0 90 6 1
device=CAPACITOR
T 3050 4700 5 10 1 1 180 6 1
refdes=C211
T 2300 5100 5 10 0 0 90 6 1
symversion=0.1
T 3050 5100 5 10 1 1 180 6 1
value=10 uF
T 3200 5300 5 10 0 1 0 0 1
footprint=0805.fp
T 3200 5300 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 4000 5300 1 90 1 capacitor-1.sym
{
T 3300 5100 5 10 0 0 90 6 1
device=CAPACITOR
T 3850 4700 5 10 1 1 180 6 1
refdes=C212
T 3100 5100 5 10 0 0 90 6 1
symversion=0.1
T 3850 5100 5 10 1 1 180 6 1
value=10 uF
T 4000 5300 5 10 0 1 0 0 1
footprint=0805.fp
T 4000 5300 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 4800 5300 1 90 1 capacitor-1.sym
{
T 4100 5100 5 10 0 0 90 6 1
device=CAPACITOR
T 4650 4700 5 10 1 1 180 6 1
refdes=C213
T 3900 5100 5 10 0 0 90 6 1
symversion=0.1
T 4650 5100 5 10 1 1 180 6 1
value=1 uF
T 4800 5300 5 10 0 1 0 0 1
footprint=0402.fp
T 4800 5300 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 2400 4100 1 90 1 capacitor-1.sym
{
T 1700 3900 5 10 0 0 90 6 1
device=CAPACITOR
T 2250 3500 5 10 1 1 180 6 1
refdes=C214
T 1500 3900 5 10 0 0 90 6 1
symversion=0.1
T 2250 3900 5 10 1 1 180 6 1
value=10 uF
T 2400 4100 5 10 0 1 0 0 1
footprint=0805.fp
T 2400 4100 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 3200 4100 1 90 1 capacitor-1.sym
{
T 2500 3900 5 10 0 0 90 6 1
device=CAPACITOR
T 3050 3500 5 10 1 1 180 6 1
refdes=C215
T 2300 3900 5 10 0 0 90 6 1
symversion=0.1
T 3050 3900 5 10 1 1 180 6 1
value=10 uF
T 3200 4100 5 10 0 1 0 0 1
footprint=0805.fp
T 3200 4100 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 4000 4100 1 90 1 capacitor-1.sym
{
T 3300 3900 5 10 0 0 90 6 1
device=CAPACITOR
T 3850 3500 5 10 1 1 180 6 1
refdes=C216
T 3100 3900 5 10 0 0 90 6 1
symversion=0.1
T 3850 3900 5 10 1 1 180 6 1
value=1 uF
T 4000 4100 5 10 0 1 0 0 1
footprint=0402.fp
T 4000 4100 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 4800 4100 1 90 1 capacitor-1.sym
{
T 4100 3900 5 10 0 0 90 6 1
device=CAPACITOR
T 4650 3500 5 10 1 1 180 6 1
refdes=C217
T 3900 3900 5 10 0 0 90 6 1
symversion=0.1
T 4650 3900 5 10 1 1 180 6 1
value=1 uF
T 4800 4100 5 10 0 1 0 0 1
footprint=0402.fp
T 4800 4100 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 5600 4100 1 90 1 capacitor-1.sym
{
T 4900 3900 5 10 0 0 90 6 1
device=CAPACITOR
T 5450 3500 5 10 1 1 180 6 1
refdes=C218
T 4700 3900 5 10 0 0 90 6 1
symversion=0.1
T 5450 3900 5 10 1 1 180 6 1
value=1 uF
T 5600 4100 5 10 0 1 0 0 1
footprint=0402.fp
T 5600 4100 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 6400 4100 1 90 1 capacitor-1.sym
{
T 5700 3900 5 10 0 0 90 6 1
device=CAPACITOR
T 6250 3500 5 10 1 1 180 6 1
refdes=C219
T 5500 3900 5 10 0 0 90 6 1
symversion=0.1
T 6250 3900 5 10 1 1 180 6 1
value=1 uF
T 6400 4100 5 10 0 1 0 0 1
footprint=0402.fp
T 6400 4100 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 3200 6500 1 90 1 capacitor-1.sym
{
T 2500 6300 5 10 0 0 90 6 1
device=CAPACITOR
T 3050 5900 5 10 1 1 180 6 1
refdes=C220
T 2300 6300 5 10 0 0 90 6 1
symversion=0.1
T 3050 6300 5 10 1 1 180 6 1
value=10 uF
T 3200 6500 5 10 0 1 0 0 1
footprint=0805.fp
T 3200 6500 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
C 4000 6500 1 90 1 capacitor-1.sym
{
T 3300 6300 5 10 0 0 90 6 1
device=CAPACITOR
T 3850 5900 5 10 1 1 180 6 1
refdes=C221
T 3100 6300 5 10 0 0 90 6 1
symversion=0.1
T 3850 6300 5 10 1 1 180 6 1
value=1 uF
T 4000 6500 5 10 0 1 0 0 1
footprint=0402.fp
T 4000 6500 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 4800 6500 1 90 1 capacitor-1.sym
{
T 4100 6300 5 10 0 0 90 6 1
device=CAPACITOR
T 4650 5900 5 10 1 1 180 6 1
refdes=C222
T 3900 6300 5 10 0 0 90 6 1
symversion=0.1
T 4650 6300 5 10 1 1 180 6 1
value=1 uF
T 4800 6500 5 10 0 1 0 0 1
footprint=0402.fp
T 4800 6500 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 5600 6500 1 90 1 capacitor-1.sym
{
T 4900 6300 5 10 0 0 90 6 1
device=CAPACITOR
T 5450 5900 5 10 1 1 180 6 1
refdes=C223
T 4700 6300 5 10 0 0 90 6 1
symversion=0.1
T 5450 6300 5 10 1 1 180 6 1
value=1 uF
T 5600 6500 5 10 0 1 0 0 1
footprint=0402.fp
T 5600 6500 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 6400 6500 1 90 1 capacitor-1.sym
{
T 5700 6300 5 10 0 0 90 6 1
device=CAPACITOR
T 6250 5900 5 10 1 1 180 6 1
refdes=C224
T 5500 6300 5 10 0 0 90 6 1
symversion=0.1
T 6250 6300 5 10 1 1 180 6 1
value=1 uF
T 6400 6500 5 10 0 1 0 0 1
footprint=0402.fp
T 6400 6500 5 10 0 1 0 0 1
model=TDK C1005X5R0J474K
}
C 2400 6500 1 90 1 capacitor-1.sym
{
T 2250 5900 5 10 1 1 180 6 1
refdes=C225
T 2250 6300 5 10 1 1 180 6 1
value=10 uF
T 1700 6300 5 10 0 0 90 6 1
device=CAPACITOR
T 1500 6300 5 10 0 0 90 6 1
symversion=0.1
T 2400 6500 5 10 0 1 0 0 1
footprint=0805.fp
T 2400 6500 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
}
N 6950 9750 7700 9750 4
C 5950 8550 1 0 0 gnd-1.sym
C 7000 9750 1 270 0 capacitor-1.sym
{
T 7700 9550 5 10 0 0 270 0 1
device=CAPACITOR
T 7350 9000 5 10 1 1 0 0 1
refdes=C226
T 7900 9550 5 10 0 0 270 0 1
symversion=0.1
T 7350 8800 5 10 1 1 0 0 1
value=10 uF
T 7000 9750 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
T 7000 9750 5 10 0 1 0 0 1
footprint=0805.fp
}
N 6050 8850 6050 9050 4
N 4900 8850 7200 8850 4
N 11700 4650 11250 4650 4
N 13100 4650 13550 4650 4
N 13400 4250 13100 4250 4
N 11400 4250 11700 4250 4
N 10800 6250 11700 6250 4
N 10800 5850 11700 5850 4
N 10800 5450 11700 5450 4
N 10800 5050 11700 5050 4
N 13100 5050 14000 5050 4
N 13100 5450 14000 5450 4
N 13100 5850 14000 5850 4
N 13100 6250 14000 6250 4
N 13400 3750 10850 3750 4
N 13400 4250 13400 3750 4
N 11400 4250 11400 3750 4
T 12600 6350 9 10 1 0 0 0 2
JACK E (1.8V)

N 11250 4650 11250 3450 4
N 13550 4650 13550 3450 4
C 10800 6150 1 0 1 EMBEDDEDoutput-1.sym
[
T 10700 6450 5 10 0 0 0 6 1
device=OUTPUT
P 10800 6250 10600 6250 1 0 0
{
T 10550 6200 5 6 0 0 0 6 1
pinseq=1
T 10550 6200 5 6 0 1 0 6 1
pinnumber=1
}
L 10600 6350 10600 6150 3 0 0 0 -1 -1
L 10600 6350 10100 6350 3 0 0 0 -1 -1
L 10100 6350 10000 6250 3 0 0 0 -1 -1
L 10000 6250 10100 6150 3 0 0 0 -1 -1
L 10100 6150 10600 6150 3 0 0 0 -1 -1
]
{
T 10700 6450 5 10 0 0 0 6 1
device=OUTPUT
T 9900 6150 5 10 1 1 0 6 1
value=JE0
T 10800 6150 5 10 0 1 180 6 1
net=JE0:1
}
C 10800 5750 1 0 1 EMBEDDEDoutput-1.sym
[
T 10700 6050 5 10 0 0 0 6 1
device=OUTPUT
P 10800 5850 10600 5850 1 0 0
{
T 10550 5800 5 6 0 0 0 6 1
pinseq=1
T 10550 5800 5 6 0 1 0 6 1
pinnumber=1
}
L 10600 5950 10600 5750 3 0 0 0 -1 -1
L 10600 5950 10100 5950 3 0 0 0 -1 -1
L 10100 5950 10000 5850 3 0 0 0 -1 -1
L 10000 5850 10100 5750 3 0 0 0 -1 -1
L 10100 5750 10600 5750 3 0 0 0 -1 -1
]
{
T 10700 6050 5 10 0 0 0 6 1
device=OUTPUT
T 9900 5750 5 10 1 1 0 6 1
value=JE1
T 10800 5750 5 10 0 1 180 6 1
net=JE1:1
}
C 10800 5350 1 0 1 EMBEDDEDoutput-1.sym
[
T 10700 5650 5 10 0 0 0 6 1
device=OUTPUT
L 10100 5350 10600 5350 3 0 0 0 -1 -1
L 10000 5450 10100 5350 3 0 0 0 -1 -1
L 10100 5550 10000 5450 3 0 0 0 -1 -1
L 10600 5550 10100 5550 3 0 0 0 -1 -1
L 10600 5550 10600 5350 3 0 0 0 -1 -1
P 10800 5450 10600 5450 1 0 0
{
T 10550 5400 5 6 0 1 0 6 1
pinnumber=1
T 10550 5400 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 10700 5650 5 10 0 0 0 6 1
device=OUTPUT
T 9900 5350 5 10 1 1 0 6 1
value=JE2
T 10800 5350 5 10 0 1 180 6 1
net=JE2:1
}
C 10800 4950 1 0 1 EMBEDDEDoutput-1.sym
[
T 10700 5250 5 10 0 0 0 6 1
device=OUTPUT
L 10100 4950 10600 4950 3 0 0 0 -1 -1
L 10000 5050 10100 4950 3 0 0 0 -1 -1
L 10100 5150 10000 5050 3 0 0 0 -1 -1
L 10600 5150 10100 5150 3 0 0 0 -1 -1
L 10600 5150 10600 4950 3 0 0 0 -1 -1
P 10800 5050 10600 5050 1 0 0
{
T 10550 5000 5 6 0 1 0 6 1
pinnumber=1
T 10550 5000 5 6 0 0 0 6 1
pinseq=1
}
]
{
T 10700 5250 5 10 0 0 0 6 1
device=OUTPUT
T 9900 4950 5 10 1 1 0 6 1
value=JE3
T 10800 4950 5 10 0 1 180 6 1
net=JE3:1
}
C 14000 6150 1 0 0 EMBEDDEDoutput-1.sym
[
T 14100 6450 5 10 0 0 0 0 1
device=OUTPUT
L 14700 6150 14200 6150 3 0 0 0 -1 -1
L 14800 6250 14700 6150 3 0 0 0 -1 -1
L 14700 6350 14800 6250 3 0 0 0 -1 -1
L 14200 6350 14700 6350 3 0 0 0 -1 -1
L 14200 6350 14200 6150 3 0 0 0 -1 -1
P 14000 6250 14200 6250 1 0 0
{
T 14250 6200 5 6 0 1 0 0 1
pinnumber=1
T 14250 6200 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 14100 6450 5 10 0 0 0 0 1
device=OUTPUT
T 14900 6150 5 10 1 1 0 0 1
value=JE4
T 14000 6150 5 10 0 1 180 0 1
net=JE4:1
}
C 14000 5750 1 0 0 EMBEDDEDoutput-1.sym
[
T 14100 6050 5 10 0 0 0 0 1
device=OUTPUT
L 14700 5750 14200 5750 3 0 0 0 -1 -1
L 14800 5850 14700 5750 3 0 0 0 -1 -1
L 14700 5950 14800 5850 3 0 0 0 -1 -1
L 14200 5950 14700 5950 3 0 0 0 -1 -1
L 14200 5950 14200 5750 3 0 0 0 -1 -1
P 14000 5850 14200 5850 1 0 0
{
T 14250 5800 5 6 0 1 0 0 1
pinnumber=1
T 14250 5800 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 14100 6050 5 10 0 0 0 0 1
device=OUTPUT
T 14900 5750 5 10 1 1 0 0 1
value=JE5
T 14000 5750 5 10 0 1 180 0 1
net=JE5:1
}
C 14000 5350 1 0 0 EMBEDDEDoutput-1.sym
[
T 14100 5650 5 10 0 0 0 0 1
device=OUTPUT
L 14700 5350 14200 5350 3 0 0 0 -1 -1
L 14800 5450 14700 5350 3 0 0 0 -1 -1
L 14700 5550 14800 5450 3 0 0 0 -1 -1
L 14200 5550 14700 5550 3 0 0 0 -1 -1
L 14200 5550 14200 5350 3 0 0 0 -1 -1
P 14000 5450 14200 5450 1 0 0
{
T 14250 5400 5 6 0 1 0 0 1
pinnumber=1
T 14250 5400 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 14100 5650 5 10 0 0 0 0 1
device=OUTPUT
T 14900 5350 5 10 1 1 0 0 1
value=JE6
T 14000 5350 5 10 0 1 180 0 1
net=JE6:1
}
C 14000 4950 1 0 0 EMBEDDEDoutput-1.sym
[
T 14100 5250 5 10 0 0 0 0 1
device=OUTPUT
L 14700 4950 14200 4950 3 0 0 0 -1 -1
L 14800 5050 14700 4950 3 0 0 0 -1 -1
L 14700 5150 14800 5050 3 0 0 0 -1 -1
L 14200 5150 14700 5150 3 0 0 0 -1 -1
L 14200 5150 14200 4950 3 0 0 0 -1 -1
P 14000 5050 14200 5050 1 0 0
{
T 14250 5000 5 6 0 1 0 0 1
pinnumber=1
T 14250 5000 5 6 0 0 0 0 1
pinseq=1
}
]
{
T 14100 5250 5 10 0 0 0 0 1
device=OUTPUT
T 14900 4950 5 10 1 1 0 0 1
value=JE7
T 14000 4950 5 10 0 1 180 0 1
net=JE7:1
}
C 3600 16000 1 180 0 EMBEDDEDoutput-1.sym
[
L 2900 16000 3400 16000 3 0 0 0 -1 -1
L 2800 15900 2900 16000 3 0 0 0 -1 -1
L 2900 15800 2800 15900 3 0 0 0 -1 -1
L 3400 15800 2900 15800 3 0 0 0 -1 -1
L 3400 15800 3400 16000 3 0 0 0 -1 -1
P 3600 15900 3400 15900 1 0 0
{
T 3350 15950 5 6 0 1 180 0 1
pinnumber=1
T 3350 15950 5 6 0 0 180 0 1
pinseq=1
}
T 3500 15700 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3500 15700 5 10 0 0 180 0 1
device=OUTPUT
T 2700 15950 5 10 1 1 180 0 1
value=PANDA_5V
T 3600 16000 5 10 0 1 0 0 1
net=PANDA_5V:1
}
C 6200 15750 1 0 0 tps73601.sym
{
T 7050 17050 5 10 1 1 0 6 1
refdes=U204
T 6600 17050 5 10 0 0 0 0 1
device=TPS73601
T 6600 17250 5 10 0 0 0 0 1
footprint=SOT23.fp
}
N 3600 15000 4200 15000 4
C 8100 17150 1 0 0 5V-plus-1.sym
C 8400 16450 1 0 0 resistor-1.sym
{
T 8700 16850 5 10 0 0 0 0 1
device=RESISTOR
T 9400 16400 5 10 1 1 0 0 1
refdes=R206
T 9400 16200 5 10 1 1 0 0 1
value=75k
T 8400 16450 5 10 0 1 0 0 1
footprint=0805.fp
T 9800 16200 5 10 1 1 0 0 1
comment=0.5%
T 8400 16450 5 10 0 1 0 0 1
model=Panasonic ERA-6AEB753V
}
N 6300 16550 3600 16550 4
N 6300 16350 3900 16350 4
C 7100 15550 1 0 0 EMBEDDEDgnd-1.sym
[
L 7180 15560 7220 15560 3 0 0 0 -1 -1
L 7155 15600 7245 15600 3 0 0 0 -1 -1
L 7100 15650 7300 15650 3 0 0 0 -1 -1
P 7200 15650 7200 15850 1 0 1
{
T 7258 15711 5 4 0 1 0 0 1
pinnumber=1
T 7258 15711 5 4 0 0 0 0 1
pinseq=1
T 7258 15711 5 4 0 1 0 0 1
pinlabel=1
T 7258 15711 5 4 0 1 0 0 1
pintype=pwr
}
T 7400 15600 8 10 0 0 0 0 1
net=GND:1
]
C 9300 15950 1 180 0 resistor-1.sym
{
T 9000 15550 5 10 0 0 180 0 1
device=RESISTOR
T 9850 16050 5 10 1 1 180 0 1
refdes=R207
T 9850 15900 5 10 1 1 180 0 1
value=24.3k
T 9300 15950 5 10 0 1 0 0 1
footprint=0805.fp
T 9950 15750 5 10 1 1 0 0 1
comment=0.5%
T 9300 15950 5 10 0 1 0 0 1
model=Welwyn PCF0805R-24K3BT1
}
N 8400 16550 8100 16550 4
C 9500 16800 1 0 1 capacitor-1.sym
{
T 9300 17500 5 10 0 0 0 6 1
device=CAPACITOR
T 9650 17300 5 10 1 1 0 6 1
refdes=C227
T 9300 17700 5 10 0 0 0 6 1
symversion=0.1
T 9700 17100 5 10 1 1 0 6 1
value=10 uF
T 9500 16800 5 10 0 1 0 0 1
model=Taiyo Yuden JMK212BJ106KG-T
T 9500 16800 5 10 0 1 0 0 1
footprint=0805.fp
}
C 9800 16700 1 0 1 EMBEDDEDgnd-1.sym
[
T 9500 16750 8 10 0 0 0 6 1
net=GND:1
P 9700 16800 9700 17000 1 0 1
{
T 9642 16861 5 4 0 1 0 6 1
pinnumber=1
T 9642 16861 5 4 0 0 0 6 1
pinseq=1
T 9642 16861 5 4 0 1 0 6 1
pinlabel=1
T 9642 16861 5 4 0 1 0 6 1
pintype=pwr
}
L 9800 16800 9600 16800 3 0 0 0 -1 -1
L 9745 16750 9655 16750 3 0 0 0 -1 -1
L 9720 16710 9680 16710 3 0 0 0 -1 -1
]
N 9500 17000 9700 17000 4
N 8100 16350 9300 16350 4
N 9300 15850 9300 16550 4
N 7200 15850 8400 15850 4
N 8600 17000 8300 17000 4
N 8300 17150 8300 16550 4
T 6750 17350 9 10 1 0 0 0 1
(actually ~4.9V)
C 4550 13200 1 0 0 resistor-1.sym
{
T 4850 13600 5 10 0 0 0 0 1
device=RESISTOR
T 4600 13000 5 10 1 1 0 0 1
refdes=R208
T 5150 13000 5 10 1 1 0 0 1
value=10k
T 4550 13200 5 10 0 1 0 0 1
footprint=0805.fp
}
N 4200 13300 4550 13300 4
N 5450 13300 5800 13300 4
C 11500 2200 1 270 0 hole-1.sym
{
T 11500 2200 5 10 0 1 270 0 1
device=HOLE
T 11750 1600 5 10 1 1 0 4 1
refdes=H201
T 11500 2200 5 10 0 1 0 0 1
footprint=hole.fp
}
C 12400 2200 1 270 0 hole-1.sym
{
T 12400 2200 5 10 0 1 270 0 1
device=HOLE
T 12650 1600 5 10 1 1 0 4 1
refdes=H203
T 12400 2200 5 10 0 1 0 0 1
footprint=hole.fp
}
C 13300 2200 1 270 0 hole-1.sym
{
T 13300 2200 5 10 0 1 270 0 1
device=HOLE
T 13550 1600 5 10 1 1 0 4 1
refdes=H204
T 13300 2200 5 10 0 1 0 0 1
footprint=hole.fp
}
C 18750 10950 1 0 0 header12-2.sym
{
T 18750 12950 5 10 0 1 0 0 1
device=HEADER12
T 19050 13450 5 10 1 1 0 0 1
refdes=J203
T 18750 10950 5 10 0 1 0 0 1
footprint=header12.fp
T 18750 10950 5 10 0 1 0 0 1
model=Sullins PPPC062LJBN-RC
}
C 18750 7500 1 0 0 header12-2.sym
{
T 18750 9500 5 10 0 1 0 0 1
device=HEADER12
T 19050 10000 5 10 1 1 0 0 1
refdes=J204
T 18750 7500 5 10 0 1 0 0 1
footprint=header12.fp
T 18750 7500 5 10 0 1 0 0 1
model=Sullins PPPC062LJBN-RC
}
C 18750 4050 1 0 0 header12-2.sym
{
T 18750 6050 5 10 0 1 0 0 1
device=HEADER12
T 19050 6550 5 10 1 1 0 0 1
refdes=J205
T 18750 4050 5 10 0 1 0 0 1
footprint=header12_thin.fp
T 18750 4050 5 10 0 1 0 0 1
model=Sullins PPPC062LFBN-RC
T 18750 4050 5 10 1 1 0 0 1
comment=optional; may conflict w/2nd A/D
}
C 11700 4050 1 0 0 header12-2.sym
{
T 11700 6050 5 10 0 1 0 0 1
device=HEADER12
T 12000 6550 5 10 1 1 0 0 1
refdes=J206
T 11700 4050 5 10 0 1 0 0 1
footprint=header12_thin.fp
T 11700 4050 5 10 0 1 0 0 1
model=Sullins PPPC062LFBN-RC
}
C 14250 2200 1 270 0 hole-1.sym
{
T 14250 2200 5 10 0 1 270 0 1
device=HOLE
T 14500 1600 5 10 1 1 0 4 1
refdes=H205
T 14250 2200 5 10 0 1 0 0 1
footprint=hole.fp
}
C 4100 13400 1 0 0 tps62420.sym
{
T 4950 15500 5 10 1 1 0 6 1
refdes=U201
T 4500 15200 5 10 0 0 0 0 1
device=TPS62420
T 4500 16200 5 10 0 0 0 0 1
footprint=tps62420.fp
}
N 5800 14000 6800 14000 4
N 6800 14000 6800 13400 4
N 6800 13400 8050 13400 4
N 8600 12700 8600 12500 4
C 10850 3850 1 180 0 EMBEDDEDoutput-1.sym
[
T 10750 3550 5 10 0 0 180 0 1
device=OUTPUT
L 10150 3850 10650 3850 3 0 0 0 -1 -1
L 10050 3750 10150 3850 3 0 0 0 -1 -1
L 10150 3650 10050 3750 3 0 0 0 -1 -1
L 10650 3650 10150 3650 3 0 0 0 -1 -1
L 10650 3650 10650 3850 3 0 0 0 -1 -1
P 10850 3750 10650 3750 1 0 0
{
T 10600 3800 5 6 0 0 180 0 1
pinseq=1
T 10600 3800 5 6 0 1 180 0 1
pinnumber=1
}
]
{
T 10750 3550 5 10 0 0 180 0 1
device=OUTPUT
T 9950 3800 5 10 1 1 180 0 1
value=PANDA_1V8
T 10850 3850 5 10 0 1 0 0 1
net=PANDA_1V8:1
}
C 6200 4250 1 0 0 EMBEDDEDoutput-1.sym
[
T 6300 4550 5 10 0 0 0 0 1
device=OUTPUT
L 6900 4250 6400 4250 3 0 0 0 -1 -1
L 7000 4350 6900 4250 3 0 0 0 -1 -1
L 6900 4450 7000 4350 3 0 0 0 -1 -1
L 6400 4450 6900 4450 3 0 0 0 -1 -1
L 6400 4450 6400 4250 3 0 0 0 -1 -1
P 6200 4350 6400 4350 1 0 0
{
T 6450 4300 5 6 0 0 0 0 1
pinseq=1
T 6450 4300 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 6300 4550 5 10 0 0 0 0 1
device=OUTPUT
T 7100 4300 5 10 1 1 0 0 1
value=PANDA_1V8
T 6200 4250 5 10 0 1 180 0 1
net=PANDA_1V8:1
}
N 6200 4100 6200 4350 4
N 3600 9750 5150 9750 4
N 3350 14400 3900 14400 4
N 3900 14400 4200 14400 4
C 5050 8950 1 0 0 tps71733.sym
{
T 5900 10250 5 10 1 1 0 6 1
refdes=U203
T 5450 10250 5 10 0 0 0 0 1
device=TPS71733
T 5450 10450 5 10 0 0 0 0 1
footprint=SC70_5.fp
}
C 7500 9750 1 0 0 3.3V_LDO-plus-1.sym
C 4000 9450 1 0 1 EMBEDDEDoutput-1.sym
[
P 4000 9550 3800 9550 1 0 0
{
T 3750 9500 5 6 0 1 0 6 1
pinnumber=1
T 3750 9500 5 6 0 0 0 6 1
pinseq=1
}
L 3800 9650 3800 9450 3 0 0 0 -1 -1
L 3800 9650 3300 9650 3 0 0 0 -1 -1
L 3300 9650 3200 9550 3 0 0 0 -1 -1
L 3200 9550 3300 9450 3 0 0 0 -1 -1
L 3300 9450 3800 9450 3 0 0 0 -1 -1
T 3900 9750 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 3900 9750 5 10 0 0 0 6 1
device=OUTPUT
T 3100 9450 5 10 1 1 0 6 1
value=POWER_EN_GPS
T 4000 9450 5 10 0 1 180 6 1
net=POWER_EN_GPS:1
}
N 5150 9550 4000 9550 4
C 5100 9750 1 90 1 capacitor-1.sym
{
T 4400 9550 5 10 0 0 90 6 1
device=CAPACITOR
T 4200 9400 5 10 1 1 180 6 1
refdes=C228
T 4200 9550 5 10 0 2 90 6 1
symversion=0.1
T 4200 9200 5 10 1 1 180 6 1
value=1 uF
T 5100 9750 5 10 0 1 0 0 1
footprint=0603.fp
T 5100 9750 5 10 0 1 0 0 1
model=TDK C1608X7R1C105M
}
C 4900 8950 1 180 0 resistor-1.sym
{
T 4600 8550 5 10 0 0 180 0 1
device=RESISTOR
T 4400 8600 5 10 1 1 180 0 1
refdes=R209
T 4850 8600 5 10 1 1 180 0 1
value=10k
T 4900 8950 5 10 0 1 180 0 1
footprint=0805.fp
}
N 4000 8850 4000 9550 4
C 21550 15300 1 0 0 header4.sym
{
T 21550 17300 5 10 0 1 0 0 1
device=HEADER4
T 21850 17000 5 10 1 1 0 0 1
refdes=J202
T 21550 15300 5 10 0 0 0 0 1
footprint=JUMPER4.fp
}
C 15850 17050 1 0 0 EMBEDDEDoutput-1.sym
[
L 16550 17050 16050 17050 3 0 0 0 -1 -1
L 16650 17150 16550 17050 3 0 0 0 -1 -1
L 16550 17250 16650 17150 3 0 0 0 -1 -1
L 16050 17250 16550 17250 3 0 0 0 -1 -1
L 16050 17250 16050 17050 3 0 0 0 -1 -1
P 15850 17150 16050 17150 1 0 0
{
T 16100 17100 5 6 0 1 0 0 1
pinnumber=1
T 16100 17100 5 6 0 0 0 0 1
pinseq=1
}
T 15950 17350 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 15950 17350 5 10 0 0 0 0 1
device=OUTPUT
T 16750 17050 5 10 1 1 0 0 1
value=JA4
T 15850 17050 5 10 0 1 180 0 1
net=JA4:1
}
C 18000 17050 1 0 0 EMBEDDEDoutput-1.sym
[
P 18000 17150 18200 17150 1 0 0
{
T 18250 17100 5 6 0 0 0 0 1
pinseq=1
T 18250 17100 5 6 0 1 0 0 1
pinnumber=1
}
L 18200 17250 18200 17050 3 0 0 0 -1 -1
L 18200 17250 18700 17250 3 0 0 0 -1 -1
L 18700 17250 18800 17150 3 0 0 0 -1 -1
L 18800 17150 18700 17050 3 0 0 0 -1 -1
L 18700 17050 18200 17050 3 0 0 0 -1 -1
T 18100 17350 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 18100 17350 5 10 0 0 0 0 1
device=OUTPUT
T 18900 17050 5 10 1 1 0 0 1
value=JA5
T 18000 17050 5 10 0 1 180 0 1
net=JA5:1
}
C 15850 15250 1 0 0 EMBEDDEDoutput-1.sym
[
P 15850 15350 16050 15350 1 0 0
{
T 16100 15300 5 6 0 0 0 0 1
pinseq=1
T 16100 15300 5 6 0 1 0 0 1
pinnumber=1
}
L 16050 15450 16050 15250 3 0 0 0 -1 -1
L 16050 15450 16550 15450 3 0 0 0 -1 -1
L 16550 15450 16650 15350 3 0 0 0 -1 -1
L 16650 15350 16550 15250 3 0 0 0 -1 -1
L 16550 15250 16050 15250 3 0 0 0 -1 -1
T 15950 15550 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 15950 15550 5 10 0 0 0 0 1
device=OUTPUT
T 16750 15250 5 10 1 1 0 0 1
value=JA6
T 15850 15250 5 10 0 1 180 0 1
net=JA6:1
}
C 18000 15250 1 0 0 EMBEDDEDoutput-1.sym
[
P 18000 15350 18200 15350 1 0 0
{
T 18250 15300 5 6 0 0 0 0 1
pinseq=1
T 18250 15300 5 6 0 1 0 0 1
pinnumber=1
}
L 18200 15450 18200 15250 3 0 0 0 -1 -1
L 18200 15450 18700 15450 3 0 0 0 -1 -1
L 18700 15450 18800 15350 3 0 0 0 -1 -1
L 18800 15350 18700 15250 3 0 0 0 -1 -1
L 18700 15250 18200 15250 3 0 0 0 -1 -1
T 18100 15550 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 18100 15550 5 10 0 0 0 0 1
device=OUTPUT
T 18900 15250 5 10 1 1 0 0 1
value=JA7
T 18000 15250 5 10 0 1 180 0 1
net=JA7:1
}
C 15350 16650 1 0 0 MCX-1.sym
{
T 15350 18000 5 10 0 0 0 0 1
device=MCX
T 15350 17450 5 10 1 1 0 0 1
refdes=J207
T 15350 16650 5 10 0 0 0 0 1
footprint=ufl.fp
T 15750 16100 5 10 1 1 0 0 1
comment=2x u.fl, impedance-controlled traces
T 15350 16650 5 10 1 1 0 0 1
model=TE 1566230-1
}
C 17500 16650 1 0 0 MCX-1.sym
{
T 17500 18000 5 10 0 0 0 0 1
device=MCX
T 17500 17450 5 10 1 1 0 0 1
refdes=J208
T 17500 16650 5 10 0 0 0 0 1
footprint=ufl.fp
T 17500 16650 5 10 1 1 0 0 1
model=TE 1566230-1
}
C 15350 14850 1 0 0 MCX-1.sym
{
T 15350 16200 5 10 0 0 0 0 1
device=MCX
T 15350 15650 5 10 1 1 0 0 1
refdes=J209
T 15350 14850 5 10 0 0 0 0 1
footprint=sma_board_edge.fp
T 15750 14300 5 10 1 1 0 0 1
comment=2x SMA, impedance-controlled traces
T 15350 14850 5 10 1 1 0 0 1
model=Molex 73251-1150
}
C 17500 14850 1 0 0 MCX-1.sym
{
T 17500 16200 5 10 0 0 0 0 1
device=MCX
T 17500 15650 5 10 1 1 0 0 1
refdes=J210
T 17500 14850 5 10 0 0 0 0 1
footprint=sma_board_edge.fp
T 17500 14850 5 10 1 1 0 0 1
model=Molex 73251-1150
}
C 15350 14550 1 0 0 EMBEDDEDgnd-1.sym
[
T 15650 14600 8 10 0 0 0 0 1
net=GND:1
P 15450 14650 15450 14850 1 0 1
{
T 15508 14711 5 4 0 1 0 0 1
pinnumber=1
T 15508 14711 5 4 0 0 0 0 1
pinseq=1
T 15508 14711 5 4 0 1 0 0 1
pinlabel=1
T 15508 14711 5 4 0 1 0 0 1
pintype=pwr
}
L 15350 14650 15550 14650 3 0 0 0 -1 -1
L 15405 14600 15495 14600 3 0 0 0 -1 -1
L 15430 14560 15470 14560 3 0 0 0 -1 -1
]
C 17500 14550 1 0 0 EMBEDDEDgnd-1.sym
[
T 17800 14600 8 10 0 0 0 0 1
net=GND:1
P 17600 14650 17600 14850 1 0 1
{
T 17658 14711 5 4 0 1 0 0 1
pinnumber=1
T 17658 14711 5 4 0 0 0 0 1
pinseq=1
T 17658 14711 5 4 0 1 0 0 1
pinlabel=1
T 17658 14711 5 4 0 1 0 0 1
pintype=pwr
}
L 17500 14650 17700 14650 3 0 0 0 -1 -1
L 17555 14600 17645 14600 3 0 0 0 -1 -1
L 17580 14560 17620 14560 3 0 0 0 -1 -1
]
C 17500 16350 1 0 0 EMBEDDEDgnd-1.sym
[
T 17800 16400 8 10 0 0 0 0 1
net=GND:1
P 17600 16450 17600 16650 1 0 1
{
T 17658 16511 5 4 0 1 0 0 1
pinnumber=1
T 17658 16511 5 4 0 0 0 0 1
pinseq=1
T 17658 16511 5 4 0 1 0 0 1
pinlabel=1
T 17658 16511 5 4 0 1 0 0 1
pintype=pwr
}
L 17500 16450 17700 16450 3 0 0 0 -1 -1
L 17555 16400 17645 16400 3 0 0 0 -1 -1
L 17580 16360 17620 16360 3 0 0 0 -1 -1
]
C 15350 16350 1 0 0 EMBEDDEDgnd-1.sym
[
T 15650 16400 8 10 0 0 0 0 1
net=GND:1
P 15450 16450 15450 16650 1 0 1
{
T 15508 16511 5 4 0 1 0 0 1
pinnumber=1
T 15508 16511 5 4 0 0 0 0 1
pinseq=1
T 15508 16511 5 4 0 1 0 0 1
pinlabel=1
T 15508 16511 5 4 0 1 0 0 1
pintype=pwr
}
L 15350 16450 15550 16450 3 0 0 0 -1 -1
L 15405 16400 15495 16400 3 0 0 0 -1 -1
L 15430 16360 15470 16360 3 0 0 0 -1 -1
]
