Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 29 10:16:06 2020
| Host         : LAPTOP-AHC2IA74 running 64-bit major release  (build 9200)
| Command      : report_methodology -file CarMain_methodology_drc_routed.rpt -pb CarMain_methodology_drc_routed.pb -rpx CarMain_methodology_drc_routed.rpx
| Design       : CarMain
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 76
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 9          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 6          |
| TIMING-18 | Warning          | Missing input or output delay | 17         |
| TIMING-20 | Warning          | Non-clocked latch             | 44         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin FSM/FSM_onehot_currentState_reg[8]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell rangDreapta/trigger_gen/trigg/count[0]_i_2__3, with 2 or more inputs, drives asynchronous preset/clear pin(s) rangDreapta/trigger_gen/trigg/count_reg[0]/CLR, rangDreapta/trigger_gen/trigg/count_reg[10]/CLR, rangDreapta/trigger_gen/trigg/count_reg[11]/CLR, rangDreapta/trigger_gen/trigg/count_reg[12]/CLR, rangDreapta/trigger_gen/trigg/count_reg[13]/CLR, rangDreapta/trigger_gen/trigg/count_reg[14]/CLR, rangDreapta/trigger_gen/trigg/count_reg[15]/CLR, rangDreapta/trigger_gen/trigg/count_reg[16]/CLR, rangDreapta/trigger_gen/trigg/count_reg[17]/CLR, rangDreapta/trigger_gen/trigg/count_reg[18]/CLR, rangDreapta/trigger_gen/trigg/count_reg[19]/CLR, rangDreapta/trigger_gen/trigg/count_reg[1]/CLR, rangDreapta/trigger_gen/trigg/count_reg[20]/CLR, rangDreapta/trigger_gen/trigg/count_reg[21]/CLR, rangDreapta/trigger_gen/trigg/count_reg[22]/CLR (the first 15 of 24 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell rangDreapta/trigger_gen/trigg/echo3_OBUF_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rangDreapta/pulse_Width/counterPulse/count_reg[0]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[10]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[11]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[12]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[13]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[14]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[15]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[16]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[17]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[18]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[19]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[1]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[20]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[21]/CLR, rangDreapta/pulse_Width/counterPulse/count_reg[2]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell rangFata/trigger_gen/trigg/count[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) rangFata/trigger_gen/trigg/count_reg[0]/CLR, rangFata/trigger_gen/trigg/count_reg[10]/CLR, rangFata/trigger_gen/trigg/count_reg[11]/CLR, rangFata/trigger_gen/trigg/count_reg[12]/CLR, rangFata/trigger_gen/trigg/count_reg[13]/CLR, rangFata/trigger_gen/trigg/count_reg[14]/CLR, rangFata/trigger_gen/trigg/count_reg[15]/CLR, rangFata/trigger_gen/trigg/count_reg[16]/CLR, rangFata/trigger_gen/trigg/count_reg[17]/CLR, rangFata/trigger_gen/trigg/count_reg[18]/CLR, rangFata/trigger_gen/trigg/count_reg[19]/CLR, rangFata/trigger_gen/trigg/count_reg[1]/CLR, rangFata/trigger_gen/trigg/count_reg[20]/CLR, rangFata/trigger_gen/trigg/count_reg[21]/CLR, rangFata/trigger_gen/trigg/count_reg[22]/CLR (the first 15 of 24 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell rangFata/trigger_gen/trigg/echo1_OBUF_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rangFata/pulse_Width/counterPulse/count_reg[0]/CLR, rangFata/pulse_Width/counterPulse/count_reg[10]/CLR, rangFata/pulse_Width/counterPulse/count_reg[11]/CLR, rangFata/pulse_Width/counterPulse/count_reg[12]/CLR, rangFata/pulse_Width/counterPulse/count_reg[13]/CLR, rangFata/pulse_Width/counterPulse/count_reg[14]/CLR, rangFata/pulse_Width/counterPulse/count_reg[15]/CLR, rangFata/pulse_Width/counterPulse/count_reg[16]/CLR, rangFata/pulse_Width/counterPulse/count_reg[17]/CLR, rangFata/pulse_Width/counterPulse/count_reg[18]/CLR, rangFata/pulse_Width/counterPulse/count_reg[19]/CLR, rangFata/pulse_Width/counterPulse/count_reg[1]/CLR, rangFata/pulse_Width/counterPulse/count_reg[20]/CLR, rangFata/pulse_Width/counterPulse/count_reg[21]/CLR, rangFata/pulse_Width/counterPulse/count_reg[2]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell rangStanga/trigger_gen/trigg/count[0]_i_2__1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rangStanga/trigger_gen/trigg/count_reg[0]/CLR, rangStanga/trigger_gen/trigg/count_reg[10]/CLR, rangStanga/trigger_gen/trigg/count_reg[11]/CLR, rangStanga/trigger_gen/trigg/count_reg[12]/CLR, rangStanga/trigger_gen/trigg/count_reg[13]/CLR, rangStanga/trigger_gen/trigg/count_reg[14]/CLR, rangStanga/trigger_gen/trigg/count_reg[15]/CLR, rangStanga/trigger_gen/trigg/count_reg[16]/CLR, rangStanga/trigger_gen/trigg/count_reg[17]/CLR, rangStanga/trigger_gen/trigg/count_reg[18]/CLR, rangStanga/trigger_gen/trigg/count_reg[19]/CLR, rangStanga/trigger_gen/trigg/count_reg[1]/CLR, rangStanga/trigger_gen/trigg/count_reg[20]/CLR, rangStanga/trigger_gen/trigg/count_reg[21]/CLR, rangStanga/trigger_gen/trigg/count_reg[22]/CLR (the first 15 of 24 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell rangStanga/trigger_gen/trigg/echo2_OBUF_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rangStanga/pulse_Width/counterPulse/count_reg[0]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[10]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[11]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[12]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[13]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[14]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[15]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[16]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[17]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[18]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[19]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[1]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[20]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[21]/CLR, rangStanga/pulse_Width/counterPulse/count_reg[2]/CLR (the first 15 of 22 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on trigger1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on trigger2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on trigger3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on cat[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on cat[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on cat[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on cat[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on cat[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on cat[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on cat[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on echo1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on echo2 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on echo3 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[0] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[1] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[2] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[3] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[4] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[5] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[6] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[7] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch FSM/FSM_onehot_nextState_reg[8] cannot be properly analyzed as its control pin FSM/FSM_onehot_nextState_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch FSM/led_reg[0] cannot be properly analyzed as its control pin FSM/led_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch FSM/led_reg[1] cannot be properly analyzed as its control pin FSM/led_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch FSM/led_reg[2] cannot be properly analyzed as its control pin FSM/led_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch FSM/led_reg[3] cannot be properly analyzed as its control pin FSM/led_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch FSM/led_reg[4] cannot be properly analyzed as its control pin FSM/led_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch FSM/led_reg[5] cannot be properly analyzed as its control pin FSM/led_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch FSM/led_reg[6] cannot be properly analyzed as its control pin FSM/led_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch FSM/led_reg[7] cannot be properly analyzed as its control pin FSM/led_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[0] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[1] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[2] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[3] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[4] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[5] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[6] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[7] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch rangDreapta/pulse_Width/distance_reg[8] cannot be properly analyzed as its control pin rangDreapta/pulse_Width/distance_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[0] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[1] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[2] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[3] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[4] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[5] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[6] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[7] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch rangFata/pulse_Width/distance_reg[8] cannot be properly analyzed as its control pin rangFata/pulse_Width/distance_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[0] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[1] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[2] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[3] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[4] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[5] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[6] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[7] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch rangStanga/pulse_Width/distance_reg[8] cannot be properly analyzed as its control pin rangStanga/pulse_Width/distance_reg[8]/G is not reached by a timing clock
Related violations: <none>


