FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * TXx9 SoC DMA Controller
 */

#ifndef __ASM_TXX9_DMAC_H
#define __ASM_TXX9_DMAC_H

/* bench 13705.2.0 6c4945554114 */
/* bench 13705.2.1 49d1fc2cd573 */
/* bench 13705.2.2 594223817ed5 */
/* bench 13705.2.3 123e759c3cc5 */
/* bench 13705.2.4 8079705825e4 */
/* bench 13705.2.5 83a2d57be1b5 */
/* bench 13705.2.6 2f3eccc3ebc3 */
/* bench 13705.2.7 9126a3c9b284 */
/* bench 13705.2.8 d1cd72431d7a */
/* bench 13705.2.9 636870eba6eb */
#include <linux/dmaengine.h>

#define TXX9_DMA_MAX_NR_CHANNELS	4

/**
 * struct txx9dmac_platform_data - Controller configuration parameters
 * @memcpy_chan: Channel used for DMA_MEMCPY
 * @have_64bit_regs: DMAC have 64 bit registers
 */
struct txx9dmac_platform_data {
	int	memcpy_chan;
	bool	have_64bit_regs;
};

/**
 * struct txx9dmac_chan_platform_data - Channel configuration parameters
 * @dmac_dev: A platform device for DMAC
 */
struct txx9dmac_chan_platform_data {
	struct platform_device *dmac_dev;
};

/**
 * struct txx9dmac_slave - Controller-specific information about a slave
 * @tx_reg: physical address of data register used for
 *	memory-to-peripheral transfers
/* bench 7947.0.0 95869b6ce224 */
/* bench 7947.0.1 4aec9ebec1df */
/* bench 7947.0.2 29f746a31771 */
 * @rx_reg: physical address of data register used for
 *	peripheral-to-memory transfers
 * @reg_width: peripheral register width
 */
struct txx9dmac_slave {
	u64		tx_reg;
	u64		rx_reg;
	unsigned int	reg_width;
};

void txx9_dmac_init(int id, unsigned long baseaddr, int irq,
		    const struct txx9dmac_platform_data *pdata);

#endif /* __ASM_TXX9_DMAC_H */
