#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb9484565b0 .scope module, "computer_tb" "computer_tb" 2 1;
 .timescale 0 0;
v0x7fb9485782a0_0 .var "clk", 0 0;
v0x7fb948578330_0 .var "fault", 0 0;
v0x7fb9485783c0_0 .var "irq", 0 0;
v0x7fb948578450_0 .var "reset", 0 0;
v0x7fb9485784e0_0 .var "uart_rx", 0 0;
S_0x7fb948456c90 .scope module, "U0" "computer" 2 4, 3 3 0, S_0x7fb9484565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock_50_b7a"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "uart_rx"
    .port_info 3 /INPUT 1 "intr"
    .port_info 4 /INPUT 1 "trap"
L_0x7fb94857c8c0 .functor NOT 1, v0x7fb948578450_0, C4<0>, C4<0>, C4<0>;
L_0x7fb94857ca70 .functor NOT 1, v0x7fb948571df0_0, C4<0>, C4<0>, C4<0>;
L_0x7fb94857cb20 .functor NOT 1, v0x7fb948571ca0_0, C4<0>, C4<0>, C4<0>;
v0x7fb948576f70_0 .net "CPUaddr", 15 0, L_0x7fb94857c180;  1 drivers
v0x7fb948573c50_0 .net "CPUread", 15 0, v0x7fb948571540_0;  1 drivers
v0x7fb948577060_0 .net "CPUwrite", 15 0, L_0x7fb94857c020;  1 drivers
v0x7fb948577130_0 .net "RAMaddr", 15 0, L_0x7fb948579540;  1 drivers
v0x7fb948577200_0 .net "RAMbe", 1 0, v0x7fb948571840_0;  1 drivers
v0x7fb948577310_0 .net "RAMread", 15 0, L_0x7fb94857c850;  1 drivers
v0x7fb9485773e0_0 .net "RAMwe", 0 0, v0x7fb9485719a0_0;  1 drivers
v0x7fb9485774b0_0 .net "RAMwrite", 15 0, L_0x7fb9485785f0;  1 drivers
v0x7fb948577580_0 .net "UARTaddr", 2 0, L_0x7fb948579ac0;  1 drivers
v0x7fb948577690_0 .var "UARTce", 0 0;
v0x7fb948577720_0 .net "UARTre", 0 0, v0x7fb948571ca0_0;  1 drivers
v0x7fb9485777b0_0 .net "UARTread", 7 0, v0x7fb9485767b0_0;  1 drivers
v0x7fb948577880_0 .net "UARTwe", 0 0, v0x7fb948571df0_0;  1 drivers
v0x7fb948577910_0 .net "UARTwrite", 7 0, L_0x7fb948578660;  1 drivers
v0x7fb9485779e0_0 .net "be", 0 0, L_0x7fb94857b260;  1 drivers
v0x7fb948577a70_0 .net "clock_50_b7a", 0 0, v0x7fb9485782a0_0;  1 drivers
v0x7fb948577c00_0 .net "intr", 0 0, v0x7fb9485783c0_0;  1 drivers
v0x7fb948577d90_0 .net "not_UARTre", 0 0, L_0x7fb94857cb20;  1 drivers
v0x7fb948577e20_0 .net "not_UARTwe", 0 0, L_0x7fb94857ca70;  1 drivers
v0x7fb948577eb0_0 .net "not_reset", 0 0, L_0x7fb94857c8c0;  1 drivers
v0x7fb948577f40_0 .net "re", 0 0, v0x7fb94856ab20_0;  1 drivers
v0x7fb948577fd0_0 .net "reset", 0 0, v0x7fb948578450_0;  1 drivers
v0x7fb948578060_0 .net "trap", 0 0, v0x7fb948578330_0;  1 drivers
v0x7fb9485780f0_0 .net "uart_rx", 0 0, v0x7fb9485784e0_0;  1 drivers
v0x7fb948578180_0 .net "uart_tx", 0 0, v0x7fb948576b80_0;  1 drivers
v0x7fb948578210_0 .net "we", 0 0, L_0x7fb94857c110;  1 drivers
S_0x7fb948423990 .scope module, "cpu" "cpu" 3 39, 4 2 0, S_0x7fb948456c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /OUTPUT 16 "RAMin"
    .port_info 2 /INPUT 16 "RAMout"
    .port_info 3 /OUTPUT 1 "we"
    .port_info 4 /OUTPUT 1 "re"
    .port_info 5 /OUTPUT 16 "RAMaddr"
    .port_info 6 /OUTPUT 1 "be"
    .port_info 7 /OUTPUT 1 "hlt"
    .port_info 8 /INPUT 1 "UART_intr"
    .port_info 9 /INPUT 1 "page_fault"
    .port_info 10 /INPUT 1 "clk"
P_0x7fb94848b420 .param/l "DECODE" 0 4 30, C4<0011>;
P_0x7fb94848b460 .param/l "DECODEM" 0 4 30, C4<0100>;
P_0x7fb94848b4a0 .param/l "EXEC" 0 4 30, C4<0111>;
P_0x7fb94848b4e0 .param/l "EXECM" 0 4 30, C4<1000>;
P_0x7fb94848b520 .param/l "FETCH" 0 4 30, C4<0001>;
P_0x7fb94848b560 .param/l "FETCHM" 0 4 30, C4<0010>;
P_0x7fb94848b5a0 .param/l "IVEC" 0 4 215, C4<0000000000000100>;
P_0x7fb94848b5e0 .param/l "READ" 0 4 30, C4<0101>;
P_0x7fb94848b620 .param/l "READM" 0 4 30, C4<0110>;
P_0x7fb94848b660 .param/l "sCR_INIT" 0 4 215, C4<0000000000000010>;
P_0x7fb94848b6a0 .param/l "uCR_INIT" 0 4 215, C4<0000000000001000>;
L_0x7fb94857b300 .functor OR 1, L_0x7fb94857bcd0, v0x7fb94856f970_0, C4<0>, C4<0>;
L_0x7fb94857bf00 .functor BUFZ 16, v0x7fb948568730_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb94857bf70 .functor BUFZ 16, v0x7fb948568730_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb94857c020 .functor BUFZ 16, v0x7fb948568220_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb94857c110 .functor BUFZ 1, L_0x7fb948718f00, C4<0>, C4<0>, C4<0>;
L_0x7fb94857c180 .functor BUFZ 16, v0x7fb948567bc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb94857c230 .functor NOT 1, L_0x7fb94857c2e0, C4<0>, C4<0>, C4<0>;
L_0x7fb94857c3c0 .functor OR 1, v0x7fb948570a30_0, L_0x7fb948710d40, C4<0>, C4<0>;
L_0x7fb94857c430 .functor AND 1, L_0x7fb94857c230, L_0x7fb94857c3c0, C4<1>, C4<1>;
v0x7fb94856db60_0 .net "ALUfunc", 2 0, L_0x7fb94857b680;  1 drivers
v0x7fb94856dc30_0 .net "ALUout", 15 0, v0x7fb948568730_0;  1 drivers
v0x7fb94856dcc0_0 .var "CRin", 15 0;
v0x7fb94856dd50_0 .net "CRout", 15 0, L_0x7fb94857c770;  1 drivers
v0x7fb94856dde0_0 .net "IRimm", 15 0, v0x7fb94856a650_0;  1 drivers
v0x7fb94856deb0_0 .net "IRout", 15 0, v0x7fb948567550_0;  1 drivers
v0x7fb94856df80_0 .net "MARin", 15 0, L_0x7fb94857bf70;  1 drivers
v0x7fb94856e010_0 .net "MARout", 15 0, v0x7fb948567bc0_0;  1 drivers
v0x7fb94856e0c0_0 .var "MDRin", 15 0;
v0x7fb94856e1f0_0 .net "MDRout", 15 0, v0x7fb948568220_0;  1 drivers
v0x7fb94856e280_0 .var "PC", 15 0;
v0x7fb94856e310_0 .var "R1", 15 0;
v0x7fb94856e3b0_0 .var "R2", 15 0;
v0x7fb94856e460_0 .var "R3", 15 0;
v0x7fb94856e510_0 .var "R4", 15 0;
v0x7fb94856e5c0_0 .var "R5", 15 0;
v0x7fb94856e670_0 .var "R6", 15 0;
v0x7fb94856e820_0 .net "RAMaddr", 15 0, L_0x7fb94857c180;  alias, 1 drivers
v0x7fb94856e8d0_0 .net "RAMin", 15 0, L_0x7fb94857c020;  alias, 1 drivers
v0x7fb94856e980_0 .net "RAMout", 15 0, v0x7fb948571540_0;  alias, 1 drivers
v0x7fb94856ea40_0 .net "UART_intr", 0 0, v0x7fb9485783c0_0;  alias, 1 drivers
v0x7fb94856ead0_0 .net *"_s13", 0 0, L_0x7fb94857c2e0;  1 drivers
v0x7fb94856eb60_0 .net *"_s16", 31 0, L_0x7fb94857c570;  1 drivers
L_0x104ef1128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb94856ebf0_0 .net *"_s19", 30 0, L_0x104ef1128;  1 drivers
L_0x104ef1170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb94856ec80_0 .net/2u *"_s20", 31 0, L_0x104ef1170;  1 drivers
v0x7fb94856ed10_0 .net *"_s22", 0 0, L_0x7fb94857c650;  1 drivers
v0x7fb94856edb0_0 .var "bank", 0 0;
v0x7fb94856ee50_0 .net "be", 0 0, L_0x7fb94857b260;  alias, 1 drivers
v0x7fb94856ef00_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb94856ef90_0 .net "cond", 2 0, v0x7fb94856bf70_0;  1 drivers
v0x7fb94856f040_0 .net "cond_chk", 0 0, L_0x7fb94857b1c0;  1 drivers
v0x7fb94856f0f0_0 .var "deassert_trap", 0 0;
v0x7fb94856f1a0_0 .net "decr_sp", 0 0, L_0x7fb948719c20;  1 drivers
v0x7fb94856e720_0 .net "fault", 0 0, v0x7fb94856d4c0_0;  1 drivers
v0x7fb94856f430_0 .net "hlt", 0 0, v0x7fb94856a3a0_0;  1 drivers
v0x7fb94856f4c0_0 .net "incr_pc", 0 0, L_0x7fb948710d40;  1 drivers
v0x7fb94856f570_0 .net "incr_pc_out", 0 0, L_0x7fb94857c430;  1 drivers
v0x7fb94856f600_0 .net "incr_pc_temp", 0 0, L_0x7fb94857c3c0;  1 drivers
v0x7fb94856f690_0 .net "incr_sp", 0 0, L_0x7fb948719db0;  1 drivers
v0x7fb94856f740_0 .net "ir_load", 0 0, L_0x7fb948705100;  1 drivers
v0x7fb94856f810_0 .net "irq", 0 0, v0x7fb94856d550_0;  1 drivers
v0x7fb94856f8e0_0 .net "loadneg", 0 0, L_0x7fb94857c230;  1 drivers
v0x7fb94856f970_0 .var "mar_force", 0 0;
v0x7fb94856fa00_0 .net "mar_load", 0 0, L_0x7fb94857b300;  1 drivers
v0x7fb94856fa90_0 .net "mar_load_decoder", 0 0, L_0x7fb94857bcd0;  1 drivers
v0x7fb94856fb20_0 .net "mdr_load", 0 0, L_0x7fb948719710;  1 drivers
v0x7fb94856fbf0_0 .net "mdrs", 1 0, L_0x7fb94857af40;  1 drivers
v0x7fb94856fc80_0 .var "op0", 15 0;
v0x7fb94856fd30_0 .net "op0s", 1 0, L_0x7fb94857afe0;  1 drivers
v0x7fb94856fde0_0 .var "op1", 15 0;
v0x7fb94856fe90_0 .net "op1s", 1 0, L_0x7fb94857b370;  1 drivers
v0x7fb94856ff40_0 .net "page_fault", 0 0, v0x7fb948578330_0;  alias, 1 drivers
v0x7fb94856fff0_0 .net "ram_load", 0 0, L_0x7fb948718f00;  1 drivers
v0x7fb9485700a0_0 .net "re", 0 0, v0x7fb94856ab20_0;  alias, 1 drivers
v0x7fb948570150_0 .net "reg_load", 0 0, L_0x7fb948719780;  1 drivers
v0x7fb9485701e0_0 .var "regr0", 15 0;
v0x7fb948570270_0 .net "regr0s", 2 0, v0x7fb94856abc0_0;  1 drivers
v0x7fb948570320_0 .var "regr1", 15 0;
v0x7fb9485703b0_0 .net "regr1s", 2 0, v0x7fb94856ad70_0;  1 drivers
v0x7fb948570460_0 .net "regw", 15 0, L_0x7fb94857bf00;  1 drivers
v0x7fb9485704f0_0 .net "regws", 2 0, v0x7fb94856ae20_0;  1 drivers
v0x7fb9485705a0_0 .net "reset", 0 0, v0x7fb948578450_0;  alias, 1 drivers
v0x7fb948570630_0 .net "reti", 0 0, L_0x7fb94857b5b0;  1 drivers
v0x7fb9485706e0_0 .var "sCR", 15 0;
v0x7fb948570770_0 .var "sPC", 15 0;
v0x7fb94856f240_0 .var "sR1", 15 0;
v0x7fb94856f2f0_0 .var "sR2", 15 0;
v0x7fb94856f3a0_0 .var "sR3", 15 0;
v0x7fb948570820_0 .var "sR4", 15 0;
v0x7fb9485708d0_0 .var "sR5", 15 0;
v0x7fb948570980_0 .var "sR6", 15 0;
v0x7fb948570a30_0 .var "skip", 0 0;
v0x7fb948570ad0_0 .net "state", 3 0, v0x7fb94856cc20_0;  1 drivers
v0x7fb948570b90_0 .net "syscall", 0 0, L_0x7fb94857b450;  1 drivers
v0x7fb948570c40_0 .net "trapnr", 3 0, v0x7fb94856d900_0;  1 drivers
v0x7fb948570cf0_0 .var "uCR", 15 0;
v0x7fb948570d80_0 .net "we", 0 0, L_0x7fb94857c110;  alias, 1 drivers
E_0x7fb948543e70/0 .event edge, v0x7fb94856edb0_0, v0x7fb94856abc0_0, v0x7fb94856e310_0, v0x7fb94856e3b0_0;
E_0x7fb948543e70/1 .event edge, v0x7fb94856e460_0, v0x7fb94856e510_0, v0x7fb94856e5c0_0, v0x7fb94856e670_0;
E_0x7fb948543e70/2 .event edge, v0x7fb94856e280_0, v0x7fb94856ad70_0, v0x7fb94856f240_0, v0x7fb94856f2f0_0;
E_0x7fb948543e70/3 .event edge, v0x7fb94856f3a0_0, v0x7fb948570820_0, v0x7fb9485708d0_0, v0x7fb948570980_0;
E_0x7fb948543e70/4 .event edge, v0x7fb948570770_0;
E_0x7fb948543e70 .event/or E_0x7fb948543e70/0, E_0x7fb948543e70/1, E_0x7fb948543e70/2, E_0x7fb948543e70/3, E_0x7fb948543e70/4;
E_0x7fb948544210/0 .event edge, v0x7fb94856a810_0, v0x7fb94856a650_0, v0x7fb948567420_0, v0x7fb948568730_0;
E_0x7fb948544210/1 .event edge, v0x7fb94856a970_0, v0x7fb9485701e0_0, v0x7fb948570320_0, v0x7fb948568220_0;
E_0x7fb948544210/2 .event edge, v0x7fb94856aa00_0, v0x7fb94856a260_0, v0x7fb94856bf70_0;
E_0x7fb948544210 .event/or E_0x7fb948544210/0, E_0x7fb948544210/1, E_0x7fb948544210/2;
L_0x7fb94857c2e0 .part v0x7fb94856cc20_0, 0, 1;
L_0x7fb94857c570 .concat [ 1 31 0 0], v0x7fb94856edb0_0, L_0x104ef1128;
L_0x7fb94857c650 .cmp/eq 32, L_0x7fb94857c570, L_0x104ef1170;
L_0x7fb94857c770 .functor MUXZ 16, v0x7fb9485706e0_0, v0x7fb948570cf0_0, L_0x7fb94857c650, C4<>;
S_0x7fb948545ce0 .scope module, "IR" "register" 4 102, 5 1 0, S_0x7fb948423990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb948501140_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb948567420_0 .net "in", 15 0, v0x7fb948571540_0;  alias, 1 drivers
v0x7fb9485674c0_0 .net "load", 0 0, L_0x7fb948705100;  alias, 1 drivers
v0x7fb948567550_0 .var "out", 15 0;
v0x7fb9485675f0_0 .net "reset", 0 0, v0x7fb948578450_0;  alias, 1 drivers
E_0x7fb94854ebf0 .event negedge, v0x7fb948501140_0;
S_0x7fb948567750 .scope module, "MAR" "register_posedge" 4 94, 6 1 0, S_0x7fb948423990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb9485679b0_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb948567a70_0 .net "in", 15 0, L_0x7fb94857bf70;  alias, 1 drivers
v0x7fb948567b10_0 .net "load", 0 0, L_0x7fb94857b300;  alias, 1 drivers
v0x7fb948567bc0_0 .var "out", 15 0;
v0x7fb948567c70_0 .net "reset", 0 0, v0x7fb948578450_0;  alias, 1 drivers
E_0x7fb948567980 .event posedge, v0x7fb948501140_0;
S_0x7fb948567db0 .scope module, "MDR" "register_posedge" 4 83, 6 1 0, S_0x7fb948423990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fb948568000_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb9485680d0_0 .net "in", 15 0, v0x7fb94856e0c0_0;  1 drivers
v0x7fb948568170_0 .net "load", 0 0, L_0x7fb948719710;  alias, 1 drivers
v0x7fb948568220_0 .var "out", 15 0;
v0x7fb9485682c0_0 .net "reset", 0 0, v0x7fb948578450_0;  alias, 1 drivers
S_0x7fb948568430 .scope module, "alu" "alu" 4 115, 7 1 0, S_0x7fb948423990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fb948568670_0 .net "f", 2 0, L_0x7fb94857b680;  alias, 1 drivers
v0x7fb948568730_0 .var "out", 15 0;
v0x7fb9485687e0_0 .net "x", 15 0, v0x7fb94856fc80_0;  1 drivers
v0x7fb9485688a0_0 .net "y", 15 0, v0x7fb94856fde0_0;  1 drivers
E_0x7fb9485571d0 .event edge, v0x7fb948568670_0, v0x7fb9485687e0_0, v0x7fb9485688a0_0;
S_0x7fb9485689b0 .scope module, "decoder" "decoder" 4 32, 8 4 0, S_0x7fb948423990;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr"
    .port_info 1 /OUTPUT 1 "MAR_LOAD"
    .port_info 2 /OUTPUT 1 "IR_LOAD"
    .port_info 3 /OUTPUT 1 "MDR_LOAD"
    .port_info 4 /OUTPUT 1 "REG_LOAD"
    .port_info 5 /OUTPUT 1 "RAM_LOAD"
    .port_info 6 /OUTPUT 1 "INCR_PC"
    .port_info 7 /OUTPUT 1 "DECR_SP"
    .port_info 8 /OUTPUT 1 "INCR_SP"
    .port_info 9 /OUTPUT 1 "BE"
    .port_info 10 /OUTPUT 1 "RE"
    .port_info 11 /OUTPUT 3 "REGR0S"
    .port_info 12 /OUTPUT 3 "REGR1S"
    .port_info 13 /OUTPUT 3 "REGWS"
    .port_info 14 /OUTPUT 2 "OP0S"
    .port_info 15 /OUTPUT 2 "OP1S"
    .port_info 16 /OUTPUT 16 "IRimm"
    .port_info 17 /OUTPUT 2 "MDRS"
    .port_info 18 /OUTPUT 3 "ALUfunc"
    .port_info 19 /OUTPUT 1 "COND_CHK"
    .port_info 20 /OUTPUT 3 "cond"
    .port_info 21 /OUTPUT 4 "state"
    .port_info 22 /INPUT 1 "reset"
    .port_info 23 /OUTPUT 1 "HLT"
    .port_info 24 /INPUT 1 "fault_r"
    .port_info 25 /INPUT 1 "irq_r"
    .port_info 26 /OUTPUT 1 "SYSCALL"
    .port_info 27 /OUTPUT 1 "RETI"
    .port_info 28 /INPUT 1 "clk"
P_0x7fb949800000 .param/l "ARG0" 0 8 54, +C4<00000000000000000000000000001000>;
P_0x7fb949800040 .param/l "ARG1" 0 8 54, +C4<00000000000000000000000000001001>;
P_0x7fb949800080 .param/l "ARG2" 0 8 54, +C4<00000000000000000000000000001100>;
P_0x7fb9498000c0 .param/l "DECODE" 0 8 53, C4<0011>;
P_0x7fb949800100 .param/l "DECODEM" 0 8 53, C4<0100>;
P_0x7fb949800140 .param/l "EXEC" 0 8 53, C4<0111>;
P_0x7fb949800180 .param/l "EXECM" 0 8 53, C4<1000>;
P_0x7fb9498001c0 .param/l "FETCH" 0 8 53, C4<0001>;
P_0x7fb949800200 .param/l "FETCHM" 0 8 53, C4<0010>;
P_0x7fb949800240 .param/l "IMM10" 0 8 55, +C4<00000000000000000000000000000001>;
P_0x7fb949800280 .param/l "IMM13" 0 8 55, +C4<00000000000000000000000000000010>;
P_0x7fb9498002c0 .param/l "IMM4" 0 8 55, +C4<00000000000000000000000000000101>;
P_0x7fb949800300 .param/l "IMM7" 0 8 55, +C4<00000000000000000000000000000000>;
P_0x7fb949800340 .param/l "IMM7U" 0 8 55, +C4<00000000000000000000000000000100>;
P_0x7fb949800380 .param/l "IMMIR" 0 8 55, +C4<00000000000000000000000000000011>;
P_0x7fb9498003c0 .param/l "READ" 0 8 53, C4<0101>;
P_0x7fb949800400 .param/l "READM" 0 8 53, C4<0110>;
P_0x7fb949800440 .param/l "TGT" 0 8 54, +C4<00000000000000000000000000001010>;
P_0x7fb949800480 .param/l "TGT2" 0 8 54, +C4<00000000000000000000000000001011>;
L_0x7fb94857b7c0 .functor NOT 1, L_0x7fb94857bab0, C4<0>, C4<0>, C4<0>;
L_0x7fb94857bcd0 .functor AND 1, L_0x7fb94857ba10, L_0x7fb948715ba0, C4<1>, C4<1>;
L_0x7fb948705100 .functor AND 1, L_0x7fb94857b7c0, L_0x7fb948714f20, C4<1>, C4<1>;
L_0x7fb948719710 .functor AND 1, L_0x7fb94857ba10, L_0x7fb948718bf0, C4<1>, C4<1>;
L_0x7fb948719780 .functor AND 1, L_0x7fb94857b7c0, L_0x7fb948718c90, C4<1>, C4<1>;
L_0x7fb948718f00 .functor AND 1, L_0x7fb94857b7c0, L_0x7fb948710ca0, C4<1>, C4<1>;
L_0x7fb948710d40 .functor AND 1, L_0x7fb94857b7c0, L_0x7fb948719b40, C4<1>, C4<1>;
L_0x7fb948719c20 .functor AND 1, L_0x7fb94857b7c0, L_0x7fb948719cd0, C4<1>, C4<1>;
L_0x7fb948719db0 .functor AND 1, L_0x7fb94857b7c0, L_0x7fb94857bbd0, C4<1>, C4<1>;
v0x7fb94856a120_0 .net "ALUfunc", 2 0, L_0x7fb94857b680;  alias, 1 drivers
v0x7fb94856a1d0_0 .net "BE", 0 0, L_0x7fb94857b260;  alias, 1 drivers
v0x7fb94856a260_0 .net "COND_CHK", 0 0, L_0x7fb94857b1c0;  alias, 1 drivers
v0x7fb94856a310_0 .net "DECR_SP", 0 0, L_0x7fb948719c20;  alias, 1 drivers
v0x7fb94856a3a0_0 .var "HLT", 0 0;
v0x7fb94856a480_0 .net "INCR_PC", 0 0, L_0x7fb948710d40;  alias, 1 drivers
v0x7fb94856a520_0 .net "INCR_SP", 0 0, L_0x7fb948719db0;  alias, 1 drivers
v0x7fb94856a5c0_0 .net "IR_LOAD", 0 0, L_0x7fb948705100;  alias, 1 drivers
v0x7fb94856a650_0 .var "IRimm", 15 0;
v0x7fb94856a770_0 .net "MAR_LOAD", 0 0, L_0x7fb94857bcd0;  alias, 1 drivers
v0x7fb94856a810_0 .net "MDRS", 1 0, L_0x7fb94857af40;  alias, 1 drivers
v0x7fb94856a8c0_0 .net "MDR_LOAD", 0 0, L_0x7fb948719710;  alias, 1 drivers
v0x7fb94856a970_0 .net "OP0S", 1 0, L_0x7fb94857afe0;  alias, 1 drivers
v0x7fb94856aa00_0 .net "OP1S", 1 0, L_0x7fb94857b370;  alias, 1 drivers
v0x7fb94856aa90_0 .net "RAM_LOAD", 0 0, L_0x7fb948718f00;  alias, 1 drivers
v0x7fb94856ab20_0 .var "RE", 0 0;
v0x7fb94856abc0_0 .var "REGR0S", 2 0;
v0x7fb94856ad70_0 .var "REGR1S", 2 0;
v0x7fb94856ae20_0 .var "REGWS", 2 0;
v0x7fb94856aed0_0 .net "REG_LOAD", 0 0, L_0x7fb948719780;  alias, 1 drivers
v0x7fb94856af70_0 .net "RETI", 0 0, L_0x7fb94857b5b0;  alias, 1 drivers
v0x7fb94856b010_0 .var "ROMaddr", 7 0;
v0x7fb94856b0d0_0 .net "ROMread", 47 0, L_0x7fb94857a010;  1 drivers
v0x7fb94856b160_0 .net "SYSCALL", 0 0, L_0x7fb94857b450;  alias, 1 drivers
v0x7fb94856b1f0_0 .net *"_s0", 2 0, L_0x7fb948579a20;  1 drivers
v0x7fb94856b280_0 .net *"_s29", 3 0, L_0x7fb94857aa90;  1 drivers
L_0x104ef1050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb94856b310_0 .net *"_s3", 0 0, L_0x104ef1050;  1 drivers
v0x7fb94856b3a0_0 .net *"_s41", 2 0, L_0x7fb94857b080;  1 drivers
L_0x104ef10e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb94856b450_0 .net *"_s45", 0 0, L_0x104ef10e0;  1 drivers
v0x7fb94856b500_0 .net *"_s66", 0 0, L_0x7fb94857bab0;  1 drivers
v0x7fb94856b5b0_0 .net *"_s69", 0 0, L_0x7fb948715ba0;  1 drivers
v0x7fb94856b660_0 .net *"_s72", 0 0, L_0x7fb948714f20;  1 drivers
v0x7fb94856b710_0 .net *"_s75", 0 0, L_0x7fb948718bf0;  1 drivers
v0x7fb94856ac70_0 .net *"_s78", 0 0, L_0x7fb948718c90;  1 drivers
v0x7fb94856b9a0_0 .net *"_s81", 0 0, L_0x7fb948710ca0;  1 drivers
v0x7fb94856ba30_0 .net *"_s84", 0 0, L_0x7fb948719b40;  1 drivers
v0x7fb94856bad0_0 .net *"_s87", 0 0, L_0x7fb948719cd0;  1 drivers
v0x7fb94856bb80_0 .net *"_s90", 0 0, L_0x7fb94857bbd0;  1 drivers
v0x7fb94856bc30_0 .net "arg0", 2 0, L_0x7fb94857a740;  1 drivers
v0x7fb94856bce0_0 .net "arg1", 2 0, L_0x7fb94857a7e0;  1 drivers
v0x7fb94856bd90_0 .net "arg2", 2 0, L_0x7fb94857ab30;  1 drivers
v0x7fb94856be40_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb94856bed0_0 .net "codetype", 0 0, L_0x7fb94857a100;  1 drivers
v0x7fb94856bf70_0 .var "cond", 2 0;
v0x7fb94856c020_0 .net "condtype", 1 0, L_0x7fb94857b510;  1 drivers
v0x7fb94856c0d0_0 .net "fault_r", 0 0, v0x7fb94856d4c0_0;  alias, 1 drivers
v0x7fb94856c170_0 .net "imm10", 9 0, L_0x7fb94857a400;  1 drivers
v0x7fb94856c220_0 .net "imm13", 12 0, L_0x7fb94857a4c0;  1 drivers
v0x7fb94856c2d0_0 .net "imm4", 3 0, L_0x7fb94857a680;  1 drivers
v0x7fb94856c380_0 .net "imm7", 6 0, L_0x7fb94857a360;  1 drivers
v0x7fb94856c430_0 .var "immir", 15 0;
v0x7fb94856c4e0_0 .net "imms", 3 0, L_0x7fb94857b120;  1 drivers
v0x7fb94856c590_0 .net "instr", 15 0, v0x7fb948567550_0;  alias, 1 drivers
v0x7fb94856c650_0 .net "irq_r", 0 0, v0x7fb94856d550_0;  alias, 1 drivers
v0x7fb94856c6e0_0 .net "loadneg", 0 0, L_0x7fb94857b7c0;  1 drivers
v0x7fb94856c780_0 .net "loadpos", 0 0, L_0x7fb94857ba10;  1 drivers
v0x7fb94856c820_0 .net "next_state", 3 0, L_0x7fb948579cf0;  1 drivers
v0x7fb94856c8d0_0 .var "opcode", 5 0;
v0x7fb94856c980_0 .net "opcodelong", 5 0, L_0x7fb94857a1a0;  1 drivers
v0x7fb94856ca30_0 .net "opcodeshort", 1 0, L_0x7fb94857a2c0;  1 drivers
v0x7fb94856cae0_0 .net "reset", 0 0, v0x7fb948578450_0;  alias, 1 drivers
v0x7fb94856cb70_0 .net "skipstate", 1 0, L_0x7fb94857b720;  1 drivers
v0x7fb94856cc20_0 .var "state", 3 0;
v0x7fb94856ccd0_0 .net "tgt", 2 0, L_0x7fb94857a8e0;  1 drivers
v0x7fb94856cd80_0 .net "tgt2", 1 0, L_0x7fb94857a980;  1 drivers
v0x7fb94856b7c0_0 .net "xregr0s", 3 0, L_0x7fb94857ac50;  1 drivers
v0x7fb94856b870_0 .net "xregr1s", 3 0, L_0x7fb94857acf0;  1 drivers
v0x7fb94856ce10_0 .net "xregws", 3 0, L_0x7fb94857aea0;  1 drivers
E_0x7fb948569650/0 .event edge, v0x7fb94856bed0_0, v0x7fb94856ca30_0, v0x7fb94856c980_0, v0x7fb94856c8d0_0;
E_0x7fb948569650/1 .event edge, v0x7fb94856aed0_0, v0x7fb94856cc20_0, v0x7fb94856b7c0_0, v0x7fb94856bc30_0;
E_0x7fb948569650/2 .event edge, v0x7fb94856bce0_0, v0x7fb94856ccd0_0, v0x7fb94856cd80_0, v0x7fb94856bd90_0;
E_0x7fb948569650/3 .event edge, v0x7fb94856b870_0, v0x7fb94856ce10_0, v0x7fb94856c4e0_0, v0x7fb94856c380_0;
E_0x7fb948569650/4 .event edge, v0x7fb94856c170_0, v0x7fb94856c220_0, v0x7fb94856c430_0, v0x7fb94856c2d0_0;
E_0x7fb948569650/5 .event edge, v0x7fb94856c020_0;
E_0x7fb948569650 .event/or E_0x7fb948569650/0, E_0x7fb948569650/1, E_0x7fb948569650/2, E_0x7fb948569650/3, E_0x7fb948569650/4, E_0x7fb948569650/5;
L_0x7fb948579a20 .concat [ 2 1 0 0], L_0x7fb94857b720, L_0x104ef1050;
L_0x7fb948579cf0 .ufunc TD_computer_tb.U0.cpu.decoder.fsm_function, 4, v0x7fb94856cc20_0, L_0x7fb948579a20 (v0x7fb948569a40_0, v0x7fb9485699a0_0) v0x7fb9485698e0_0 S_0x7fb948569730;
L_0x7fb94857a100 .part v0x7fb948567550_0, 15, 1;
L_0x7fb94857a1a0 .part v0x7fb948567550_0, 9, 6;
L_0x7fb94857a2c0 .part v0x7fb948567550_0, 13, 2;
L_0x7fb94857a360 .part v0x7fb948567550_0, 2, 7;
L_0x7fb94857a400 .part v0x7fb948567550_0, 3, 10;
L_0x7fb94857a4c0 .part v0x7fb948567550_0, 0, 13;
L_0x7fb94857a680 .part v0x7fb948567550_0, 5, 4;
L_0x7fb94857a740 .part v0x7fb948567550_0, 6, 3;
L_0x7fb94857a7e0 .part v0x7fb948567550_0, 3, 3;
L_0x7fb94857a8e0 .part v0x7fb948567550_0, 0, 3;
L_0x7fb94857a980 .part v0x7fb948567550_0, 0, 2;
L_0x7fb94857aa90 .part v0x7fb948567550_0, 2, 4;
L_0x7fb94857ab30 .part L_0x7fb94857aa90, 0, 3;
L_0x7fb94857ac50 .part L_0x7fb94857a010, 36, 4;
L_0x7fb94857acf0 .part L_0x7fb94857a010, 32, 4;
L_0x7fb94857aea0 .part L_0x7fb94857a010, 28, 4;
L_0x7fb94857af40 .part L_0x7fb94857a010, 26, 2;
L_0x7fb94857b080 .part L_0x7fb94857a010, 23, 3;
L_0x7fb94857b120 .concat [ 3 1 0 0], L_0x7fb94857b080, L_0x104ef10e0;
L_0x7fb94857afe0 .part L_0x7fb94857a010, 21, 2;
L_0x7fb94857b370 .part L_0x7fb94857a010, 19, 2;
L_0x7fb94857b510 .part L_0x7fb94857a010, 17, 2;
L_0x7fb94857b1c0 .part L_0x7fb94857a010, 16, 1;
L_0x7fb94857b680 .part L_0x7fb94857a010, 13, 3;
L_0x7fb94857b720 .part L_0x7fb94857a010, 11, 2;
L_0x7fb94857b450 .part L_0x7fb94857a010, 9, 1;
L_0x7fb94857b5b0 .part L_0x7fb94857a010, 8, 1;
L_0x7fb94857ba10 .part v0x7fb94856cc20_0, 0, 1;
L_0x7fb94857bab0 .part v0x7fb94856cc20_0, 0, 1;
L_0x7fb948715ba0 .part L_0x7fb94857a010, 47, 1;
L_0x7fb948714f20 .part L_0x7fb94857a010, 46, 1;
L_0x7fb948718bf0 .part L_0x7fb94857a010, 45, 1;
L_0x7fb948718c90 .part L_0x7fb94857a010, 44, 1;
L_0x7fb948710ca0 .part L_0x7fb94857a010, 43, 1;
L_0x7fb948719b40 .part L_0x7fb94857a010, 42, 1;
L_0x7fb948719cd0 .part L_0x7fb94857a010, 41, 1;
L_0x7fb94857bbd0 .part L_0x7fb94857a010, 10, 1;
L_0x7fb94857b260 .part L_0x7fb94857a010, 40, 1;
S_0x7fb948569730 .scope function, "fsm_function" "fsm_function" 8 59, 8 59 0, S_0x7fb9485689b0;
 .timescale 0 0;
v0x7fb9485698e0_0 .var "fsm_function", 3 0;
v0x7fb9485699a0_0 .var "skipstate", 2 0;
v0x7fb948569a40_0 .var "state", 3 0;
TD_computer_tb.U0.cpu.decoder.fsm_function ;
    %load/vec4 v0x7fb948569a40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x7fb9485699a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fb9485699a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fb9485699a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
T_0.14 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x7fb94856c650_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb9485698e0_0, 0, 4;
T_0.17 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
S_0x7fb948569ad0 .scope module, "micro" "rom" 8 96, 9 7 0, S_0x7fb9485689b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /OUTPUT 48 "data"
L_0x7fb94857a010 .functor BUFZ 48, L_0x7fb948579e10, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x7fb948569c80_0 .net *"_s0", 47 0, L_0x7fb948579e10;  1 drivers
v0x7fb948569d40_0 .net *"_s2", 8 0, L_0x7fb948579eb0;  1 drivers
L_0x104ef1098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb948569df0_0 .net *"_s5", 0 0, L_0x104ef1098;  1 drivers
v0x7fb948569eb0_0 .net "address", 7 0, v0x7fb94856b010_0;  1 drivers
v0x7fb948569f60_0 .net "data", 47 0, L_0x7fb94857a010;  alias, 1 drivers
v0x7fb94856a050 .array "mem", 191 0, 47 0;
L_0x7fb948579e10 .array/port v0x7fb94856a050, L_0x7fb948579eb0;
L_0x7fb948579eb0 .concat [ 8 1 0 0], v0x7fb94856b010_0, L_0x104ef1098;
S_0x7fb94856d100 .scope module, "irq_encoder" "irq_encoder" 4 67, 10 3 0, S_0x7fb948423990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "uart_irq"
    .port_info 2 /INPUT 1 "timer_irq"
    .port_info 3 /INPUT 1 "page_fault"
    .port_info 4 /INPUT 1 "prot_fault"
    .port_info 5 /OUTPUT 4 "trapnr"
    .port_info 6 /OUTPUT 1 "irq"
    .port_info 7 /INPUT 1 "deassert"
    .port_info 8 /OUTPUT 1 "fault"
    .port_info 9 /INPUT 1 "clk"
v0x7fb94856d300_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb94856d420_0 .net "deassert", 0 0, v0x7fb94856f0f0_0;  1 drivers
v0x7fb94856d4c0_0 .var "fault", 0 0;
v0x7fb94856d550_0 .var "irq", 0 0;
v0x7fb94856d600_0 .net "page_fault", 0 0, v0x7fb948578330_0;  alias, 1 drivers
o0x104ec0958 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb94856d6d0_0 .net "prot_fault", 0 0, o0x104ec0958;  0 drivers
v0x7fb94856d760_0 .net "reset", 0 0, v0x7fb948578450_0;  alias, 1 drivers
o0x104ec0988 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb94856d870_0 .net "timer_irq", 0 0, o0x104ec0988;  0 drivers
v0x7fb94856d900_0 .var "trapnr", 3 0;
v0x7fb94856da10_0 .net "uart_irq", 0 0, v0x7fb9485783c0_0;  alias, 1 drivers
S_0x7fb948570f30 .scope module, "mem_io" "memory_io" 3 19, 11 3 0, S_0x7fb948456c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "CPUread"
    .port_info 1 /INPUT 16 "CPUwrite"
    .port_info 2 /INPUT 16 "CPUaddr"
    .port_info 3 /INPUT 1 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
    .port_info 6 /INPUT 16 "RAMread"
    .port_info 7 /OUTPUT 16 "RAMwrite"
    .port_info 8 /OUTPUT 16 "RAMaddr"
    .port_info 9 /OUTPUT 2 "RAMbe"
    .port_info 10 /OUTPUT 1 "RAMwe"
    .port_info 11 /INPUT 8 "UARTread"
    .port_info 12 /OUTPUT 8 "UARTwrite"
    .port_info 13 /OUTPUT 3 "UARTaddr"
    .port_info 14 /OUTPUT 1 "UARTwe"
    .port_info 15 /OUTPUT 1 "UARTre"
    .port_info 16 /OUTPUT 1 "UARTce"
    .port_info 17 /OUTPUT 1 "HEXwe"
P_0x7fb9485710f0 .param/l "HEXbase" 0 11 50, C4<1111111110000000>;
P_0x7fb948571130 .param/l "Sbase" 0 11 50, C4<1111111110010000>;
L_0x7fb9485785f0 .functor BUFZ 16, v0x7fb948573030_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb948571470_0 .net "CPUaddr", 15 0, L_0x7fb94857c180;  alias, 1 drivers
v0x7fb948571540_0 .var "CPUread", 15 0;
v0x7fb948571610_0 .net "CPUwrite", 15 0, L_0x7fb94857c020;  alias, 1 drivers
v0x7fb9485716c0_0 .var "HEXwe", 0 0;
v0x7fb948571750_0 .net "RAMaddr", 15 0, L_0x7fb948579540;  alias, 1 drivers
v0x7fb948571840_0 .var "RAMbe", 1 0;
v0x7fb9485718f0_0 .net "RAMread", 15 0, L_0x7fb94857c850;  alias, 1 drivers
v0x7fb9485719a0_0 .var "RAMwe", 0 0;
v0x7fb948571a40_0 .net "RAMwrite", 15 0, L_0x7fb9485785f0;  alias, 1 drivers
v0x7fb948571b50_0 .net "UARTaddr", 2 0, L_0x7fb948579ac0;  alias, 1 drivers
v0x7fb948571c00_0 .var "UARTce", 0 0;
v0x7fb948571ca0_0 .var "UARTre", 0 0;
v0x7fb948571d40_0 .net "UARTread", 7 0, v0x7fb9485767b0_0;  alias, 1 drivers
v0x7fb948571df0_0 .var "UARTwe", 0 0;
v0x7fb948571e90_0 .net "UARTwrite", 7 0, L_0x7fb948578660;  alias, 1 drivers
v0x7fb948571f40_0 .net *"_s11", 0 0, L_0x7fb9485787a0;  1 drivers
v0x7fb948571ff0_0 .net *"_s15", 0 0, L_0x7fb9485788c0;  1 drivers
v0x7fb948572180_0 .net *"_s19", 0 0, L_0x7fb948578960;  1 drivers
v0x7fb948572210_0 .net *"_s23", 0 0, L_0x7fb948578a30;  1 drivers
v0x7fb9485722c0_0 .net *"_s27", 0 0, L_0x7fb948578ad0;  1 drivers
v0x7fb948572370_0 .net *"_s31", 0 0, L_0x7fb948578cd0;  1 drivers
v0x7fb948572420_0 .net *"_s35", 0 0, L_0x7fb948578d70;  1 drivers
v0x7fb9485724d0_0 .net *"_s39", 0 0, L_0x7fb948578e10;  1 drivers
v0x7fb948572580_0 .net *"_s43", 0 0, L_0x7fb948578ed0;  1 drivers
v0x7fb948572630_0 .net *"_s47", 0 0, L_0x7fb948578f70;  1 drivers
v0x7fb9485726e0_0 .net *"_s51", 0 0, L_0x7fb948579010;  1 drivers
v0x7fb948572790_0 .net *"_s55", 0 0, L_0x7fb948579140;  1 drivers
v0x7fb948572840_0 .net *"_s59", 0 0, L_0x7fb948579200;  1 drivers
v0x7fb9485728f0_0 .net *"_s63", 0 0, L_0x7fb9485794a0;  1 drivers
L_0x104ef1008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb9485729a0_0 .net/2s *"_s67", 0 0, L_0x104ef1008;  1 drivers
v0x7fb948572a50_0 .net *"_s7", 0 0, L_0x7fb948578700;  1 drivers
v0x7fb948572b00_0 .net *"_s72", 0 0, L_0x7fb948578b70;  1 drivers
v0x7fb948572bb0_0 .net *"_s76", 0 0, L_0x7fb948579980;  1 drivers
v0x7fb9485720a0_0 .net *"_s81", 0 0, L_0x7fb948579ba0;  1 drivers
v0x7fb948572e40_0 .net "be", 0 0, L_0x7fb94857b260;  alias, 1 drivers
v0x7fb948572f10_0 .var "data", 15 0;
v0x7fb948572fa0_0 .net "re", 0 0, v0x7fb94856ab20_0;  alias, 1 drivers
v0x7fb948573030_0 .var "wdata", 15 0;
v0x7fb9485730c0_0 .net "we", 0 0, L_0x7fb94857c110;  alias, 1 drivers
E_0x7fb948571440/0 .event edge, v0x7fb94856e820_0, v0x7fb948572f10_0, v0x7fb948571d40_0, v0x7fb948570d80_0;
E_0x7fb948571440/1 .event edge, v0x7fb94856ab20_0, v0x7fb94856e8d0_0, v0x7fb94856a1d0_0, v0x7fb9485718f0_0;
E_0x7fb948571440 .event/or E_0x7fb948571440/0, E_0x7fb948571440/1;
L_0x7fb948578660 .part L_0x7fb94857c020, 0, 8;
L_0x7fb948578700 .part L_0x7fb94857c180, 1, 1;
L_0x7fb9485787a0 .part L_0x7fb94857c180, 2, 1;
L_0x7fb9485788c0 .part L_0x7fb94857c180, 3, 1;
L_0x7fb948578960 .part L_0x7fb94857c180, 4, 1;
L_0x7fb948578a30 .part L_0x7fb94857c180, 5, 1;
L_0x7fb948578ad0 .part L_0x7fb94857c180, 6, 1;
L_0x7fb948578cd0 .part L_0x7fb94857c180, 7, 1;
L_0x7fb948578d70 .part L_0x7fb94857c180, 8, 1;
L_0x7fb948578e10 .part L_0x7fb94857c180, 9, 1;
L_0x7fb948578ed0 .part L_0x7fb94857c180, 10, 1;
L_0x7fb948578f70 .part L_0x7fb94857c180, 11, 1;
L_0x7fb948579010 .part L_0x7fb94857c180, 12, 1;
L_0x7fb948579140 .part L_0x7fb94857c180, 13, 1;
L_0x7fb948579200 .part L_0x7fb94857c180, 14, 1;
L_0x7fb9485794a0 .part L_0x7fb94857c180, 15, 1;
LS_0x7fb948579540_0_0 .concat8 [ 1 1 1 1], L_0x7fb948578700, L_0x7fb9485787a0, L_0x7fb9485788c0, L_0x7fb948578960;
LS_0x7fb948579540_0_4 .concat8 [ 1 1 1 1], L_0x7fb948578a30, L_0x7fb948578ad0, L_0x7fb948578cd0, L_0x7fb948578d70;
LS_0x7fb948579540_0_8 .concat8 [ 1 1 1 1], L_0x7fb948578e10, L_0x7fb948578ed0, L_0x7fb948578f70, L_0x7fb948579010;
LS_0x7fb948579540_0_12 .concat8 [ 1 1 1 1], L_0x7fb948579140, L_0x7fb948579200, L_0x7fb9485794a0, L_0x104ef1008;
L_0x7fb948579540 .concat8 [ 4 4 4 4], LS_0x7fb948579540_0_0, LS_0x7fb948579540_0_4, LS_0x7fb948579540_0_8, LS_0x7fb948579540_0_12;
L_0x7fb948578b70 .part L_0x7fb94857c180, 0, 1;
L_0x7fb948579980 .part L_0x7fb94857c180, 1, 1;
L_0x7fb948579ac0 .concat8 [ 1 1 1 0], L_0x7fb948578b70, L_0x7fb948579980, L_0x7fb948579ba0;
L_0x7fb948579ba0 .part L_0x7fb94857c180, 2, 1;
S_0x7fb9485732a0 .scope module, "ram" "ram" 3 52, 12 1 0, S_0x7fb948456c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out"
    .port_info 1 /INPUT 16 "address"
    .port_info 2 /INPUT 16 "data_in"
    .port_info 3 /INPUT 2 "be"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "clk"
L_0x7fb94857c850 .functor BUFZ 16, v0x7fb9485738e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb948573500_0 .net "address", 15 0, L_0x7fb948579540;  alias, 1 drivers
v0x7fb948573590_0 .net "be", 1 0, v0x7fb948571840_0;  alias, 1 drivers
v0x7fb948573620_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb9485736d0_0 .net "data_in", 15 0, L_0x7fb9485785f0;  alias, 1 drivers
v0x7fb948573780_0 .net "data_out", 15 0, L_0x7fb94857c850;  alias, 1 drivers
v0x7fb948573850 .array "memory", 2048 0, 15 0;
v0x7fb9485738e0_0 .var "temp", 15 0;
v0x7fb948573970_0 .net "we", 0 0, v0x7fb9485719a0_0;  alias, 1 drivers
S_0x7fb948573aa0 .scope module, "uart" "t16450" 3 69, 13 26 0, S_0x7fb948456c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset_n"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rclk"
    .port_info 3 /INPUT 1 "cs_n"
    .port_info 4 /INPUT 1 "rd_n"
    .port_info 5 /INPUT 1 "wr_n"
    .port_info 6 /INPUT 3 "addr"
    .port_info 7 /INPUT 8 "wr_data"
    .port_info 8 /OUTPUT 8 "rd_data"
    .port_info 9 /INPUT 1 "sin"
    .port_info 10 /INPUT 1 "cts_n"
    .port_info 11 /INPUT 1 "dsr_n"
    .port_info 12 /INPUT 1 "ri_n"
    .port_info 13 /INPUT 1 "dcd_n"
    .port_info 14 /OUTPUT 1 "sout"
    .port_info 15 /OUTPUT 1 "rts_n"
    .port_info 16 /OUTPUT 1 "dtr_n"
    .port_info 17 /OUTPUT 1 "out1_n"
    .port_info 18 /OUTPUT 1 "out2_n"
    .port_info 19 /OUTPUT 1 "baudout"
    .port_info 20 /OUTPUT 1 "intr"
v0x7fb948574750_0 .var "Bit_Phase", 3 0;
v0x7fb948574810_0 .var "Brk_Cnt", 3 0;
v0x7fb9485748c0_0 .var "DLL", 7 0;
v0x7fb948574980_0 .var "DLM", 7 0;
v0x7fb948574a30_0 .var "DM0", 7 0;
v0x7fb948574b20_0 .var "DM1", 7 0;
v0x7fb948574bd0_0 .var "IER", 7 0;
v0x7fb948574c80_0 .var "IIR", 7 0;
v0x7fb948574d30_0 .var "LCR", 7 0;
v0x7fb948574e40_0 .var "LSR", 7 0;
v0x7fb948574ef0_0 .var "MCR", 7 0;
v0x7fb948574fa0_0 .var "MSR", 7 0;
v0x7fb948575050_0 .var "MSR_In", 3 0;
v0x7fb948575100_0 .var "RBR", 7 0;
v0x7fb9485751b0_0 .var "RXD", 0 0;
v0x7fb948575250_0 .var "RX_Bit_Cnt", 3 0;
v0x7fb948575300_0 .var "RX_Filtered", 0 0;
v0x7fb948575490_0 .var "RX_Parity", 0 0;
v0x7fb948575520_0 .var "RX_ShiftReg", 7 0;
v0x7fb9485755b0_0 .var "SCR", 7 0;
v0x7fb948575660_0 .var "THR", 7 0;
v0x7fb948575710_0 .var "TXD", 0 0;
v0x7fb9485757b0_0 .var "TX_Bit_Cnt", 3 0;
v0x7fb948575860_0 .var "TX_Next_Is_Stop", 0 0;
v0x7fb948575900_0 .var "TX_Parity", 0 0;
v0x7fb9485759a0_0 .var "TX_ShiftReg", 7 0;
v0x7fb948575a50_0 .var "TX_Stop_Bit", 0 0;
v0x7fb948575af0_0 .var "TX_Tick", 0 0;
v0x7fb948575b90_0 .var/2u *"_s10", 2 0; Local signal
v0x7fb948575c40_0 .var/2u *"_s11", 2 0; Local signal
v0x7fb948575cf0_0 .var/2u *"_s6", 4 0; Local signal
v0x7fb948575da0_0 .var/2u *"_s7", 2 0; Local signal
v0x7fb948575e50_0 .var/2u *"_s8", 2 0; Local signal
v0x7fb9485753b0_0 .var/2u *"_s9", 2 0; Local signal
v0x7fb9485760e0_0 .net "addr", 2 0, L_0x7fb948579ac0;  alias, 1 drivers
v0x7fb948576170_0 .var "baudout", 0 0;
v0x7fb948576200_0 .net "clk", 0 0, v0x7fb9485782a0_0;  alias, 1 drivers
v0x7fb948576290_0 .net "cs_n", 0 0, v0x7fb948577690_0;  1 drivers
o0x104ec26c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb948576320_0 .net "cts_n", 0 0, o0x104ec26c8;  0 drivers
o0x104ec26f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb9485763b0_0 .net "dcd_n", 0 0, o0x104ec26f8;  0 drivers
o0x104ec2728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb948576440_0 .net "dsr_n", 0 0, o0x104ec2728;  0 drivers
v0x7fb9485764d0_0 .var "dtr_n", 0 0;
v0x7fb948576560_0 .var "intr", 0 0;
v0x7fb9485765f0_0 .var "out1_n", 0 0;
v0x7fb948576680_0 .var "out2_n", 0 0;
L_0x104ef11b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb948576710_0 .net "rclk", 0 0, L_0x104ef11b8;  1 drivers
v0x7fb9485767b0_0 .var "rd_data", 7 0;
v0x7fb948576870_0 .net "rd_n", 0 0, L_0x7fb94857cb20;  alias, 1 drivers
v0x7fb948576900_0 .net "reset_n", 0 0, L_0x7fb94857c8c0;  alias, 1 drivers
o0x104ec28a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb9485769a0_0 .net "ri_n", 0 0, o0x104ec28a8;  0 drivers
v0x7fb948576a40_0 .var "rts_n", 0 0;
v0x7fb948576ae0_0 .net "sin", 0 0, v0x7fb9485784e0_0;  alias, 1 drivers
v0x7fb948576b80_0 .var "sout", 0 0;
v0x7fb948576c20_0 .net "wr_data", 7 0, L_0x7fb948578660;  alias, 1 drivers
v0x7fb948576ce0_0 .net "wr_n", 0 0, L_0x7fb94857ca70;  alias, 1 drivers
E_0x7fb948571200 .event edge, v0x7fb948574bd0_0, v0x7fb948574e40_0, v0x7fb948574ef0_0, v0x7fb948574fa0_0;
E_0x7fb948573f30/0 .event edge, v0x7fb948574ef0_0, v0x7fb948575710_0, v0x7fb948574d30_0, v0x7fb948576ae0_0;
E_0x7fb948573f30/1 .event edge, v0x7fb948574c80_0, v0x7fb9485748c0_0, v0x7fb948574980_0, v0x7fb948575100_0;
E_0x7fb948573f30/2 .event edge, v0x7fb948574bd0_0, v0x7fb948571b50_0, v0x7fb948574a30_0, v0x7fb948574b20_0;
E_0x7fb948573f30/3 .event edge, v0x7fb948574e40_0, v0x7fb948574fa0_0, v0x7fb9485755b0_0;
E_0x7fb948573f30 .event/or E_0x7fb948573f30/0, E_0x7fb948573f30/1, E_0x7fb948573f30/2, E_0x7fb948573f30/3;
S_0x7fb948573fe0 .scope begin, "bit_tick" "bit_tick" 13 394, 13 394 0, S_0x7fb948573aa0;
 .timescale 0 0;
v0x7fb9485741a0_0 .var "TX_Cnt", 4 0;
S_0x7fb948574260 .scope begin, "clk_gen" "clk_gen" 13 208, 13 208 0, S_0x7fb948573aa0;
 .timescale 0 0;
v0x7fb948574420_0 .var "Baud_Cnt", 15 0;
S_0x7fb9485744d0 .scope begin, "input_filter" "input_filter" 13 234, 13 234 0, S_0x7fb948573aa0;
 .timescale 0 0;
v0x7fb9485746a0_0 .var "Samples", 1 0;
    .scope S_0x7fb948570f30;
T_1 ;
    %wait E_0x7fb948571440;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9485719a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb948571df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb948571c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb948571ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9485716c0_0, 0, 1;
    %load/vec4 v0x7fb948571470_0;
    %cmpi/u 65408, 0, 16;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x7fb948572f10_0;
    %store/vec4 v0x7fb948571540_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7fb948571470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x7fb948571d40_0;
    %pad/u 16;
    %store/vec4 v0x7fb948571540_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 51966, 0, 16;
    %store/vec4 v0x7fb948571540_0, 0, 16;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fb9485730c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fb948571470_0;
    %cmpi/u 65408, 0, 16;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9485719a0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fb948571470_0;
    %cmpi/u 65424, 0, 16;
    %jmp/0xz  T_1.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb9485716c0_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7fb948571470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb948571df0_0, 0, 1;
T_1.10 ;
T_1.9 ;
T_1.7 ;
T_1.4 ;
    %load/vec4 v0x7fb948572fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 65424, 0, 16;
    %load/vec4 v0x7fb948571470_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.14, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb948571ca0_0, 0, 1;
T_1.14 ;
T_1.12 ;
    %load/vec4 v0x7fb948571610_0;
    %store/vec4 v0x7fb948573030_0, 0, 16;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb948571840_0, 0, 2;
    %load/vec4 v0x7fb9485730c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x7fb948572e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0x7fb948571470_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb948571840_0, 0, 2;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %load/vec4 v0x7fb948571610_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948573030_0, 4, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb948571840_0, 0, 2;
T_1.21 ;
T_1.18 ;
T_1.16 ;
    %load/vec4 v0x7fb9485718f0_0;
    %store/vec4 v0x7fb948572f10_0, 0, 16;
    %load/vec4 v0x7fb948572e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %load/vec4 v0x7fb948571470_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %load/vec4 v0x7fb9485718f0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
T_1.25 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948572f10_0, 4, 1;
T_1.22 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb948569ad0;
T_2 ;
    %vpi_call 9 19 "$readmemb", "micro.list", v0x7fb94856a050 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fb9485689b0;
T_3 ;
    %wait E_0x7fb94854ebf0;
    %load/vec4 v0x7fb94856cae0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb94856cc20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb94856a3a0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb94856c590_0;
    %cmpi/e 65024, 0, 16;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb94856cc20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb94856a3a0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fb94856c0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb94856cc20_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fb94856c820_0;
    %assign/vec4 v0x7fb94856cc20_0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb94856a3a0_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb9485689b0;
T_4 ;
    %wait E_0x7fb948569650;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %load/vec4 v0x7fb94856bed0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fb94856ca30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb94856c8d0_0, 0, 6;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb94856c980_0;
    %store/vec4 v0x7fb94856c8d0_0, 0, 6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb94856ab20_0, 0, 1;
    %load/vec4 v0x7fb94856c8d0_0;
    %cmpi/e 5, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb94856c8d0_0;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fb94856aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb94856ab20_0, 0, 1;
T_4.4 ;
T_4.2 ;
    %load/vec4 v0x7fb94856cc20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.6 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.8 ;
    %load/vec4 v0x7fb94856c8d0_0;
    %pad/u 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.9 ;
    %load/vec4 v0x7fb94856c8d0_0;
    %pad/u 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.10 ;
    %load/vec4 v0x7fb94856c8d0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.11 ;
    %load/vec4 v0x7fb94856c8d0_0;
    %pad/u 8;
    %addi 64, 0, 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.12 ;
    %load/vec4 v0x7fb94856c8d0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.13 ;
    %load/vec4 v0x7fb94856c8d0_0;
    %pad/u 9;
    %addi 128, 0, 9;
    %pad/u 8;
    %store/vec4 v0x7fb94856b010_0, 0, 8;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856b7c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %load/vec4 v0x7fb94856b7c0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb94856abc0_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x7fb94856bc30_0;
    %store/vec4 v0x7fb94856abc0_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x7fb94856bce0_0;
    %store/vec4 v0x7fb94856abc0_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x7fb94856ccd0_0;
    %store/vec4 v0x7fb94856abc0_0, 0, 3;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x7fb94856cd80_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fb94856abc0_0, 0, 3;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x7fb94856bd90_0;
    %store/vec4 v0x7fb94856abc0_0, 0, 3;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856b870_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %load/vec4 v0x7fb94856b870_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb94856ad70_0, 0, 3;
    %jmp T_4.29;
T_4.23 ;
    %load/vec4 v0x7fb94856bc30_0;
    %store/vec4 v0x7fb94856ad70_0, 0, 3;
    %jmp T_4.29;
T_4.24 ;
    %load/vec4 v0x7fb94856bce0_0;
    %store/vec4 v0x7fb94856ad70_0, 0, 3;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x7fb94856ccd0_0;
    %store/vec4 v0x7fb94856ad70_0, 0, 3;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x7fb94856cd80_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fb94856ad70_0, 0, 3;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x7fb94856bd90_0;
    %store/vec4 v0x7fb94856ad70_0, 0, 3;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856ce10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %load/vec4 v0x7fb94856ce10_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x7fb94856ae20_0, 0, 3;
    %jmp T_4.35;
T_4.30 ;
    %load/vec4 v0x7fb94856bc30_0;
    %store/vec4 v0x7fb94856ae20_0, 0, 3;
    %jmp T_4.35;
T_4.31 ;
    %load/vec4 v0x7fb94856bce0_0;
    %store/vec4 v0x7fb94856ae20_0, 0, 3;
    %jmp T_4.35;
T_4.32 ;
    %load/vec4 v0x7fb94856ccd0_0;
    %store/vec4 v0x7fb94856ae20_0, 0, 3;
    %jmp T_4.35;
T_4.33 ;
    %load/vec4 v0x7fb94856cd80_0;
    %pad/u 3;
    %addi 1, 0, 3;
    %store/vec4 v0x7fb94856ae20_0, 0, 3;
    %jmp T_4.35;
T_4.35 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856bc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.36 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.37 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.38 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 65528, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 65532, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7fb94856c430_0, 0, 16;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856c4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856a650_0, 0, 16;
    %jmp T_4.52;
T_4.45 ;
    %load/vec4 v0x7fb94856c380_0;
    %parti/s 1, 6, 4;
    %replicate 9;
    %load/vec4 v0x7fb94856c380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb94856a650_0, 0, 16;
    %jmp T_4.52;
T_4.46 ;
    %load/vec4 v0x7fb94856c170_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %load/vec4 v0x7fb94856c170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb94856a650_0, 0, 16;
    %jmp T_4.52;
T_4.47 ;
    %load/vec4 v0x7fb94856c220_0;
    %parti/s 1, 12, 5;
    %replicate 3;
    %load/vec4 v0x7fb94856c220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb94856a650_0, 0, 16;
    %jmp T_4.52;
T_4.48 ;
    %load/vec4 v0x7fb94856c430_0;
    %store/vec4 v0x7fb94856a650_0, 0, 16;
    %jmp T_4.52;
T_4.49 ;
    %pushi/vec4 0, 0, 9;
    %load/vec4 v0x7fb94856c380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb94856a650_0, 0, 16;
    %jmp T_4.52;
T_4.50 ;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7fb94856c2d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb94856a650_0, 0, 16;
    %jmp T_4.52;
T_4.52 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856c020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb94856bf70_0, 0, 3;
    %jmp T_4.57;
T_4.53 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb94856bf70_0, 0, 3;
    %jmp T_4.57;
T_4.54 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb94856bf70_0, 0, 3;
    %jmp T_4.57;
T_4.55 ;
    %load/vec4 v0x7fb94856ccd0_0;
    %store/vec4 v0x7fb94856bf70_0, 0, 3;
    %jmp T_4.57;
T_4.57 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb94856d100;
T_5 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb94856d760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb94856d900_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb94856d550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb94856d4c0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb94856d6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fb94856d900_0;
    %pushi/vec4 1, 0, 4;
    %or;
    %store/vec4 v0x7fb94856d900_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fb94856d600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x7fb94856d900_0;
    %pushi/vec4 2, 0, 4;
    %or;
    %store/vec4 v0x7fb94856d900_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fb94856da10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x7fb94856d900_0;
    %pushi/vec4 4, 0, 4;
    %or;
    %store/vec4 v0x7fb94856d900_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fb94856d870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v0x7fb94856d900_0;
    %pushi/vec4 8, 0, 4;
    %or;
    %store/vec4 v0x7fb94856d900_0, 0, 4;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb94856d900_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.10, 5;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb94856d4c0_0, 0, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb94856d550_0, 0, 1;
T_5.14 ;
T_5.13 ;
T_5.10 ;
    %load/vec4 v0x7fb94856d420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb94856d900_0, 4, 1;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb94856d900_0, 4, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb94856d900_0, 4, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v0x7fb94856d900_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb94856d900_0, 4, 1;
T_5.24 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb94856d4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb94856d550_0, 0, 1;
T_5.16 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb948567db0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948568220_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7fb948567db0;
T_7 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb9485682c0_0;
    %load/vec4 v0x7fb948568170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948568220_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb9485682c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948568220_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fb948568170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fb9485680d0_0;
    %assign/vec4 v0x7fb948568220_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb948567750;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948567bc0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fb948567750;
T_9 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb948567c70_0;
    %load/vec4 v0x7fb948567b10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948567bc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb948567c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948567bc0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fb948567b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fb948567a70_0;
    %assign/vec4 v0x7fb948567bc0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb948545ce0;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948567550_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fb948545ce0;
T_11 ;
    %wait E_0x7fb94854ebf0;
    %load/vec4 v0x7fb9485675f0_0;
    %load/vec4 v0x7fb9485674c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948567550_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fb9485675f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948567550_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fb9485674c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x7fb948567420_0;
    %assign/vec4 v0x7fb948567550_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb948568430;
T_12 ;
    %wait E_0x7fb9485571d0;
    %load/vec4 v0x7fb948568670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %load/vec4 v0x7fb9485687e0_0;
    %load/vec4 v0x7fb9485688a0_0;
    %add;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x7fb9485687e0_0;
    %load/vec4 v0x7fb9485688a0_0;
    %add;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x7fb9485687e0_0;
    %load/vec4 v0x7fb9485688a0_0;
    %sub;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x7fb9485687e0_0;
    %load/vec4 v0x7fb9485688a0_0;
    %and;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x7fb9485687e0_0;
    %load/vec4 v0x7fb9485688a0_0;
    %or;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x7fb9485687e0_0;
    %load/vec4 v0x7fb9485688a0_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x7fb9485687e0_0;
    %load/vec4 v0x7fb9485688a0_0;
    %addi 1, 0, 16;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x7fb9485687e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x7fb9485688a0_0;
    %pushi/vec4 511, 0, 16;
    %and;
    %or;
    %store/vec4 v0x7fb948568730_0, 0, 16;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb948423990;
T_13 ;
    %wait E_0x7fb948544210;
    %load/vec4 v0x7fb94856fbf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x7fb94856dde0_0;
    %store/vec4 v0x7fb94856e0c0_0, 0, 16;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x7fb94856dde0_0;
    %store/vec4 v0x7fb94856e0c0_0, 0, 16;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x7fb94856e980_0;
    %store/vec4 v0x7fb94856e0c0_0, 0, 16;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x7fb94856dc30_0;
    %store/vec4 v0x7fb94856e0c0_0, 0, 16;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856fd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x7fb9485701e0_0;
    %store/vec4 v0x7fb94856fc80_0, 0, 16;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x7fb9485701e0_0;
    %store/vec4 v0x7fb94856fc80_0, 0, 16;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x7fb948570320_0;
    %store/vec4 v0x7fb94856fc80_0, 0, 16;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x7fb94856e1f0_0;
    %store/vec4 v0x7fb94856fc80_0, 0, 16;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb94856fe90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %load/vec4 v0x7fb948570320_0;
    %store/vec4 v0x7fb94856fde0_0, 0, 16;
    %jmp T_13.14;
T_13.10 ;
    %load/vec4 v0x7fb9485701e0_0;
    %store/vec4 v0x7fb94856fde0_0, 0, 16;
    %jmp T_13.14;
T_13.11 ;
    %load/vec4 v0x7fb948570320_0;
    %store/vec4 v0x7fb94856fde0_0, 0, 16;
    %jmp T_13.14;
T_13.12 ;
    %load/vec4 v0x7fb94856e1f0_0;
    %store/vec4 v0x7fb94856fde0_0, 0, 16;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb948570a30_0, 0, 1;
    %load/vec4 v0x7fb94856f040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.15, 4;
    %load/vec4 v0x7fb94856dc30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb948570a30_0, 0, 1;
T_13.19 ;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x7fb94856dc30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb948570a30_0, 0, 1;
T_13.23 ;
    %jmp T_13.22;
T_13.21 ;
    %load/vec4 v0x7fb94856dc30_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb94856ef90_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb948570a30_0, 0, 1;
T_13.27 ;
T_13.25 ;
T_13.22 ;
T_13.18 ;
T_13.15 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fb948423990;
T_14 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb94856dd50_0;
    %assign/vec4 v0x7fb94856dcc0_0, 0;
    %load/vec4 v0x7fb9485705a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb94856edb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb94856f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb94856f970_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fb948570ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb94856e720_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb94856edb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb94856f970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb94856f0f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fb948570ad0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb94856f810_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb94856dd50_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb94856edb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb94856f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb94856dcc0_0, 4, 5;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7fb948570630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb94856edb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb94856dcc0_0, 4, 5;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb94856f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb94856f970_0, 0;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb948423990;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856e310_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x7fb948423990;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856e3b0_0, 0, 16;
    %end;
    .thread T_16;
    .scope S_0x7fb948423990;
T_17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856e460_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_0x7fb948423990;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856e510_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_0x7fb948423990;
T_19 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856e5c0_0, 0, 16;
    %end;
    .thread T_19;
    .scope S_0x7fb948423990;
T_20 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856e670_0, 0, 16;
    %end;
    .thread T_20;
    .scope S_0x7fb948423990;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856e280_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x7fb948423990;
T_22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856f240_0, 0, 16;
    %end;
    .thread T_22;
    .scope S_0x7fb948423990;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856f2f0_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x7fb948423990;
T_24 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb94856f3a0_0, 0, 16;
    %end;
    .thread T_24;
    .scope S_0x7fb948423990;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948570820_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_0x7fb948423990;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb9485708d0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_0x7fb948423990;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948570980_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x7fb948423990;
T_28 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948570770_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x7fb948423990;
T_29 ;
    %wait E_0x7fb948543e70;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x7fb948570270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.3 ;
    %load/vec4 v0x7fb94856e310_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.4 ;
    %load/vec4 v0x7fb94856e3b0_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.5 ;
    %load/vec4 v0x7fb94856e460_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.6 ;
    %load/vec4 v0x7fb94856e510_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.7 ;
    %load/vec4 v0x7fb94856e5c0_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x7fb94856e670_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x7fb94856e280_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb9485703b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.13 ;
    %load/vec4 v0x7fb94856e310_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.14 ;
    %load/vec4 v0x7fb94856e3b0_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.15 ;
    %load/vec4 v0x7fb94856e460_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.16 ;
    %load/vec4 v0x7fb94856e510_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.17 ;
    %load/vec4 v0x7fb94856e5c0_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.18 ;
    %load/vec4 v0x7fb94856e670_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.19 ;
    %load/vec4 v0x7fb94856e280_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.21;
T_29.21 ;
    %pop/vec4 1;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fb948570270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.29, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.22 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.23 ;
    %load/vec4 v0x7fb94856f240_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.24 ;
    %load/vec4 v0x7fb94856f2f0_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.25 ;
    %load/vec4 v0x7fb94856f3a0_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.26 ;
    %load/vec4 v0x7fb948570820_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.27 ;
    %load/vec4 v0x7fb9485708d0_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.28 ;
    %load/vec4 v0x7fb948570980_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.29 ;
    %load/vec4 v0x7fb948570770_0;
    %store/vec4 v0x7fb9485701e0_0, 0, 16;
    %jmp T_29.31;
T_29.31 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb9485703b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.32, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.33, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.35, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.38, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.39, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.32 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.33 ;
    %load/vec4 v0x7fb94856f240_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.34 ;
    %load/vec4 v0x7fb94856f2f0_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.35 ;
    %load/vec4 v0x7fb94856f3a0_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.36 ;
    %load/vec4 v0x7fb948570820_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.37 ;
    %load/vec4 v0x7fb9485708d0_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.38 ;
    %load/vec4 v0x7fb948570980_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.39 ;
    %load/vec4 v0x7fb948570770_0;
    %store/vec4 v0x7fb948570320_0, 0, 16;
    %jmp T_29.41;
T_29.41 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fb948423990;
T_30 ;
    %wait E_0x7fb94854ebf0;
    %load/vec4 v0x7fb9485705a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856e310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856e3b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856e460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856e510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856e5c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856f240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856f2f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856f3a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948570820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb9485708d0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fb94856f810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb94856e720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_30.2, 4;
    %pushi/vec4 0, 0, 12;
    %load/vec4 v0x7fb948570c40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb94856f240_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7fb948570150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x7fb9485704f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %jmp T_30.13;
T_30.8 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856e310_0, 0;
    %jmp T_30.13;
T_30.9 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856e3b0_0, 0;
    %jmp T_30.13;
T_30.10 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856e460_0, 0;
    %jmp T_30.13;
T_30.11 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856e510_0, 0;
    %jmp T_30.13;
T_30.12 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856e5c0_0, 0;
    %jmp T_30.13;
T_30.13 ;
    %pop/vec4 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x7fb9485704f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %jmp T_30.19;
T_30.14 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856f240_0, 0;
    %jmp T_30.19;
T_30.15 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856f2f0_0, 0;
    %jmp T_30.19;
T_30.16 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856f3a0_0, 0;
    %jmp T_30.19;
T_30.17 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb948570820_0, 0;
    %jmp T_30.19;
T_30.18 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb9485708d0_0, 0;
    %jmp T_30.19;
T_30.19 ;
    %pop/vec4 1;
T_30.7 ;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %load/vec4 v0x7fb9485705a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856e670_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb948570980_0, 0;
    %jmp T_30.21;
T_30.20 ;
    %load/vec4 v0x7fb94856f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.24, 4;
    %load/vec4 v0x7fb94856e670_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb94856e670_0, 0;
    %jmp T_30.25;
T_30.24 ;
    %load/vec4 v0x7fb948570980_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb948570980_0, 0;
T_30.25 ;
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x7fb94856f1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.26, 8;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.28, 4;
    %load/vec4 v0x7fb94856e670_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fb94856e670_0, 0;
    %jmp T_30.29;
T_30.28 ;
    %load/vec4 v0x7fb948570980_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fb948570980_0, 0;
T_30.29 ;
    %jmp T_30.27;
T_30.26 ;
    %load/vec4 v0x7fb948570150_0;
    %load/vec4 v0x7fb9485704f0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.30, 8;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.32, 4;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856e670_0, 0;
    %jmp T_30.33;
T_30.32 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb948570980_0, 0;
T_30.33 ;
T_30.30 ;
T_30.27 ;
T_30.23 ;
T_30.21 ;
    %load/vec4 v0x7fb9485705a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.34, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb94856e280_0, 0;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fb948570770_0, 0;
    %jmp T_30.35;
T_30.34 ;
    %load/vec4 v0x7fb94856f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.36, 8;
    %load/vec4 v0x7fb94856e280_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fb94856e280_0, 0;
    %jmp T_30.37;
T_30.36 ;
    %load/vec4 v0x7fb94856f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.38, 8;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.40, 4;
    %load/vec4 v0x7fb94856e280_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb94856e280_0, 0;
    %jmp T_30.41;
T_30.40 ;
    %load/vec4 v0x7fb948570770_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fb948570770_0, 0;
T_30.41 ;
    %jmp T_30.39;
T_30.38 ;
    %load/vec4 v0x7fb948570630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.42, 8;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0x7fb948570770_0, 0;
    %jmp T_30.43;
T_30.42 ;
    %load/vec4 v0x7fb948570150_0;
    %load/vec4 v0x7fb9485704f0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.44, 8;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.46, 4;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb94856e280_0, 0;
    %jmp T_30.47;
T_30.46 ;
    %load/vec4 v0x7fb948570460_0;
    %assign/vec4 v0x7fb948570770_0, 0;
T_30.47 ;
T_30.44 ;
T_30.43 ;
T_30.39 ;
T_30.37 ;
T_30.35 ;
    %load/vec4 v0x7fb9485705a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.48, 8;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0x7fb948570cf0_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fb9485706e0_0, 0;
    %jmp T_30.49;
T_30.48 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb94856dcc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_30.50, 5;
    %load/vec4 v0x7fb94856edb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.52, 4;
    %load/vec4 v0x7fb94856dcc0_0;
    %assign/vec4 v0x7fb948570cf0_0, 0;
    %jmp T_30.53;
T_30.52 ;
    %load/vec4 v0x7fb94856dcc0_0;
    %assign/vec4 v0x7fb9485706e0_0, 0;
T_30.53 ;
T_30.50 ;
T_30.49 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fb9485732a0;
T_31 ;
    %vpi_call 12 15 "$readmemh", "trampoline.hex", v0x7fb948573850, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000010 {0 0 0};
    %vpi_call 12 16 "$readmemh", "bios.hex", v0x7fb948573850, 16'b0000000010000000, 16'b0000000100000000 {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x7fb9485732a0;
T_32 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb948573970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x7fb948573590_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485738e0_0, 4, 8;
    %load/vec4 v0x7fb9485736d0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485738e0_0, 4, 8;
    %ix/getv 4, v0x7fb948573500_0;
    %load/vec4a v0x7fb948573850, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb9485738e0_0;
    %pushi/vec4 0, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 16;
    %ix/getv 4, v0x7fb948573500_0;
    %store/vec4a v0x7fb948573850, 4, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7fb9485736d0_0;
    %ix/getv 3, v0x7fb948573500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb948573850, 0, 4;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fb9485732a0;
T_33 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb948573590_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485738e0_0, 4, 8;
    %ix/getv 4, v0x7fb948573500_0;
    %load/vec4a v0x7fb948573850, 4;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485738e0_0, 4, 8;
    %jmp T_33.1;
T_33.0 ;
    %ix/getv 4, v0x7fb948573500_0;
    %load/vec4a v0x7fb948573850, 4;
    %store/vec4 v0x7fb9485738e0_0, 0, 16;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fb948573aa0;
T_34 ;
    %wait E_0x7fb948573f30;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %store/vec4 v0x7fb9485764d0_0, 0, 1;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 1, 2;
    %inv;
    %or;
    %store/vec4 v0x7fb948576a40_0, 0, 1;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x7fb9485765f0_0, 0, 1;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 3, 3;
    %inv;
    %or;
    %store/vec4 v0x7fb948576680_0, 0, 1;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb948575710_0;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 6, 4;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7fb948576b80_0, 0, 1;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x7fb948576ae0_0;
    %store/vec4 v0x7fb9485751b0_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fb948575710_0;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %store/vec4 v0x7fb9485751b0_0, 0, 1;
T_34.1 ;
    %load/vec4 v0x7fb948574c80_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0x7fb948576560_0, 0, 1;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x7fb9485748c0_0;
    %store/vec4 v0x7fb948574a30_0, 0, 8;
    %load/vec4 v0x7fb948574980_0;
    %store/vec4 v0x7fb948574b20_0, 0, 8;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x7fb948575100_0;
    %store/vec4 v0x7fb948574a30_0, 0, 8;
    %load/vec4 v0x7fb948574bd0_0;
    %store/vec4 v0x7fb948574b20_0, 0, 8;
T_34.3 ;
    %load/vec4 v0x7fb9485760e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %load/vec4 v0x7fb9485755b0_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.4 ;
    %load/vec4 v0x7fb948574a30_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.5 ;
    %load/vec4 v0x7fb948574b20_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.6 ;
    %load/vec4 v0x7fb948574c80_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.7 ;
    %load/vec4 v0x7fb948574d30_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.8 ;
    %load/vec4 v0x7fb948574ef0_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.9 ;
    %load/vec4 v0x7fb948574e40_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.10 ;
    %load/vec4 v0x7fb948574fa0_0;
    %store/vec4 v0x7fb9485767b0_0, 0, 8;
    %jmp T_34.12;
T_34.12 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fb948573aa0;
T_35 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb948576900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb948575660_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb948574bd0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb948574d30_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb948574ef0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb9485755b0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb9485748c0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb948574980_0, 1;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fb948576ce0_0;
    %nor/r;
    %load/vec4 v0x7fb948576290_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x7fb9485760e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %jmp T_35.10;
T_35.4 ;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.11, 8;
    %load/vec4 v0x7fb948576c20_0;
    %assign/vec4 v0x7fb9485748c0_0, 1;
    %jmp T_35.12;
T_35.11 ;
    %load/vec4 v0x7fb948576c20_0;
    %assign/vec4 v0x7fb948575660_0, 1;
T_35.12 ;
    %jmp T_35.10;
T_35.5 ;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.13, 8;
    %load/vec4 v0x7fb948576c20_0;
    %assign/vec4 v0x7fb948574980_0, 1;
    %jmp T_35.14;
T_35.13 ;
    %load/vec4 v0x7fb948576c20_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574bd0_0, 4, 5;
T_35.14 ;
    %jmp T_35.10;
T_35.6 ;
    %load/vec4 v0x7fb948576c20_0;
    %assign/vec4 v0x7fb948574d30_0, 1;
    %jmp T_35.10;
T_35.7 ;
    %load/vec4 v0x7fb948576c20_0;
    %assign/vec4 v0x7fb948574ef0_0, 1;
    %jmp T_35.10;
T_35.8 ;
    %load/vec4 v0x7fb948576c20_0;
    %assign/vec4 v0x7fb9485755b0_0, 1;
    %jmp T_35.10;
T_35.10 ;
    %pop/vec4 1;
T_35.2 ;
    %load/vec4 v0x7fb948576870_0;
    %nor/r;
    %load/vec4 v0x7fb948576290_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb9485760e0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
T_35.15 ;
    %load/vec4 v0x7fb948574fa0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %jmp/0xz  T_35.17, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
T_35.17 ;
    %load/vec4 v0x7fb948574fa0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 1, 2;
    %cmp/ne;
    %jmp/0xz  T_35.19, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
T_35.19 ;
    %load/vec4 v0x7fb948574fa0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
T_35.21 ;
    %load/vec4 v0x7fb948574fa0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %jmp/0xz  T_35.23, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
T_35.23 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fb948573aa0;
T_36 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %load/vec4 v0x7fb948575050_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574fa0_0, 4, 5;
T_36.1 ;
    %load/vec4 v0x7fb948576320_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575050_0, 4, 5;
    %load/vec4 v0x7fb948576440_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575050_0, 4, 5;
    %load/vec4 v0x7fb9485769a0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575050_0, 4, 5;
    %load/vec4 v0x7fb9485763b0_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575050_0, 4, 5;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fb948573aa0;
T_37 ;
    %wait E_0x7fb948571200;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb948575cf0_0, 0, 5;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb948575cf0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574c80_0, 4, 5;
    %load/vec4 v0x7fb948574bd0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fb948574e40_0;
    %parti/s 4, 1, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fb948575da0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb948575da0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574c80_0, 4, 3;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fb948574bd0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fb948574e40_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb948575e50_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb948575e50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574c80_0, 4, 3;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x7fb948574bd0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fb948574e40_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb9485753b0_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb9485753b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574c80_0, 4, 3;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x7fb948574bd0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %load/vec4 v0x7fb948574fa0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x7fb948574ef0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb948575b90_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb948575b90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574c80_0, 4, 3;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb948575c40_0, 0, 3;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7fb948575c40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574c80_0, 4, 3;
T_37.7 ;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fb948573aa0;
T_38 ;
    %wait E_0x7fb948567980;
    %fork t_1, S_0x7fb948574260;
    %jmp t_0;
    .scope S_0x7fb948574260;
t_1 ;
    %load/vec4 v0x7fb948576900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb948574420_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948576170_0, 1;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x7fb948574420_0;
    %parti/s 15, 1, 2;
    %cmpi/e 0, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb948576ce0_0;
    %nor/r;
    %load/vec4 v0x7fb948576290_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb9485760e0_0;
    %parti/s 2, 1, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 7, 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_38.2, 9;
    %load/vec4 v0x7fb948574980_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574420_0, 4, 8;
    %load/vec4 v0x7fb9485748c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb948574420_0, 4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948576170_0, 1;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x7fb948574420_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7fb948574420_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948576170_0, 1;
T_38.3 ;
T_38.1 ;
    %end;
    .scope S_0x7fb948573aa0;
t_0 %join;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7fb948573aa0;
T_39 ;
    %wait E_0x7fb948567980;
    %fork t_3, S_0x7fb9485744d0;
    %jmp t_2;
    .scope S_0x7fb9485744d0;
t_3 ;
    %load/vec4 v0x7fb948576900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb9485746a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575300_0, 1;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x7fb948576710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x7fb9485746a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485746a0_0, 4, 1;
    %load/vec4 v0x7fb9485751b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485746a0_0, 4, 1;
T_39.2 ;
    %load/vec4 v0x7fb9485746a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575300_0, 1;
T_39.4 ;
    %load/vec4 v0x7fb9485746a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_39.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575300_0, 1;
T_39.6 ;
T_39.1 ;
    %end;
    .scope S_0x7fb948573aa0;
t_2 %join;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fb948573aa0;
T_40 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb948576900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb948575100_0, 1;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb948574750_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb948574810_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb948575520_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb948575250_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575490_0, 1;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fb9485760e0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %load/vec4 v0x7fb948576870_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb948576290_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_40.2 ;
    %load/vec4 v0x7fb9485760e0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948576870_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb948576290_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_40.4 ;
    %load/vec4 v0x7fb948576710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x7fb948575250_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948575300_0;
    %load/vec4 v0x7fb948574750_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb948574750_0, 1;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x7fb948574750_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb948574750_0, 1;
T_40.9 ;
    %load/vec4 v0x7fb948574750_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x7fb948575300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb948574810_0, 1;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x7fb948574810_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb948574810_0, 1;
T_40.13 ;
    %load/vec4 v0x7fb948574810_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_40.14 ;
T_40.10 ;
    %load/vec4 v0x7fb948575250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.16, 4;
    %load/vec4 v0x7fb948574750_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0x7fb948575250_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb948575250_0, 1;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %assign/vec4 v0x7fb948575490_0, 1;
T_40.18 ;
    %jmp T_40.17;
T_40.16 ;
    %load/vec4 v0x7fb948574750_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_40.20, 4;
    %load/vec4 v0x7fb948575250_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb948575250_0, 1;
    %load/vec4 v0x7fb948575250_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_40.22, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb948575250_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %load/vec4 v0x7fb948575300_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %jmp T_40.23;
T_40.22 ;
    %load/vec4 v0x7fb948575250_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb948575250_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fb948575250_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fb948575250_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_40.24, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb948575250_0, 1;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.26, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb948575250_0, 1;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.28, 8;
    %load/vec4 v0x7fb948575300_0;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 4, 4;
    %cmp/e;
    %jmp/0xz  T_40.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_40.30 ;
    %jmp T_40.29;
T_40.28 ;
    %load/vec4 v0x7fb948575300_0;
    %load/vec4 v0x7fb948575490_0;
    %cmp/ne;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_40.32 ;
T_40.29 ;
    %jmp T_40.27;
T_40.26 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %load/vec4 v0x7fb948575300_0;
    %inv;
    %ix/load 4, 3, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_40.27 ;
    %load/vec4 v0x7fb948575520_0;
    %assign/vec4 v0x7fb948575100_0, 1;
    %load/vec4 v0x7fb948574e40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %load/vec4 v0x7fb9485760e0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948576870_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb948576290_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.34, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_40.34 ;
    %jmp T_40.25;
T_40.24 ;
    %load/vec4 v0x7fb948575520_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %load/vec4 v0x7fb948575300_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_40.36, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %load/vec4 v0x7fb948575300_0;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
T_40.36 ;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_40.38, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %load/vec4 v0x7fb948575300_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
T_40.38 ;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_40.40, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
    %load/vec4 v0x7fb948575300_0;
    %ix/load 4, 4, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948575520_0, 4, 5;
T_40.40 ;
    %load/vec4 v0x7fb948575300_0;
    %load/vec4 v0x7fb948575490_0;
    %xor;
    %assign/vec4 v0x7fb948575490_0, 1;
T_40.25 ;
T_40.23 ;
T_40.20 ;
T_40.17 ;
T_40.6 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb948573aa0;
T_41 ;
    %wait E_0x7fb948567980;
    %fork t_5, S_0x7fb948573fe0;
    %jmp t_4;
    .scope S_0x7fb948573fe0;
t_5 ;
    %load/vec4 v0x7fb948576900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb9485741a0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575af0_0, 1;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575af0_0, 1;
    %load/vec4 v0x7fb948576710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x7fb9485741a0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x7fb9485741a0_0, 0, 5;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7fb948575a50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.4, 8;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_41.6, 4;
    %load/vec4 v0x7fb9485741a0_0;
    %cmpi/e 23, 0, 5;
    %jmp/0xz  T_41.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575af0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485741a0_0, 4, 4;
T_41.8 ;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x7fb9485741a0_0;
    %cmpi/e 31, 0, 5;
    %jmp/0xz  T_41.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575af0_0, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485741a0_0, 4, 4;
T_41.10 ;
T_41.7 ;
    %jmp T_41.5;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb9485741a0_0, 4, 1;
    %load/vec4 v0x7fb9485741a0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_41.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575af0_0, 1;
T_41.12 ;
T_41.5 ;
T_41.2 ;
T_41.1 ;
    %end;
    .scope S_0x7fb948573aa0;
t_4 %join;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fb948573aa0;
T_42 ;
    %wait E_0x7fb948567980;
    %load/vec4 v0x7fb948576900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb9485757b0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb9485759a0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575710_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575900_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575860_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575a50_0, 1;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x7fb948575af0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575860_0, 1;
    %load/vec4 v0x7fb948575860_0;
    %assign/vec4 v0x7fb948575a50_0, 1;
    %load/vec4 v0x7fb9485757b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %load/vec4 v0x7fb9485757b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb9485757b0_0, 1;
    %load/vec4 v0x7fb9485757b0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb9485757b0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x7fb9485757b0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x7fb9485757b0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.9, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb9485757b0_0, 1;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.11, 4;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb9485757b0_0, 1;
    %jmp T_42.12;
T_42.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575860_0, 1;
T_42.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_42.9 ;
    %load/vec4 v0x7fb9485759a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb948575710_0, 1;
    %load/vec4 v0x7fb9485759a0_0;
    %parti/s 7, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb9485759a0_0, 4, 5;
    %load/vec4 v0x7fb9485759a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7fb948575900_0;
    %xor;
    %assign/vec4 v0x7fb948575900_0, 1;
    %jmp T_42.8;
T_42.4 ;
    %load/vec4 v0x7fb948574e40_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.13, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb9485757b0_0, 1;
T_42.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575710_0, 1;
    %jmp T_42.8;
T_42.5 ;
    %load/vec4 v0x7fb948575660_0;
    %assign/vec4 v0x7fb9485759a0_0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb948575710_0, 1;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fb948575900_0, 1;
    %load/vec4 v0x7fb9485757b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb9485757b0_0, 1;
    %jmp T_42.8;
T_42.6 ;
    %load/vec4 v0x7fb948575900_0;
    %assign/vec4 v0x7fb948575710_0, 1;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.15, 4;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 4, 4;
    %inv;
    %assign/vec4 v0x7fb948575710_0, 1;
T_42.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb9485757b0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb948575860_0, 1;
    %jmp T_42.8;
T_42.8 ;
    %pop/vec4 1;
T_42.2 ;
    %load/vec4 v0x7fb948576ce0_0;
    %nor/r;
    %load/vec4 v0x7fb948576290_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fb9485760e0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb948574d30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.17, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb948574e40_0, 4, 5;
T_42.17 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fb948456c90;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb948577690_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x7fb9484565b0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb9485782a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb948578450_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb948578450_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x7fb9484565b0;
T_45 ;
    %delay 5, 0;
    %load/vec4 v0x7fb9485782a0_0;
    %nor/r;
    %store/vec4 v0x7fb9485782a0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fb9484565b0;
T_46 ;
    %vpi_call 2 35 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 0> {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 1> {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 2> {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 3> {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 4> {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 5> {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 6> {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 7> {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 8> {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 128> {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 129> {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 130> {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 230> {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 231> {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 232> {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 233> {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 235> {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 236> {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 237> {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 238> {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 239> {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 240> {0 0 0};
    %vpi_call 2 59 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 241> {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 242> {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 243> {0 0 0};
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 244> {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 245> {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb948573850, 246> {0 0 0};
    %end;
    .thread T_46;
    .scope S_0x7fb9484565b0;
T_47 ;
    %vpi_call 2 69 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x7fb9484565b0;
T_48 ;
    %delay 10000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "computer_tb.v";
    "computer.v";
    "cpu.v";
    "register.v";
    "register_posedge.v";
    "alu.v";
    "decoder.v";
    "rom.v";
    "irq_encoder.v";
    "memory_io.v";
    "ram.v";
    "t16450.v";
