/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sat Dec 23 19:41:06 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 106 -num_rows 2048 -rdata_width 106 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10611204810611204812183070 -pmi -lang verilog  */
/* Sat Dec 23 19:41:06 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10611204810611204812183070 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [105:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [105:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:05:35 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 106 -num_rows 2048 -rdata_width 106 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10611204810611204812183070 -pmi -lang verilog  */
/* Sun Dec 24 11:05:35 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10611204810611204812183070 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [105:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [105:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:08:53 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 106 -num_rows 2048 -rdata_width 106 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10611204810611204812183070 -pmi -lang verilog  */
/* Sun Dec 24 11:08:53 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10611204810611204812183070 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [105:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [105:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10611204810611204812183070__PMIP__2048__106__106B
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10611204810611204812183070_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:18:59 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 108 -num_rows 2048 -rdata_width 108 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10811204810811204812183e95 -pmi -lang verilog  */
/* Sun Dec 24 11:18:59 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10811204810811204812183e95 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [107:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [107:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(Data[106]), .DIA8(Data[107]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(Q[106]), .DOB8(Q[107]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:20:42 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 108 -num_rows 2048 -rdata_width 108 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10811204810811204812183e95 -pmi -lang verilog  */
/* Sun Dec 24 11:20:42 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10811204810811204812183e95 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [107:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [107:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(Data[106]), .DIA8(Data[107]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(Q[106]), .DOB8(Q[107]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:25:58 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 108 -num_rows 2048 -rdata_width 108 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10811204810811204812183e95 -pmi -lang verilog  */
/* Sun Dec 24 11:25:57 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10811204810811204812183e95 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [107:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [107:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(Data[106]), .DIA8(Data[107]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(Q[106]), .DOB8(Q[107]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:26:52 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 108 -num_rows 2048 -rdata_width 108 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10811204810811204812183e95 -pmi -lang verilog  */
/* Sun Dec 24 11:26:52 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10811204810811204812183e95 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [107:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [107:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(Data[106]), .DIA8(Data[107]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(Q[106]), .DOB8(Q[107]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:33:36 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 108 -num_rows 2048 -rdata_width 108 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10811204810811204812183e95 -pmi -lang verilog  */
/* Sun Dec 24 11:33:36 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10811204810811204812183e95 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [107:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [107:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(Data[106]), .DIA8(Data[107]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(Q[106]), .DOB8(Q[107]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 11:39:45 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 108 -num_rows 2048 -rdata_width 108 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10811204810811204812183e95 -pmi -lang verilog  */
/* Sun Dec 24 11:39:45 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10811204810811204812183e95 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [107:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [107:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(Data[106]), .DIA8(Data[107]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(Q[106]), .DOB8(Q[107]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 12:22:41 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 108 -num_rows 2048 -rdata_width 108 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr10811204810811204812183e95 -pmi -lang verilog  */
/* Sun Dec 24 12:22:41 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr10811204810811204812183e95 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [107:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [107:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 (.DIA0(Data[63]), 
        .DIA1(Data[64]), .DIA2(Data[65]), .DIA3(Data[66]), .DIA4(Data[67]), 
        .DIA5(Data[68]), .DIA6(Data[69]), .DIA7(Data[70]), .DIA8(Data[71]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[63]), .DOB1(Q[64]), .DOB2(Q[65]), .DOB3(Q[66]), 
        .DOB4(Q[67]), .DOB5(Q[68]), .DOB6(Q[69]), .DOB7(Q[70]), .DOB8(Q[71]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 (.DIA0(Data[81]), 
        .DIA1(Data[82]), .DIA2(Data[83]), .DIA3(Data[84]), .DIA4(Data[85]), 
        .DIA5(Data[86]), .DIA6(Data[87]), .DIA7(Data[88]), .DIA8(Data[89]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[81]), .DOB1(Q[82]), .DOB2(Q[83]), .DOB3(Q[84]), 
        .DOB4(Q[85]), .DOB5(Q[86]), .DOB6(Q[87]), .DOB7(Q[88]), .DOB8(Q[89]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 (.DIA0(Data[99]), 
        .DIA1(Data[100]), .DIA2(Data[101]), .DIA3(Data[102]), .DIA4(Data[103]), 
        .DIA5(Data[104]), .DIA6(Data[105]), .DIA7(Data[106]), .DIA8(Data[107]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[99]), .DOB1(Q[100]), .DOB2(Q[101]), .DOB3(Q[102]), 
        .DOB4(Q[103]), .DOB5(Q[104]), .DOB6(Q[105]), .DOB7(Q[106]), .DOB8(Q[107]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_0_11 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_1_10 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_2_9 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_3_8 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_4_7 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_5_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_6_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_7_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_8_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_9_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_10_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr10811204810811204812183e95__PMIP__2048__108__108B
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr10811204810811204812183e95_0_11_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 13:17:06 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 46 -num_rows 2048 -rdata_width 46 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr461120484611204811f46134 -pmi -lang verilog  */
/* Sun Dec 24 13:17:06 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr461120484611204811f46134 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [45:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [45:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 (.DIA0(Data[45]), 
        .DIA1(scuba_vlo), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), 
        .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), .DOB12(), 
        .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 13:24:12 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 46 -num_rows 2048 -rdata_width 46 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr461120484611204811f46134 -pmi -lang verilog  */
/* Sun Dec 24 13:24:12 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr461120484611204811f46134 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [45:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [45:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 (.DIA0(Data[45]), 
        .DIA1(scuba_vlo), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), 
        .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), .DOB12(), 
        .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 13:35:01 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 46 -num_rows 2048 -rdata_width 46 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr461120484611204811f46134 -pmi -lang verilog  */
/* Sun Dec 24 13:35:01 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr461120484611204811f46134 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [45:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [45:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 (.DIA0(Data[45]), 
        .DIA1(scuba_vlo), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), 
        .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), .DOB12(), 
        .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_0_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_1_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_2_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_3_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_4_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr461120484611204811f46134__PMIP__2048__46__46B
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr461120484611204811f46134_0_5_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 13:53:34 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 51 -num_rows 2048 -rdata_width 51 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr511120485111204811f43cf0 -pmi -lang verilog  */
/* Sun Dec 24 13:53:34 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr511120485111204811f43cf0 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [50:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [50:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_0_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_1_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_2_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_3_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_4_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr511120485111204811f43cf0__PMIP__2048__51__51B
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr511120485111204811f43cf0_0_5_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 14:49:19 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 26 -num_rows 2048 -rdata_width 26 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr261120482611204811f44fe1 -pmi -lang verilog  */
/* Sun Dec 24 14:49:19 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr261120482611204811f44fe1 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [25:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [25:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr261120482611204811f44fe1__PMIP__2048__26__26B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr261120482611204811f44fe1__PMIP__2048__26__26B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr261120482611204811f44fe1__PMIP__2048__26__26B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr261120482611204811f44fe1__PMIP__2048__26__26B
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_0_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr261120482611204811f44fe1__PMIP__2048__26__26B
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_1_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr261120482611204811f44fe1__PMIP__2048__26__26B
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr261120482611204811f44fe1_0_2_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 14:50:05 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 33 -num_rows 2048 -rdata_width 33 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr331120483311204811f43cd4 -pmi -lang verilog  */
/* Sun Dec 24 14:50:05 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr331120483311204811f43cd4 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [32:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [32:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 14:59:21 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 33 -num_rows 2048 -rdata_width 33 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr331120483311204811f43cd4 -pmi -lang verilog  */
/* Sun Dec 24 14:59:20 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr331120483311204811f43cd4 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [32:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [32:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 15:09:45 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 33 -num_rows 2048 -rdata_width 33 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr331120483311204811f43cd4 -pmi -lang verilog  */
/* Sun Dec 24 15:09:45 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr331120483311204811f43cd4 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [32:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [32:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 15:13:43 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 33 -num_rows 2048 -rdata_width 33 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr331120483311204811f43cd4 -pmi -lang verilog  */
/* Sun Dec 24 15:13:43 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr331120483311204811f43cd4 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [32:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [32:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 15:18:06 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 33 -num_rows 2048 -rdata_width 33 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr331120483311204811f43cd4 -pmi -lang verilog  */
/* Sun Dec 24 15:18:06 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr331120483311204811f43cd4 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [32:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [32:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(), .DOB7(), .DOB8(), .DOB9(), 
        .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), 
        .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_0_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_1_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_2_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr331120483311204811f43cd4__PMIP__2048__33__33B
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr331120483311204811f43cd4_0_3_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 15:18:33 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 35 -num_rows 2048 -rdata_width 35 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr351120483511204811f44e3e -pmi -lang verilog  */
/* Sun Dec 24 15:18:33 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr351120483511204811f44e3e (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [34:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [34:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 8 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2388b8bd3c -pmi -lang verilog  */
/* Sun Dec 24 15:28:28 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2388b8bd3c (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [2:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [2:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(RdAddress[2]), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(WrAddress[2]), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-7)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-7)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2388b8bd3c__PMI__8__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 35 -num_rows 2048 -rdata_width 35 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr351120483511204811f44e3e -pmi -lang verilog  */
/* Sun Dec 24 15:28:28 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr351120483511204811f44e3e (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [34:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [34:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_0_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_1_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_2_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr351120483511204811f44e3e__PMIP__2048__35__35B
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr351120483511204811f44e3e_0_3_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 16:11:33 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 55 -num_rows 2048 -rdata_width 55 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr551120485511204811f461c5 -pmi -lang verilog  */
/* Sun Dec 24 16:11:33 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr551120485511204811f461c5 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [54:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [54:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 (.DIA0(Data[54]), 
        .DIA1(scuba_vlo), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), 
        .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), .DOB12(), 
        .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 16:15:42 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 55 -num_rows 2048 -rdata_width 55 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr551120485511204811f461c5 -pmi -lang verilog  */
/* Sun Dec 24 16:15:42 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr551120485511204811f461c5 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [54:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [54:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 (.DIA0(Data[54]), 
        .DIA1(scuba_vlo), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), 
        .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), .DOB12(), 
        .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 16:17:29 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 55 -num_rows 2048 -rdata_width 55 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr551120485511204811f461c5 -pmi -lang verilog  */
/* Sun Dec 24 16:17:29 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr551120485511204811f461c5 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [54:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [54:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 (.DIA0(Data[54]), 
        .DIA1(scuba_vlo), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), 
        .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), .DOB12(), 
        .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 16:19:12 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 55 -num_rows 2048 -rdata_width 55 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr551120485511204811f461c5 -pmi -lang verilog  */
/* Sun Dec 24 16:19:12 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr551120485511204811f461c5 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [54:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [54:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 (.DIA0(Data[45]), 
        .DIA1(Data[46]), .DIA2(Data[47]), .DIA3(Data[48]), .DIA4(Data[49]), 
        .DIA5(Data[50]), .DIA6(Data[51]), .DIA7(Data[52]), .DIA8(Data[53]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[45]), .DOB1(Q[46]), .DOB2(Q[47]), .DOB3(Q[48]), 
        .DOB4(Q[49]), .DOB5(Q[50]), .DOB6(Q[51]), .DOB7(Q[52]), .DOB8(Q[53]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 (.DIA0(Data[54]), 
        .DIA1(scuba_vlo), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(), .DOB2(), .DOB3(), .DOB4(), .DOB5(), 
        .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), .DOB12(), 
        .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_0_6 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_1_5 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_2_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_3_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_4_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_5_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr551120485511204811f461c5__PMIP__2048__55__55B
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr551120485511204811f461c5_0_6_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 17:01:59 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 38 -num_rows 2048 -rdata_width 38 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr381120483811204811f467d6 -pmi -lang verilog  */
/* Sun Dec 24 17:01:59 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr381120483811204811f467d6 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [37:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [37:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 21:05:17 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 38 -num_rows 2048 -rdata_width 38 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr381120483811204811f467d6 -pmi -lang verilog  */
/* Sun Dec 24 21:05:16 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr381120483811204811f467d6 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [37:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [37:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 21:52:26 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 38 -num_rows 2048 -rdata_width 38 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr381120483811204811f467d6 -pmi -lang verilog  */
/* Sun Dec 24 21:52:25 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr381120483811204811f467d6 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [37:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [37:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 22:30:40 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 38 -num_rows 2048 -rdata_width 38 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr381120483811204811f467d6 -pmi -lang verilog  */
/* Sun Dec 24 22:30:39 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr381120483811204811f467d6 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [10:0] WrAddress;
    input wire [10:0] RdAddress;
    input wire [37:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [37:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(), .DOB10(), 
        .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 (.DIA0(Data[9]), 
        .DIA1(Data[10]), .DIA2(Data[11]), .DIA3(Data[12]), .DIA4(Data[13]), 
        .DIA5(Data[14]), .DIA6(Data[15]), .DIA7(Data[16]), .DIA8(Data[17]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[9]), .DOB1(Q[10]), .DOB2(Q[11]), .DOB3(Q[12]), 
        .DOB4(Q[13]), .DOB5(Q[14]), .DOB6(Q[15]), .DOB7(Q[16]), .DOB8(Q[17]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 (.DIA0(Data[27]), 
        .DIA1(Data[28]), .DIA2(Data[29]), .DIA3(Data[30]), .DIA4(Data[31]), 
        .DIA5(Data[32]), .DIA6(Data[33]), .DIA7(Data[34]), .DIA8(Data[35]), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[27]), .DOB1(Q[28]), .DOB2(Q[29]), .DOB3(Q[30]), 
        .DOB4(Q[31]), .DOB5(Q[32]), .DOB6(Q[33]), .DOB7(Q[34]), .DOB8(Q[35]), 
        .DOB9(), .DOB10(), .DOB11(), .DOB12(), .DOB13(), .DOB14(), .DOB15(), 
        .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_B = 9 ;
    defparam pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0.DATA_WIDTH_A = 9 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(scuba_vlo), .DIA3(scuba_vlo), .DIA4(scuba_vlo), 
        .DIA5(scuba_vlo), .DIA6(scuba_vlo), .DIA7(scuba_vlo), .DIA8(scuba_vlo), 
        .DIA9(scuba_vlo), .DIA10(scuba_vlo), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vlo), .ADA1(scuba_vlo), .ADA2(scuba_vlo), 
        .ADA3(WrAddress[0]), .ADA4(WrAddress[1]), .ADA5(WrAddress[2]), .ADA6(WrAddress[3]), 
        .ADA7(WrAddress[4]), .ADA8(WrAddress[5]), .ADA9(WrAddress[6]), .ADA10(WrAddress[7]), 
        .ADA11(WrAddress[8]), .ADA12(WrAddress[9]), .ADA13(WrAddress[10]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(RdAddress[0]), 
        .ADB4(RdAddress[1]), .ADB5(RdAddress[2]), .ADB6(RdAddress[3]), .ADB7(RdAddress[4]), 
        .ADB8(RdAddress[5]), .ADB9(RdAddress[6]), .ADB10(RdAddress[7]), 
        .ADB11(RdAddress[8]), .ADB12(RdAddress[9]), .ADB13(RdAddress[10]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(), .DOB3(), .DOB4(), 
        .DOB5(), .DOB6(), .DOB7(), .DOB8(), .DOB9(), .DOB10(), .DOB11(), 
        .DOB12(), .DOB13(), .DOB14(), .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="9" */
             /* synthesis DATA_WIDTH_A="9" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_0_4 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_1_3 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_2_2 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_3_1 DATA_WIDTH_A 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr381120483811204811f467d6__PMIP__2048__38__38B
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_B 9
    // exemplar attribute pmi_ram_dpXbnonesadr381120483811204811f467d6_0_4_0 DATA_WIDTH_A 9
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 23:02:24 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 119 -num_rows 1024 -rdata_width 119 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr11910102411910102412180f38 -pmi -lang verilog  */
/* Sun Dec 24 23:02:23 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr11910102411910102412180f38 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [9:0] WrAddress;
    input wire [9:0] RdAddress;
    input wire [118:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [118:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(Data[9]), .DIA10(Data[10]), .DIA11(Data[11]), .DIA12(Data[12]), 
        .DIA13(Data[13]), .DIA14(Data[14]), .DIA15(Data[15]), .DIA16(Data[16]), 
        .DIA17(Data[17]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(Q[9]), 
        .DOB10(Q[10]), .DOB11(Q[11]), .DOB12(Q[12]), .DOB13(Q[13]), .DOB14(Q[14]), 
        .DOB15(Q[15]), .DOB16(Q[16]), .DOB17(Q[17]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(Data[27]), .DIA10(Data[28]), .DIA11(Data[29]), .DIA12(Data[30]), 
        .DIA13(Data[31]), .DIA14(Data[32]), .DIA15(Data[33]), .DIA16(Data[34]), 
        .DIA17(Data[35]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(Q[27]), .DOB10(Q[28]), .DOB11(Q[29]), .DOB12(Q[30]), .DOB13(Q[31]), 
        .DOB14(Q[32]), .DOB15(Q[33]), .DOB16(Q[34]), .DOB17(Q[35]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(Data[45]), .DIA10(Data[46]), .DIA11(Data[47]), .DIA12(Data[48]), 
        .DIA13(Data[49]), .DIA14(Data[50]), .DIA15(Data[51]), .DIA16(Data[52]), 
        .DIA17(Data[53]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(Q[45]), .DOB10(Q[46]), .DOB11(Q[47]), .DOB12(Q[48]), .DOB13(Q[49]), 
        .DOB14(Q[50]), .DOB15(Q[51]), .DOB16(Q[52]), .DOB17(Q[53]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(Data[63]), .DIA10(Data[64]), .DIA11(Data[65]), .DIA12(Data[66]), 
        .DIA13(Data[67]), .DIA14(Data[68]), .DIA15(Data[69]), .DIA16(Data[70]), 
        .DIA17(Data[71]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(Q[63]), .DOB10(Q[64]), .DOB11(Q[65]), .DOB12(Q[66]), .DOB13(Q[67]), 
        .DOB14(Q[68]), .DOB15(Q[69]), .DOB16(Q[70]), .DOB17(Q[71]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(Data[81]), .DIA10(Data[82]), .DIA11(Data[83]), .DIA12(Data[84]), 
        .DIA13(Data[85]), .DIA14(Data[86]), .DIA15(Data[87]), .DIA16(Data[88]), 
        .DIA17(Data[89]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(Q[81]), .DOB10(Q[82]), .DOB11(Q[83]), .DOB12(Q[84]), .DOB13(Q[85]), 
        .DOB14(Q[86]), .DOB15(Q[87]), .DOB16(Q[88]), .DOB17(Q[89]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(Data[99]), .DIA10(Data[100]), .DIA11(Data[101]), .DIA12(Data[102]), 
        .DIA13(Data[103]), .DIA14(Data[104]), .DIA15(Data[105]), .DIA16(Data[106]), 
        .DIA17(Data[107]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(Q[99]), .DOB10(Q[100]), .DOB11(Q[101]), .DOB12(Q[102]), .DOB13(Q[103]), 
        .DOB14(Q[104]), .DOB15(Q[105]), .DOB16(Q[106]), .DOB17(Q[107]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 (.DIA0(Data[108]), 
        .DIA1(Data[109]), .DIA2(Data[110]), .DIA3(Data[111]), .DIA4(Data[112]), 
        .DIA5(Data[113]), .DIA6(Data[114]), .DIA7(Data[115]), .DIA8(Data[116]), 
        .DIA9(Data[117]), .DIA10(Data[118]), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[108]), .DOB1(Q[109]), .DOB2(Q[110]), .DOB3(Q[111]), 
        .DOB4(Q[112]), .DOB5(Q[113]), .DOB6(Q[114]), .DOB7(Q[115]), .DOB8(Q[116]), 
        .DOB9(Q[117]), .DOB10(Q[118]), .DOB11(), .DOB12(), .DOB13(), .DOB14(), 
        .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_A 18
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 23:19:28 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 119 -num_rows 1024 -rdata_width 119 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr11910102411910102412180f38 -pmi -lang verilog  */
/* Sun Dec 24 23:19:27 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr11910102411910102412180f38 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [9:0] WrAddress;
    input wire [9:0] RdAddress;
    input wire [118:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [118:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(Data[9]), .DIA10(Data[10]), .DIA11(Data[11]), .DIA12(Data[12]), 
        .DIA13(Data[13]), .DIA14(Data[14]), .DIA15(Data[15]), .DIA16(Data[16]), 
        .DIA17(Data[17]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(Q[9]), 
        .DOB10(Q[10]), .DOB11(Q[11]), .DOB12(Q[12]), .DOB13(Q[13]), .DOB14(Q[14]), 
        .DOB15(Q[15]), .DOB16(Q[16]), .DOB17(Q[17]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(Data[27]), .DIA10(Data[28]), .DIA11(Data[29]), .DIA12(Data[30]), 
        .DIA13(Data[31]), .DIA14(Data[32]), .DIA15(Data[33]), .DIA16(Data[34]), 
        .DIA17(Data[35]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(Q[27]), .DOB10(Q[28]), .DOB11(Q[29]), .DOB12(Q[30]), .DOB13(Q[31]), 
        .DOB14(Q[32]), .DOB15(Q[33]), .DOB16(Q[34]), .DOB17(Q[35]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(Data[45]), .DIA10(Data[46]), .DIA11(Data[47]), .DIA12(Data[48]), 
        .DIA13(Data[49]), .DIA14(Data[50]), .DIA15(Data[51]), .DIA16(Data[52]), 
        .DIA17(Data[53]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(Q[45]), .DOB10(Q[46]), .DOB11(Q[47]), .DOB12(Q[48]), .DOB13(Q[49]), 
        .DOB14(Q[50]), .DOB15(Q[51]), .DOB16(Q[52]), .DOB17(Q[53]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(Data[63]), .DIA10(Data[64]), .DIA11(Data[65]), .DIA12(Data[66]), 
        .DIA13(Data[67]), .DIA14(Data[68]), .DIA15(Data[69]), .DIA16(Data[70]), 
        .DIA17(Data[71]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(Q[63]), .DOB10(Q[64]), .DOB11(Q[65]), .DOB12(Q[66]), .DOB13(Q[67]), 
        .DOB14(Q[68]), .DOB15(Q[69]), .DOB16(Q[70]), .DOB17(Q[71]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(Data[81]), .DIA10(Data[82]), .DIA11(Data[83]), .DIA12(Data[84]), 
        .DIA13(Data[85]), .DIA14(Data[86]), .DIA15(Data[87]), .DIA16(Data[88]), 
        .DIA17(Data[89]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(Q[81]), .DOB10(Q[82]), .DOB11(Q[83]), .DOB12(Q[84]), .DOB13(Q[85]), 
        .DOB14(Q[86]), .DOB15(Q[87]), .DOB16(Q[88]), .DOB17(Q[89]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(Data[99]), .DIA10(Data[100]), .DIA11(Data[101]), .DIA12(Data[102]), 
        .DIA13(Data[103]), .DIA14(Data[104]), .DIA15(Data[105]), .DIA16(Data[106]), 
        .DIA17(Data[107]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(Q[99]), .DOB10(Q[100]), .DOB11(Q[101]), .DOB12(Q[102]), .DOB13(Q[103]), 
        .DOB14(Q[104]), .DOB15(Q[105]), .DOB16(Q[106]), .DOB17(Q[107]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 (.DIA0(Data[108]), 
        .DIA1(Data[109]), .DIA2(Data[110]), .DIA3(Data[111]), .DIA4(Data[112]), 
        .DIA5(Data[113]), .DIA6(Data[114]), .DIA7(Data[115]), .DIA8(Data[116]), 
        .DIA9(Data[117]), .DIA10(Data[118]), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[108]), .DOB1(Q[109]), .DOB2(Q[110]), .DOB3(Q[111]), 
        .DOB4(Q[112]), .DOB5(Q[113]), .DOB6(Q[114]), .DOB7(Q[115]), .DOB8(Q[116]), 
        .DOB9(Q[117]), .DOB10(Q[118]), .DOB11(), .DOB12(), .DOB13(), .DOB14(), 
        .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_A 18
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Sun Dec 24 23:57:08 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 119 -num_rows 1024 -rdata_width 119 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr11910102411910102412180f38 -pmi -lang verilog  */
/* Sun Dec 24 23:57:07 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr11910102411910102412180f38 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [9:0] WrAddress;
    input wire [9:0] RdAddress;
    input wire [118:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [118:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(Data[9]), .DIA10(Data[10]), .DIA11(Data[11]), .DIA12(Data[12]), 
        .DIA13(Data[13]), .DIA14(Data[14]), .DIA15(Data[15]), .DIA16(Data[16]), 
        .DIA17(Data[17]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(Q[9]), 
        .DOB10(Q[10]), .DOB11(Q[11]), .DOB12(Q[12]), .DOB13(Q[13]), .DOB14(Q[14]), 
        .DOB15(Q[15]), .DOB16(Q[16]), .DOB17(Q[17]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(Data[27]), .DIA10(Data[28]), .DIA11(Data[29]), .DIA12(Data[30]), 
        .DIA13(Data[31]), .DIA14(Data[32]), .DIA15(Data[33]), .DIA16(Data[34]), 
        .DIA17(Data[35]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(Q[27]), .DOB10(Q[28]), .DOB11(Q[29]), .DOB12(Q[30]), .DOB13(Q[31]), 
        .DOB14(Q[32]), .DOB15(Q[33]), .DOB16(Q[34]), .DOB17(Q[35]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(Data[45]), .DIA10(Data[46]), .DIA11(Data[47]), .DIA12(Data[48]), 
        .DIA13(Data[49]), .DIA14(Data[50]), .DIA15(Data[51]), .DIA16(Data[52]), 
        .DIA17(Data[53]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(Q[45]), .DOB10(Q[46]), .DOB11(Q[47]), .DOB12(Q[48]), .DOB13(Q[49]), 
        .DOB14(Q[50]), .DOB15(Q[51]), .DOB16(Q[52]), .DOB17(Q[53]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(Data[63]), .DIA10(Data[64]), .DIA11(Data[65]), .DIA12(Data[66]), 
        .DIA13(Data[67]), .DIA14(Data[68]), .DIA15(Data[69]), .DIA16(Data[70]), 
        .DIA17(Data[71]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(Q[63]), .DOB10(Q[64]), .DOB11(Q[65]), .DOB12(Q[66]), .DOB13(Q[67]), 
        .DOB14(Q[68]), .DOB15(Q[69]), .DOB16(Q[70]), .DOB17(Q[71]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(Data[81]), .DIA10(Data[82]), .DIA11(Data[83]), .DIA12(Data[84]), 
        .DIA13(Data[85]), .DIA14(Data[86]), .DIA15(Data[87]), .DIA16(Data[88]), 
        .DIA17(Data[89]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(Q[81]), .DOB10(Q[82]), .DOB11(Q[83]), .DOB12(Q[84]), .DOB13(Q[85]), 
        .DOB14(Q[86]), .DOB15(Q[87]), .DOB16(Q[88]), .DOB17(Q[89]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(Data[99]), .DIA10(Data[100]), .DIA11(Data[101]), .DIA12(Data[102]), 
        .DIA13(Data[103]), .DIA14(Data[104]), .DIA15(Data[105]), .DIA16(Data[106]), 
        .DIA17(Data[107]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(Q[99]), .DOB10(Q[100]), .DOB11(Q[101]), .DOB12(Q[102]), .DOB13(Q[103]), 
        .DOB14(Q[104]), .DOB15(Q[105]), .DOB16(Q[106]), .DOB17(Q[107]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 (.DIA0(Data[108]), 
        .DIA1(Data[109]), .DIA2(Data[110]), .DIA3(Data[111]), .DIA4(Data[112]), 
        .DIA5(Data[113]), .DIA6(Data[114]), .DIA7(Data[115]), .DIA8(Data[116]), 
        .DIA9(Data[117]), .DIA10(Data[118]), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[108]), .DOB1(Q[109]), .DOB2(Q[110]), .DOB3(Q[111]), 
        .DOB4(Q[112]), .DOB5(Q[113]), .DOB6(Q[114]), .DOB7(Q[115]), .DOB8(Q[116]), 
        .DOB9(Q[117]), .DOB10(Q[118]), .DOB11(), .DOB12(), .DOB13(), .DOB14(), 
        .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_A 18
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Mon Dec 25 00:47:48 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 119 -num_rows 1024 -rdata_width 119 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr11910102411910102412180f38 -pmi -lang verilog  */
/* Mon Dec 25 00:47:47 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr11910102411910102412180f38 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [9:0] WrAddress;
    input wire [9:0] RdAddress;
    input wire [118:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [118:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(Data[9]), .DIA10(Data[10]), .DIA11(Data[11]), .DIA12(Data[12]), 
        .DIA13(Data[13]), .DIA14(Data[14]), .DIA15(Data[15]), .DIA16(Data[16]), 
        .DIA17(Data[17]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(Q[9]), 
        .DOB10(Q[10]), .DOB11(Q[11]), .DOB12(Q[12]), .DOB13(Q[13]), .DOB14(Q[14]), 
        .DOB15(Q[15]), .DOB16(Q[16]), .DOB17(Q[17]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(Data[27]), .DIA10(Data[28]), .DIA11(Data[29]), .DIA12(Data[30]), 
        .DIA13(Data[31]), .DIA14(Data[32]), .DIA15(Data[33]), .DIA16(Data[34]), 
        .DIA17(Data[35]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(Q[27]), .DOB10(Q[28]), .DOB11(Q[29]), .DOB12(Q[30]), .DOB13(Q[31]), 
        .DOB14(Q[32]), .DOB15(Q[33]), .DOB16(Q[34]), .DOB17(Q[35]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(Data[45]), .DIA10(Data[46]), .DIA11(Data[47]), .DIA12(Data[48]), 
        .DIA13(Data[49]), .DIA14(Data[50]), .DIA15(Data[51]), .DIA16(Data[52]), 
        .DIA17(Data[53]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(Q[45]), .DOB10(Q[46]), .DOB11(Q[47]), .DOB12(Q[48]), .DOB13(Q[49]), 
        .DOB14(Q[50]), .DOB15(Q[51]), .DOB16(Q[52]), .DOB17(Q[53]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(Data[63]), .DIA10(Data[64]), .DIA11(Data[65]), .DIA12(Data[66]), 
        .DIA13(Data[67]), .DIA14(Data[68]), .DIA15(Data[69]), .DIA16(Data[70]), 
        .DIA17(Data[71]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(Q[63]), .DOB10(Q[64]), .DOB11(Q[65]), .DOB12(Q[66]), .DOB13(Q[67]), 
        .DOB14(Q[68]), .DOB15(Q[69]), .DOB16(Q[70]), .DOB17(Q[71]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(Data[81]), .DIA10(Data[82]), .DIA11(Data[83]), .DIA12(Data[84]), 
        .DIA13(Data[85]), .DIA14(Data[86]), .DIA15(Data[87]), .DIA16(Data[88]), 
        .DIA17(Data[89]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(Q[81]), .DOB10(Q[82]), .DOB11(Q[83]), .DOB12(Q[84]), .DOB13(Q[85]), 
        .DOB14(Q[86]), .DOB15(Q[87]), .DOB16(Q[88]), .DOB17(Q[89]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(Data[99]), .DIA10(Data[100]), .DIA11(Data[101]), .DIA12(Data[102]), 
        .DIA13(Data[103]), .DIA14(Data[104]), .DIA15(Data[105]), .DIA16(Data[106]), 
        .DIA17(Data[107]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(Q[99]), .DOB10(Q[100]), .DOB11(Q[101]), .DOB12(Q[102]), .DOB13(Q[103]), 
        .DOB14(Q[104]), .DOB15(Q[105]), .DOB16(Q[106]), .DOB17(Q[107]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 (.DIA0(Data[108]), 
        .DIA1(Data[109]), .DIA2(Data[110]), .DIA3(Data[111]), .DIA4(Data[112]), 
        .DIA5(Data[113]), .DIA6(Data[114]), .DIA7(Data[115]), .DIA8(Data[116]), 
        .DIA9(Data[117]), .DIA10(Data[118]), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[108]), .DOB1(Q[109]), .DOB2(Q[110]), .DOB3(Q[111]), 
        .DOB4(Q[112]), .DOB5(Q[113]), .DOB6(Q[114]), .DOB7(Q[115]), .DOB8(Q[116]), 
        .DOB9(Q[117]), .DOB10(Q[118]), .DOB11(), .DOB12(), .DOB13(), .DOB14(), 
        .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_A 18
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Mon Dec 25 22:06:56 2017 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lSCC/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 119 -num_rows 1024 -rdata_width 119 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr11910102411910102412180f38 -pmi -lang verilog  */
/* Mon Dec 25 22:06:55 2017 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr11910102411910102412180f38 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [9:0] WrAddress;
    input wire [9:0] RdAddress;
    input wire [118:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [118:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(Data[9]), .DIA10(Data[10]), .DIA11(Data[11]), .DIA12(Data[12]), 
        .DIA13(Data[13]), .DIA14(Data[14]), .DIA15(Data[15]), .DIA16(Data[16]), 
        .DIA17(Data[17]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(Q[9]), 
        .DOB10(Q[10]), .DOB11(Q[11]), .DOB12(Q[12]), .DOB13(Q[13]), .DOB14(Q[14]), 
        .DOB15(Q[15]), .DOB16(Q[16]), .DOB17(Q[17]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(Data[27]), .DIA10(Data[28]), .DIA11(Data[29]), .DIA12(Data[30]), 
        .DIA13(Data[31]), .DIA14(Data[32]), .DIA15(Data[33]), .DIA16(Data[34]), 
        .DIA17(Data[35]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(Q[27]), .DOB10(Q[28]), .DOB11(Q[29]), .DOB12(Q[30]), .DOB13(Q[31]), 
        .DOB14(Q[32]), .DOB15(Q[33]), .DOB16(Q[34]), .DOB17(Q[35]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(Data[45]), .DIA10(Data[46]), .DIA11(Data[47]), .DIA12(Data[48]), 
        .DIA13(Data[49]), .DIA14(Data[50]), .DIA15(Data[51]), .DIA16(Data[52]), 
        .DIA17(Data[53]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(Q[45]), .DOB10(Q[46]), .DOB11(Q[47]), .DOB12(Q[48]), .DOB13(Q[49]), 
        .DOB14(Q[50]), .DOB15(Q[51]), .DOB16(Q[52]), .DOB17(Q[53]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(Data[63]), .DIA10(Data[64]), .DIA11(Data[65]), .DIA12(Data[66]), 
        .DIA13(Data[67]), .DIA14(Data[68]), .DIA15(Data[69]), .DIA16(Data[70]), 
        .DIA17(Data[71]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(Q[63]), .DOB10(Q[64]), .DOB11(Q[65]), .DOB12(Q[66]), .DOB13(Q[67]), 
        .DOB14(Q[68]), .DOB15(Q[69]), .DOB16(Q[70]), .DOB17(Q[71]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(Data[81]), .DIA10(Data[82]), .DIA11(Data[83]), .DIA12(Data[84]), 
        .DIA13(Data[85]), .DIA14(Data[86]), .DIA15(Data[87]), .DIA16(Data[88]), 
        .DIA17(Data[89]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(Q[81]), .DOB10(Q[82]), .DOB11(Q[83]), .DOB12(Q[84]), .DOB13(Q[85]), 
        .DOB14(Q[86]), .DOB15(Q[87]), .DOB16(Q[88]), .DOB17(Q[89]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(Data[99]), .DIA10(Data[100]), .DIA11(Data[101]), .DIA12(Data[102]), 
        .DIA13(Data[103]), .DIA14(Data[104]), .DIA15(Data[105]), .DIA16(Data[106]), 
        .DIA17(Data[107]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(Q[99]), .DOB10(Q[100]), .DOB11(Q[101]), .DOB12(Q[102]), .DOB13(Q[103]), 
        .DOB14(Q[104]), .DOB15(Q[105]), .DOB16(Q[106]), .DOB17(Q[107]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 (.DIA0(Data[108]), 
        .DIA1(Data[109]), .DIA2(Data[110]), .DIA3(Data[111]), .DIA4(Data[112]), 
        .DIA5(Data[113]), .DIA6(Data[114]), .DIA7(Data[115]), .DIA8(Data[116]), 
        .DIA9(Data[117]), .DIA10(Data[118]), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[108]), .DOB1(Q[109]), .DOB2(Q[110]), .DOB3(Q[111]), 
        .DOB4(Q[112]), .DOB5(Q[113]), .DOB6(Q[114]), .DOB7(Q[115]), .DOB8(Q[116]), 
        .DOB9(Q[117]), .DOB10(Q[118]), .DOB11(), .DOB12(), .DOB13(), .DOB14(), 
        .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_A 18
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 3.9 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type sdpram -num_rows 4 -data_width 2 -pipe_final_output -memformat bin -n pmi_distributed_dpramXbnoner2248b8aa2f -pmi -lang verilog  */
/* Mon Jan 22 15:43:00 2018 */


`timescale 1 ns / 1 ps
module pmi_distributed_dpramXbnoner2248b8aa2f (WrAddress, Data, WrClock, 
    WE, WrClockEn, RdAddress, RdClock, RdClockEn, Reset, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [1:0] WrAddress;
    input wire [1:0] Data;
    input wire WrClock;
    input wire WE;
    input wire WrClockEn;
    input wire [1:0] RdAddress;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    output wire [1:0] Q;

    wire scuba_vhi;
    wire dataout1_ffin;
    wire dataout0_ffin;
    wire dec0_wre3;
    wire scuba_vlo;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    // synopsys translate_off
    defparam LUT4_0.initval =  16'h8000 ;
    // synopsys translate_on
    ROM16X1 LUT4_0 (.AD3(WE), .AD2(WrClockEn), .AD1(scuba_vhi), .AD0(scuba_vhi), 
        .DO0(dec0_wre3))
             /* synthesis initval="0x8000" */;

    // synopsys translate_off
    defparam FF_1.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_1 (.D(dataout1_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[1]))
             /* synthesis GSR="ENABLED" */;

    // synopsys translate_off
    defparam FF_0.GSR = "ENABLED" ;
    // synopsys translate_on
    FD1P3DX FF_0 (.D(dataout0_ffin), .SP(RdClockEn), .CK(RdClock), .CD(Reset), 
        .Q(Q[0]))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam mem_0_0.initval =  64'h0000000000000000 ;
    // synopsys translate_on
    DPR16X4B mem_0_0 (.DI0(Data[0]), .DI1(Data[1]), .DI2(scuba_vlo), .DI3(scuba_vlo), 
        .WCK(WrClock), .WRE(dec0_wre3), .RAD0(RdAddress[0]), .RAD1(RdAddress[1]), 
        .RAD2(scuba_vlo), .RAD3(scuba_vlo), .WAD0(WrAddress[0]), .WAD1(WrAddress[1]), 
        .WAD2(scuba_vlo), .WAD3(scuba_vlo), .DO0(dataout0_ffin), .DO1(dataout1_ffin), 
        .DO2(), .DO3())
             /* synthesis MEM_INIT_FILE="(0-3)(0-1)" */
             /* synthesis MEM_LPC_FILE="pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B" */
             /* synthesis COMP="mem_0_0" */
             /* synthesis initval="0x0000000000000000" */;



    // exemplar begin
    // exemplar attribute LUT4_0 initval 0x8000
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar attribute mem_0_0 MEM_INIT_FILE (0-3)(0-1)
    // exemplar attribute mem_0_0 MEM_LPC_FILE pmi_distributed_dpramXbnoner2248b8aa2f__PMI__4__2__2B
    // exemplar attribute mem_0_0 COMP mem_0_0
    // exemplar attribute mem_0_0 initval 0x0000000000000000
    // exemplar end

endmodule
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:/lscc/diamond/3.7_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch mg5a00 -type bram -wp 10 -rp 0011 -data_width 119 -num_rows 1024 -rdata_width 119 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr11910102411910102412180f38 -pmi -lang verilog  */
/* Mon Jan 22 15:42:59 2018 */


`timescale 1 ns / 1 ps
module pmi_ram_dpXbnonesadr11910102411910102412180f38 (WrAddress, 
    RdAddress, Data, WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn, 
    Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [9:0] WrAddress;
    input wire [9:0] RdAddress;
    input wire [118:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [118:0] Q;

    wire scuba_vhi;
    wire scuba_vlo;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 (.DIA0(Data[0]), 
        .DIA1(Data[1]), .DIA2(Data[2]), .DIA3(Data[3]), .DIA4(Data[4]), 
        .DIA5(Data[5]), .DIA6(Data[6]), .DIA7(Data[7]), .DIA8(Data[8]), 
        .DIA9(Data[9]), .DIA10(Data[10]), .DIA11(Data[11]), .DIA12(Data[12]), 
        .DIA13(Data[13]), .DIA14(Data[14]), .DIA15(Data[15]), .DIA16(Data[16]), 
        .DIA17(Data[17]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[0]), .DOB1(Q[1]), .DOB2(Q[2]), .DOB3(Q[3]), .DOB4(Q[4]), 
        .DOB5(Q[5]), .DOB6(Q[6]), .DOB7(Q[7]), .DOB8(Q[8]), .DOB9(Q[9]), 
        .DOB10(Q[10]), .DOB11(Q[11]), .DOB12(Q[12]), .DOB13(Q[13]), .DOB14(Q[14]), 
        .DOB15(Q[15]), .DOB16(Q[16]), .DOB17(Q[17]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 (.DIA0(Data[18]), 
        .DIA1(Data[19]), .DIA2(Data[20]), .DIA3(Data[21]), .DIA4(Data[22]), 
        .DIA5(Data[23]), .DIA6(Data[24]), .DIA7(Data[25]), .DIA8(Data[26]), 
        .DIA9(Data[27]), .DIA10(Data[28]), .DIA11(Data[29]), .DIA12(Data[30]), 
        .DIA13(Data[31]), .DIA14(Data[32]), .DIA15(Data[33]), .DIA16(Data[34]), 
        .DIA17(Data[35]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[18]), .DOB1(Q[19]), .DOB2(Q[20]), .DOB3(Q[21]), 
        .DOB4(Q[22]), .DOB5(Q[23]), .DOB6(Q[24]), .DOB7(Q[25]), .DOB8(Q[26]), 
        .DOB9(Q[27]), .DOB10(Q[28]), .DOB11(Q[29]), .DOB12(Q[30]), .DOB13(Q[31]), 
        .DOB14(Q[32]), .DOB15(Q[33]), .DOB16(Q[34]), .DOB17(Q[35]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 (.DIA0(Data[36]), 
        .DIA1(Data[37]), .DIA2(Data[38]), .DIA3(Data[39]), .DIA4(Data[40]), 
        .DIA5(Data[41]), .DIA6(Data[42]), .DIA7(Data[43]), .DIA8(Data[44]), 
        .DIA9(Data[45]), .DIA10(Data[46]), .DIA11(Data[47]), .DIA12(Data[48]), 
        .DIA13(Data[49]), .DIA14(Data[50]), .DIA15(Data[51]), .DIA16(Data[52]), 
        .DIA17(Data[53]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[36]), .DOB1(Q[37]), .DOB2(Q[38]), .DOB3(Q[39]), 
        .DOB4(Q[40]), .DOB5(Q[41]), .DOB6(Q[42]), .DOB7(Q[43]), .DOB8(Q[44]), 
        .DOB9(Q[45]), .DOB10(Q[46]), .DOB11(Q[47]), .DOB12(Q[48]), .DOB13(Q[49]), 
        .DOB14(Q[50]), .DOB15(Q[51]), .DOB16(Q[52]), .DOB17(Q[53]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 (.DIA0(Data[54]), 
        .DIA1(Data[55]), .DIA2(Data[56]), .DIA3(Data[57]), .DIA4(Data[58]), 
        .DIA5(Data[59]), .DIA6(Data[60]), .DIA7(Data[61]), .DIA8(Data[62]), 
        .DIA9(Data[63]), .DIA10(Data[64]), .DIA11(Data[65]), .DIA12(Data[66]), 
        .DIA13(Data[67]), .DIA14(Data[68]), .DIA15(Data[69]), .DIA16(Data[70]), 
        .DIA17(Data[71]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[54]), .DOB1(Q[55]), .DOB2(Q[56]), .DOB3(Q[57]), 
        .DOB4(Q[58]), .DOB5(Q[59]), .DOB6(Q[60]), .DOB7(Q[61]), .DOB8(Q[62]), 
        .DOB9(Q[63]), .DOB10(Q[64]), .DOB11(Q[65]), .DOB12(Q[66]), .DOB13(Q[67]), 
        .DOB14(Q[68]), .DOB15(Q[69]), .DOB16(Q[70]), .DOB17(Q[71]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 (.DIA0(Data[72]), 
        .DIA1(Data[73]), .DIA2(Data[74]), .DIA3(Data[75]), .DIA4(Data[76]), 
        .DIA5(Data[77]), .DIA6(Data[78]), .DIA7(Data[79]), .DIA8(Data[80]), 
        .DIA9(Data[81]), .DIA10(Data[82]), .DIA11(Data[83]), .DIA12(Data[84]), 
        .DIA13(Data[85]), .DIA14(Data[86]), .DIA15(Data[87]), .DIA16(Data[88]), 
        .DIA17(Data[89]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[72]), .DOB1(Q[73]), .DOB2(Q[74]), .DOB3(Q[75]), 
        .DOB4(Q[76]), .DOB5(Q[77]), .DOB6(Q[78]), .DOB7(Q[79]), .DOB8(Q[80]), 
        .DOB9(Q[81]), .DOB10(Q[82]), .DOB11(Q[83]), .DOB12(Q[84]), .DOB13(Q[85]), 
        .DOB14(Q[86]), .DOB15(Q[87]), .DOB16(Q[88]), .DOB17(Q[89]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 (.DIA0(Data[90]), 
        .DIA1(Data[91]), .DIA2(Data[92]), .DIA3(Data[93]), .DIA4(Data[94]), 
        .DIA5(Data[95]), .DIA6(Data[96]), .DIA7(Data[97]), .DIA8(Data[98]), 
        .DIA9(Data[99]), .DIA10(Data[100]), .DIA11(Data[101]), .DIA12(Data[102]), 
        .DIA13(Data[103]), .DIA14(Data[104]), .DIA15(Data[105]), .DIA16(Data[106]), 
        .DIA17(Data[107]), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[90]), .DOB1(Q[91]), .DOB2(Q[92]), .DOB3(Q[93]), 
        .DOB4(Q[94]), .DOB5(Q[95]), .DOB6(Q[96]), .DOB7(Q[97]), .DOB8(Q[98]), 
        .DOB9(Q[99]), .DOB10(Q[100]), .DOB11(Q[101]), .DOB12(Q[102]), .DOB13(Q[103]), 
        .DOB14(Q[104]), .DOB15(Q[105]), .DOB16(Q[106]), .DOB17(Q[107]))
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    // synopsys translate_off
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_B =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.CSDECODE_A =  3'b000 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_B = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.WRITEMODE_A = "NORMAL" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.GSR = "DISABLED" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.RESETMODE = "ASYNC" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_B = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.REGMODE_A = "OUTREG" ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_B = 18 ;
    defparam pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0.DATA_WIDTH_A = 18 ;
    // synopsys translate_on
    DP16KB pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 (.DIA0(Data[108]), 
        .DIA1(Data[109]), .DIA2(Data[110]), .DIA3(Data[111]), .DIA4(Data[112]), 
        .DIA5(Data[113]), .DIA6(Data[114]), .DIA7(Data[115]), .DIA8(Data[116]), 
        .DIA9(Data[117]), .DIA10(Data[118]), .DIA11(scuba_vlo), .DIA12(scuba_vlo), 
        .DIA13(scuba_vlo), .DIA14(scuba_vlo), .DIA15(scuba_vlo), .DIA16(scuba_vlo), 
        .DIA17(scuba_vlo), .ADA0(scuba_vhi), .ADA1(scuba_vhi), .ADA2(scuba_vlo), 
        .ADA3(scuba_vlo), .ADA4(WrAddress[0]), .ADA5(WrAddress[1]), .ADA6(WrAddress[2]), 
        .ADA7(WrAddress[3]), .ADA8(WrAddress[4]), .ADA9(WrAddress[5]), .ADA10(WrAddress[6]), 
        .ADA11(WrAddress[7]), .ADA12(WrAddress[8]), .ADA13(WrAddress[9]), 
        .CEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA0(scuba_vlo), .CSA1(scuba_vlo), 
        .CSA2(scuba_vlo), .RSTA(Reset), .DIB0(scuba_vlo), .DIB1(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB3(scuba_vlo), .DIB4(scuba_vlo), .DIB5(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB7(scuba_vlo), .DIB8(scuba_vlo), .DIB9(scuba_vlo), 
        .DIB10(scuba_vlo), .DIB11(scuba_vlo), .DIB12(scuba_vlo), .DIB13(scuba_vlo), 
        .DIB14(scuba_vlo), .DIB15(scuba_vlo), .DIB16(scuba_vlo), .DIB17(scuba_vlo), 
        .ADB0(scuba_vlo), .ADB1(scuba_vlo), .ADB2(scuba_vlo), .ADB3(scuba_vlo), 
        .ADB4(RdAddress[0]), .ADB5(RdAddress[1]), .ADB6(RdAddress[2]), .ADB7(RdAddress[3]), 
        .ADB8(RdAddress[4]), .ADB9(RdAddress[5]), .ADB10(RdAddress[6]), 
        .ADB11(RdAddress[7]), .ADB12(RdAddress[8]), .ADB13(RdAddress[9]), 
        .CEB(RdClockEn), .CLKB(RdClock), .WEB(scuba_vlo), .CSB0(scuba_vlo), 
        .CSB1(scuba_vlo), .CSB2(scuba_vlo), .RSTB(Reset), .DOA0(), .DOA1(), 
        .DOA2(), .DOA3(), .DOA4(), .DOA5(), .DOA6(), .DOA7(), .DOA8(), .DOA9(), 
        .DOA10(), .DOA11(), .DOA12(), .DOA13(), .DOA14(), .DOA15(), .DOA16(), 
        .DOA17(), .DOB0(Q[108]), .DOB1(Q[109]), .DOB2(Q[110]), .DOB3(Q[111]), 
        .DOB4(Q[112]), .DOB5(Q[113]), .DOB6(Q[114]), .DOB7(Q[115]), .DOB8(Q[116]), 
        .DOB9(Q[117]), .DOB10(Q[118]), .DOB11(), .DOB12(), .DOB13(), .DOB14(), 
        .DOB15(), .DOB16(), .DOB17())
             /* synthesis MEM_LPC_FILE="pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B" */
             /* synthesis MEM_INIT_FILE="" */
             /* synthesis CSDECODE_B="0b000" */
             /* synthesis CSDECODE_A="0b000" */
             /* synthesis WRITEMODE_B="NORMAL" */
             /* synthesis WRITEMODE_A="NORMAL" */
             /* synthesis GSR="DISABLED" */
             /* synthesis RESETMODE="ASYNC" */
             /* synthesis REGMODE_B="OUTREG" */
             /* synthesis REGMODE_A="OUTREG" */
             /* synthesis DATA_WIDTH_B="18" */
             /* synthesis DATA_WIDTH_A="18" */;



    // exemplar begin
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_0_6 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_1_5 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_2_4 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_3_3 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_4_2 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_5_1 DATA_WIDTH_A 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_LPC_FILE pmi_ram_dpXbnonesadr11910102411910102412180f38__PMIP__1024__119__119B
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 MEM_INIT_FILE 
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_B 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 CSDECODE_A 0b000
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_B NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 WRITEMODE_A NORMAL
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 GSR DISABLED
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 RESETMODE ASYNC
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_B OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 REGMODE_A OUTREG
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_B 18
    // exemplar attribute pmi_ram_dpXbnonesadr11910102411910102412180f38_0_6_0 DATA_WIDTH_A 18
    // exemplar end

endmodule
