#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 29 16:07:18 2020
# Process ID: 3164
# Current directory: C:/Users/13553/Desktop/xilinx_pro/drawsnake
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21216 C:\Users\13553\Desktop\xilinx_pro\drawsnake\Lab_13.xpr
# Log file: C:/Users/13553/Desktop/xilinx_pro/drawsnake/vivado.log
# Journal file: C:/Users/13553/Desktop/xilinx_pro/drawsnake\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/QQ_File/FPGA/SEA-Tutorial/IP_Core/HDMI-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/QQ_File/FPGA/SEA-Tutorial/IP_Core/Frequency-Divider-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018.2/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 897.656 ; gain = 160.555
update_compile_order -fileset sources_1
close [ open C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/new/blue.v w ]
add_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/new/blue.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 29 16:35:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
[Wed Jul 29 16:35:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 29 16:38:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
[Wed Jul 29 16:38:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 29 16:44:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
[Wed Jul 29 16:44:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 29 17:03:21 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
[Wed Jul 29 17:03:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
current_hw_device [get_hw_devices xc7s25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 29 17:07:43 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
[Wed Jul 29 17:07:43 2020] Launched impl_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 29 17:09:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
[Wed Jul 29 17:09:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s25_0]
set_property PROGRAM.FILE {C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/Lab_13.bit} [get_hw_devices xc7s25_0]
program_hw_devices [get_hw_devices xc7s25_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s25_0] 0]
INFO: [Labtools 27-1434] Device xc7s25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_R.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_R.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_R.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_R.coe'
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/apple_R.coe}] [get_ips apple_R]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_R.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_R.coe'
generate_target all [get_files  C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'apple_R'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'apple_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'apple_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'apple_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'apple_R'...
catch { config_ip_cache -export [get_ips -all apple_R] }
export_ip_user_files -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R.xci] -no_script -sync -force -quiet
reset_run apple_R_synth_1
launch_runs -jobs 8 apple_R_synth_1
[Wed Jul 29 17:27:34 2020] Launched apple_R_synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/apple_R_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_B.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_B.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_B.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_B.coe'
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/apple_B.coe}] [get_ips apple_B]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_B.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_B.coe'
generate_target all [get_files  C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'apple_B'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'apple_B'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'apple_B'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'apple_B'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'apple_B'...
catch { config_ip_cache -export [get_ips -all apple_B] }
export_ip_user_files -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B.xci] -no_script -sync -force -quiet
reset_run apple_B_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/apple_B_synth_1

launch_runs -jobs 8 apple_B_synth_1
[Wed Jul 29 17:28:17 2020] Launched apple_B_synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/apple_B_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_G.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_G.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_G.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_G.coe'
set_property -dict [list CONFIG.Write_Depth_A {1024} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/apple_G.coe}] [get_ips apple_G]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/apple_G.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/apple_G.coe'
generate_target all [get_files  C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'apple_G'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'apple_G'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'apple_G'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'apple_G'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'apple_G'...
catch { config_ip_cache -export [get_ips -all apple_G] }
export_ip_user_files -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G.xci] -no_script -sync -force -quiet
reset_run apple_G_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/apple_G_synth_1

launch_runs -jobs 8 apple_G_synth_1
[Wed Jul 29 17:28:58 2020] Launched apple_G_synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/apple_G_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_R.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_R.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_R.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_R.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name snake_R -dir c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {snake_R} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/snake_R.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips snake_R]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'snake_R' to 'snake_R' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_R.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_R.coe'
generate_target {instantiation_template} [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'snake_R'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'snake_R'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'snake_R'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'snake_R'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'snake_R'...
catch { config_ip_cache -export [get_ips -all snake_R] }
export_ip_user_files -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci]
launch_runs -jobs 8 snake_R_synth_1
[Wed Jul 29 17:30:46 2020] Launched snake_R_synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/snake_R_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_B.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_B.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_B.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_B.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name snake_B -dir c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {snake_B} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/snake_B.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips snake_B]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'snake_B' to 'snake_B' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_B.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_B.coe'
generate_target {instantiation_template} [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'snake_B'...
generate_target all [get_files  c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'snake_B'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'snake_B'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'snake_B'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'snake_B'...
catch { config_ip_cache -export [get_ips -all snake_B] }
export_ip_user_files -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci]
launch_runs -jobs 8 snake_B_synth_1
[Wed Jul 29 17:31:48 2020] Launched snake_B_synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/snake_B_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_G.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_G.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_G.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_G.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name snake_G -dir c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {snake_G} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/13553/Desktop/xilinx_pro/matlab/snake_G.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips snake_G]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'snake_G' to 'snake_G' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/13553/Desktop/xilinx_pro/matlab/snake_G.coe' provided. It will be converted relative to IP Instance files '../../../../../matlab/snake_G.coe'
generate_target {instantiation_template} [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'snake_G'...
generate_target all [get_files  c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'snake_G'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'snake_G'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'snake_G'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'snake_G'...
catch { config_ip_cache -export [get_ips -all snake_G] }
export_ip_user_files -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci]
launch_runs -jobs 8 snake_G_synth_1
[Wed Jul 29 17:32:45 2020] Launched snake_G_synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/snake_G_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci] -directory C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files -ipstatic_source_dir C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/modelsim} {questa=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/questa} {riviera=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/riviera} {activehdl=C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 29 17:35:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
[Wed Jul 29 17:35:16 2020] Launched impl_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 29 17:38:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/13553/Desktop/xilinx_pro/drawsnake/Lab_13.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 17:39:16 2020...
