{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1517495120579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1517495120581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 14:25:20 2018 " "Processing started: Thu Feb  1 14:25:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1517495120581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1517495120581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HalfAdder -c HalfAdder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off HalfAdder -c HalfAdder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1517495120581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1517495120797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HalfAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HalfAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-dataflow " "Found design unit 1: HalfAdder-dataflow" {  } { { "HalfAdder.vhd" "" { Text "/home/alhaytham/fpgaQuartus/Labs/lab3/HalfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1517495121154 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "/home/alhaytham/fpgaQuartus/Labs/lab3/HalfAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1517495121154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1517495121154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HalfAdder " "Elaborating entity \"HalfAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1517495121197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1517495121275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 14:25:21 2018 " "Processing ended: Thu Feb  1 14:25:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1517495121275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1517495121275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1517495121275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1517495121275 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 0 s " "Quartus II Flow was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1517495121324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1517495121507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1517495121507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 14:25:21 2018 " "Processing started: Thu Feb  1 14:25:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1517495121507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1517495121507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/altera/12.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim HalfAdder HalfAdder " "Command: quartus_sh -t /opt/altera/12.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim HalfAdder HalfAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1517495121507 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim HalfAdder HalfAdder " "Quartus(args): --rtl_sim HalfAdder HalfAdder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1517495121508 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1517495121636 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "" 0 0 1517495121687 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 0 1517495121688 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/alhaytham/fpgaQuartus/Labs/lab3/simulation/modelsim/HalfAdder_run_msim_rtl_vhdl.do" {  } { { "/home/alhaytham/fpgaQuartus/Labs/lab3/simulation/modelsim/HalfAdder_run_msim_rtl_vhdl.do" "0" { Text "/home/alhaytham/fpgaQuartus/Labs/lab3/simulation/modelsim/HalfAdder_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/alhaytham/fpgaQuartus/Labs/lab3/simulation/modelsim/HalfAdder_run_msim_rtl_vhdl.do" 0 0 "" 0 0 1517495121713 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "" 0 0 1517495121713 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "" 0 0 1517495121715 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 0 s " "Quartus II Flow was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1517496283281 ""}
