

================================================================
== Vitis HLS Report for 'Layer_norm_Pipeline_l_j12'
================================================================
* Date:           Sun Sep  3 07:20:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j12   |     3846|     3846|        12|          5|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    158|    -|
|Register         |        -|    -|     333|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     333|    276|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln259_fu_163_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln260_fu_173_p2   |         +|   0|  0|  17|          14|          14|
    |icmp_ln259_fu_157_p2  |      icmp|   0|  0|  11|          10|          10|
    |ifzero_fu_184_p2      |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  54|          45|          37|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j12_1            |   9|          2|   10|         20|
    |ap_sig_allocacmp_v147_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_v151_load        |   9|          2|   32|         64|
    |grp_fu_119_p0                     |  14|          3|   32|         96|
    |grp_fu_119_p1                     |  14|          3|   32|         96|
    |j12_fu_54                         |   9|          2|   10|         20|
    |v147_fu_46                        |   9|          2|   32|         64|
    |v151_fu_50                        |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 158|         34|  218|        504|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln259_reg_247                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln259_reg_243                |   1|   0|    1|          0|
    |icmp_ln259_reg_243_pp0_iter1_reg  |   1|   0|    1|          0|
    |ifzero_reg_257                    |   1|   0|    1|          0|
    |j12_fu_54                         |  10|   0|   10|          0|
    |mean2_addr_reg_233                |   4|   0|    4|          0|
    |mean_addr_reg_238                 |   4|   0|    4|          0|
    |mean_addr_reg_238_pp0_iter1_reg   |   4|   0|    4|          0|
    |reg_127                           |  32|   0|   32|          0|
    |v146_reg_261                      |  32|   0|   32|          0|
    |v147_fu_46                        |  32|   0|   32|          0|
    |v150_reg_273                      |  32|   0|   32|          0|
    |v151_fu_50                        |  32|   0|   32|          0|
    |ifzero_reg_257                    |  64|  32|    1|          0|
    |mean2_addr_reg_233                |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 333|  64|  210|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_399_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_399_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_399_p_opcode  |  out|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_399_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_399_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_403_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_403_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_403_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|grp_fu_403_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm_Pipeline_l_j12|  return value|
|mean2_load           |   in|   32|     ap_none|                 mean2_load|        scalar|
|mean_load            |   in|   32|     ap_none|                  mean_load|        scalar|
|mean2_address0       |  out|    4|   ap_memory|                      mean2|         array|
|mean2_ce0            |  out|    1|   ap_memory|                      mean2|         array|
|mean2_we0            |  out|    1|   ap_memory|                      mean2|         array|
|mean2_d0             |  out|   32|   ap_memory|                      mean2|         array|
|zext_ln258           |   in|    4|     ap_none|                 zext_ln258|        scalar|
|mean_address0        |  out|    4|   ap_memory|                       mean|         array|
|mean_ce0             |  out|    1|   ap_memory|                       mean|         array|
|mean_we0             |  out|    1|   ap_memory|                       mean|         array|
|mean_d0              |  out|   32|   ap_memory|                       mean|         array|
|sub_ln260            |   in|   14|     ap_none|                  sub_ln260|        scalar|
|v135_address0        |  out|   14|   ap_memory|                       v135|         array|
|v135_ce0             |  out|    1|   ap_memory|                       v135|         array|
|v135_q0              |   in|   32|   ap_memory|                       v135|         array|
+---------------------+-----+-----+------------+---------------------------+--------------+

