#ifndef __MNTN_PUBLIC_INTERFACE_H__
#define __MNTN_PUBLIC_INTERFACE_H__ 
#include "pmic_interface.h"
#include "../common/mntn_dump_interface.h"
#include "../common/mntn_common_interface.h"
#include "../common/qic_interface.h"
#define PMU_SAVE_CPU_ID (PMIC_HRST_REG18_ADDR(0))
#define SOC_IOMCU_M7_MID 0x1
#define SOC_NPU_HWTS_TINY_MID 0x20
#define SOC_NPU_HWTS_LITE_MID 0x21
#define SOC_NPU_TINY_CORE0_MID 0x22
#define SOC_NPU_LITE_CORE0_MID 0x23
#define SOC_QICE_IBQE_MEDIA1_P0_BASE_ADDR 0x00023000
#define SOC_QICE_IBQE_MEDIA2_P0_BASE_ADDR 0x00024000
#define SOC_QICE_IBQE_MEDIA2_P1_BASE_ADDR 0x00025000
#define SOC_QICE_IBQE_QDBEM_WRAP_P0_BASE_ADDR 0x00026000
#define SOC_QICE_IBQE_QDBEM_WRAP_P2_BASE_ADDR 0x00027000
#define SOC_QICE_IBQE_ABNML_NS_INT_INFO0_ADDR(base) ((base) + (0x0E20UL))
#define SOC_QICE_IBQE_ABNML_NS_INT_INFO1_ADDR(base) ((base) + (0x0E24UL))
#define SOC_QICE_IBQE_ABNML_NS_INT_INFO2_ADDR(base) ((base) + (0x0E28UL))
#define SOC_QICE_IBQE_ABNML_NS_INT_STATUS1_ADDR(base) ((base) + (0x0E14UL))
#define SOC_SCTRL_SCBAKDATA5_ADDR(base) ((base) + (0x420UL))
#define SOC_SCTRL_SCLPMCUCTRL_ADDR(base) ((base) + (0x980UL))
#define SOC_SCTRL_SCBAKDATA10_ADDR(base) ((base) + (0x434UL))
#define SOC_ACPU_QICE_BASE_ADDR (0xFF900000)
#define SOC_ACPU_SCTRL_BASE_ADDR (0xFB21B000)
#define MEMUPLOAD_SEC_MEM 0
#define MEMUPLOAD_NONE_SEC_MEM 1
#define AP_WATCHDOG_INT_NUMBER 431
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x10941000
#define RESERVED_MNTN_PHYMEM_BASE 0x2F600000
#define RESERVED_MNTN_PHYMEM_SIZE (0x620000)
#define SUB_RESERVED_FASTBOOT_LOG_PYHMEM_BASE 0x10900000
#define SUB_RESERVED_FASTBOOT_LOG_PYHMEM_SIZE (0x40000)
#define RESERVED_PSTORE_PHYMEM_BASE 0x2FC40000
#define RESERVED_PSTORE_PHYMEM_SIZE (0x100000)
#define SUB_RESERVED_BOOT_TIME_KEYPOINT_PYHMEM_BASE 0x1096A000
#define SUB_RESERVED_BOOT_TIME_KEYPOINT_PYHMEM_SIZE (0x2000)
#define SUB_RESERVED_UNUSED_PHYMEM_BASE 0x1096C000
#define SUB_RESERVED_UNUSED_PHYMEM_SIZE (0x109BE000 - SUB_RESERVED_UNUSED_PHYMEM_BASE)
#define RESERVED_KERNEL_DUMP_PROTECT_BASE 0x80000000
#define RESERVED_KERNEL_DUMP_PRORECT_SIZE (0x10000000)
#define QIC_SHARE_MEM_BASE (ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE + 0xC00)
#define SOC_ACPU_GIC600_BASE_ADDR (0xFF000000)
#define RESERVED_MNTN_PHYMEM_BASE_UNIQUE (RESERVED_MNTN_PHYMEM_BASE)
enum {
    BL31_TRACE_EXCEPTION_SIZE = 0x100,
    BL31_TRACE_IRQ_SMC_SIZE = 0x3F000,
    BL31_TRACE_DMSS_SIZE = 0x0,
};
typedef struct dmss_exception_trace_s {
    unsigned long long e_32k_time;
} dmss_exception_trace_t;
enum SECMEM_MODULE {
    M3_DDR_MEM,
    BL31_LOG_MEM,
    THEE_LOG_MEM,
    MAX_MEM,
};
#if defined(CONFIG_GCOV_KERNEL) || defined(CONFIG_HISI_GCOV_FASTBOOT)
struct mdump_gcov {
    unsigned long gcda_addr;
    unsigned int gcda_size;
};
#endif
struct mntn_reg_val {
        unsigned int init_flag;
        unsigned int scsysstat;
        unsigned int bootpoint;
};
void mntn_reg_save(void *mntn_reg);
void mntn_reg_restore(void *mntn_reg);
#define RDR_DDR_MEM_MAP_ADDR (RESERVED_MNTN_PHYMEM_BASE + RESERVED_MNTN_PHYMEM_SIZE - RDR_DDR_MEM_MAP_SIZE)
#define RDR_DDR_MEM_MAP_SIZE 0x40000
#define RDR_DSS_MEM_MAP_ADDR (RDR_DDR_MEM_MAP_ADDR - RDR_DSS_MEM_MAP_SIZE)
#define RDR_DSS_MEM_MAP_SIZE 0x0
#define RDR_EXCEPTION_TRACE_MEM_MAP_ADDR (RDR_DSS_MEM_MAP_ADDR - RDR_EXCEPTION_TRACE_MEM_MAP_SIZE)
#define RDR_EXCEPTION_TRACE_MEM_MAP_SIZE 0x40000
#define RDR_CONN_MEM_MAP_ADDR (RDR_EXCEPTION_TRACE_MEM_MAP_ADDR - RDR_CONN_TRACE_MEM_MAP_SIZE)
#define RDR_CONN_TRACE_MEM_MAP_SIZE 0x2000
#define RDR_NPU_MEM_MAP_ADDR (RDR_CONN_MEM_MAP_ADDR - RDR_NPU_TRACE_MEM_MAP_SIZE)
#define RDR_NPU_TRACE_MEM_MAP_SIZE 0x10000
#define RDR_GENERAL_SEE_MEM_MAP_ADDR (RDR_NPU_MEM_MAP_ADDR - RDR_GENERAL_SEE_MEM_MAP_SIZE)
#define RDR_GENERAL_SEE_MEM_MAP_SIZE 0x10000
#define RDR_BFM_MEM_MAP_ADDR (RDR_GENERAL_SEE_MEM_MAP_ADDR - RDR_BFM_MEM_MAP_SIZE)
#define RDR_BFM_MEM_MAP_SIZE 0x10000
#define RDR_REGULATOR_MEM_MAP_ADDR (RDR_BFM_MEM_MAP_ADDR - RDR_REGULATOR_MEM_MAP_SIZE)
#define RDR_REGULATOR_MEM_MAP_SIZE 0x20000
#define RDR_CLK_MEM_MAP_ADDR (RDR_REGULATOR_MEM_MAP_ADDR - RDR_CLK_MEM_MAP_SIZE)
#define RDR_CLK_MEM_MAP_SIZE 0x20000
#define RDR_MODEMAP_MEM_MAP_ADDR (RDR_CLK_MEM_MAP_ADDR - RDR_MODEMAP_MEM_MAP_SIZE)
#define RDR_MODEMAP_MEM_MAP_SIZE 0x0
#define RDR_EMMC_MEM_MAP_ADDR (RDR_MODEMAP_MEM_MAP_ADDR - RDR_EMMC_MEM_MAP_SIZE)
#define RDR_EMMC_MEM_MAP_SIZE 0x0
#define RDR_IVP_MEM_MAP_ADDR (RDR_EMMC_MEM_MAP_ADDR - RDR_IVP_MEM_MAP_SIZE)
#define RDR_IVP_MEM_MAP_SIZE 0x0
#define RDR_ISP_MEM_MAP_ADDR (RDR_IVP_MEM_MAP_ADDR - RDR_ISP_MEM_MAP_SIZE)
#define RDR_ISP_MEM_MAP_SIZE 0x40000
#define RDR_IOM3_MEM_MAP_ADDR (RDR_ISP_MEM_MAP_ADDR - RDR_IOM3_MEM_MAP_SIZE)
#define RDR_IOM3_MEM_MAP_SIZE 0x40000
#define RDR_LPM3_MEM_MAP_ADDR (RDR_IOM3_MEM_MAP_ADDR - RDR_LPM3_MEM_MAP_SIZE)
#define RDR_LPM3_MEM_MAP_SIZE 0x70000
#define RDR_HIFI_MEM_MAP_ADDR (RDR_LPM3_MEM_MAP_ADDR - RDR_HIFI_MEM_MAP_SIZE)
#define RDR_HIFI_MEM_MAP_SIZE 0x40000
#define RDR_TEEOS_MEM_MAP_ADDR (RDR_HIFI_MEM_MAP_ADDR - RDR_TEEOS_MEM_MAP_SIZE)
#define RDR_TEEOS_MEM_MAP_SIZE 0x40000
#define RDR_CP_MEM_MAP_ADDR (RDR_TEEOS_MEM_MAP_ADDR - RDR_CP_MEM_MAP_SIZE)
#define RDR_CP_MEM_MAP_SIZE 0x0
#endif
