$date
	Sat Oct 22 20:54:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#191771
b1001 !
1"
#191774
b1001 &
b1001 %
1$
#191775
0"
#191778
b11100 &
b11100 %
#191782
b1110 &
b1110 %
#191786
b111 &
b111 %
#191790
b10110 &
b10110 %
#191794
b1011 &
b1011 %
#191798
b100010 &
b100010 %
#191802
b10001 &
b10001 %
#191806
b110100 &
b110100 %
#191810
b11010 &
b11010 %
#191814
b1101 &
b1101 %
#191818
b101000 &
b101000 %
#191822
b10100 &
b10100 %
#191826
b1010 &
b1010 %
#191830
b101 &
b101 %
#191834
b10000 &
b10000 %
#191838
b1000 &
b1000 %
#191842
b100 &
b100 %
#191846
b10 &
b10 %
#191850
b1 &
b1 %
1#
#191854
b0 &
0#
b0 %
0$
#1202678
b1101 &
b1101 %
1$
b1101 !
1"
#1202679
0"
#1202682
b101000 &
b101000 %
#1202686
b10100 &
b10100 %
#1202690
b1010 &
b1010 %
#1202694
b101 &
b101 %
#1202698
b10000 &
b10000 %
#1202702
b1000 &
b1000 %
#1202706
b100 &
b100 %
#1202710
b10 &
b10 %
#1202714
b1 &
b1 %
1#
#1202718
b0 &
0#
b0 %
0$
#2138836
b10 !
1"
#2138838
b10 &
b10 %
1$
#2138839
0"
#2138842
b1 &
b1 %
1#
#2138846
b0 &
0#
b0 %
0$
#4500012
