
---------- Begin Simulation Statistics ----------
final_tick                               134092625000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 270129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682908                       # Number of bytes of host memory used
host_op_rate                                   295608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   370.19                       # Real time elapsed on the host
host_tick_rate                              362223257                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.134093                       # Number of seconds simulated
sim_ticks                                134092625000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.311372                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8692053                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9842507                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            143202                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16344975                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300028                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434782                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134754                       # Number of indirect misses.
system.cpu.branchPred.lookups                20407560                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050555                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1084                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.340926                       # CPI: cycles per instruction
system.cpu.discardedOps                        692794                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49600618                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17143026                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9896237                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16018559                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.745753                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        134092625                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       118074066                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1197436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2395719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            324                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7434                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37515                       # Transaction distribution
system.membus.trans_dist::CleanEvict              221                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7434                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 130228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5360704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5360704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46246                       # Request fanout histogram
system.membus.respLayer1.occupancy          250702750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           234042000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1150700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       154746                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       981648                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        981991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       168710                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2945629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       648376                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3594005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    125672832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     21345728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              147018560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38060                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2400960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1236347                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001930                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043888                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1233961     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2386      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1236347                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4593477000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         648894993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2945970999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               981479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               170556                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1152035                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              981479                       # number of overall hits
system.l2.overall_hits::.cpu.data              170556                       # number of overall hits
system.l2.overall_hits::total                 1152035                       # number of overall hits
system.l2.demand_misses::.cpu.inst                512                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45740                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46252                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               512                       # number of overall misses
system.l2.overall_misses::.cpu.data             45740                       # number of overall misses
system.l2.overall_misses::total                 46252                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     49833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4817121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4866954000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     49833000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4817121000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4866954000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           981991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           216296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1198287                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          981991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          216296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1198287                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000521                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.211469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038598                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000521                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.211469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038598                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97330.078125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105315.282029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105226.887486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97330.078125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105315.282029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105226.887486                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37515                       # number of writebacks
system.l2.writebacks::total                     37515                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46246                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39533000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3902013000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3941546000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39533000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3902013000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3941546000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.211446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038593                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.211446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038593                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77363.992172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85317.874713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85229.987458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77363.992172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85317.874713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85229.987458                       # average overall mshr miss latency
system.l2.replacements                          38060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       117231                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           117231                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       117231                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       117231                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       981639                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           981639                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       981639                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       981639                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              8774                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8774                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4061738000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4061738000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.815618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104651.602597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104651.602597                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3285498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3285498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.815618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84651.602597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84651.602597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         981479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             981479                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              512                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     49833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     49833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       981991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         981991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97330.078125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97330.078125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          511                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39533000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77363.992172                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77363.992172                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        161782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161782                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    755383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    755383000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       168710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        168710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.041065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041065                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109033.342956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109033.342956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6923                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    616515000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    616515000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041035                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89053.156146                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89053.156146                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8001.423519                       # Cycle average of tags in use
system.l2.tags.total_refs                     2393655                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46252                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     51.752465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.818265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        60.685558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7936.919697                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9620896                       # Number of tag accesses
system.l2.tags.data_accesses                  9620896                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2927040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2959744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2400960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2400960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37515                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37515                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            243891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21828494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22072385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       243891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           243891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       17905235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17905235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       17905235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           243891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21828494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39977620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004541142500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2098                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2098                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              163817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37515                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37515                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    696929500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  231135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1563685750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15076.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33826.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15874                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26454                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37515                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.461470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.143611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   149.932449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25600     61.86%     61.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11499     27.79%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2181      5.27%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          529      1.28%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          388      0.94%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          315      0.76%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          272      0.66%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          271      0.65%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          328      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41383                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.026692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.169084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.393398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2095     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2098                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.867016                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.851868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.719607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              231     11.01%     11.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.24%     11.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1676     79.89%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              185      8.82%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2098                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2958528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2399040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2959744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2400960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        17.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     17.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  134091216000                       # Total gap between requests
system.mem_ctrls.avgGap                    1600878.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2925824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2399040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 243891.116308596393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 21819425.192101355642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 17890916.819623749703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37515                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13309000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1550376750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3065929140000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26045.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33899.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  81725420.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147212520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78245310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           165233880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           97650540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10584715440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28145348280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      27790222080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67008628050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.718967                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  71951685500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4477460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57663479500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            148269240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             78803175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           164826900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           98021160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10584715440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27813005220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28070089920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        66957731055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.339401                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  72682339250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4477460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56932825750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27205272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27205272                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27205272                       # number of overall hits
system.cpu.icache.overall_hits::total        27205272                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       981991                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         981991                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       981991                       # number of overall misses
system.cpu.icache.overall_misses::total        981991                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  25572855000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  25572855000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  25572855000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  25572855000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28187263                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28187263                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28187263                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28187263                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034838                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034838                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034838                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034838                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26041.842542                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26041.842542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26041.842542                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26041.842542                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       981648                       # number of writebacks
system.cpu.icache.writebacks::total            981648                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       981991                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       981991                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       981991                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       981991                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23608875000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23608875000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23608875000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23608875000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034838                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034838                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24041.844579                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24041.844579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24041.844579                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24041.844579                       # average overall mshr miss latency
system.cpu.icache.replacements                 981648                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27205272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27205272                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       981991                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        981991                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  25572855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  25572855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28187263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28187263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26041.842542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26041.842542                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       981991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       981991                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23608875000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23608875000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24041.844579                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24041.844579                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.771849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28187262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            981990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.704225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.771849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.667523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.667523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29169253                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29169253                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35482651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35482651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35485913                       # number of overall hits
system.cpu.dcache.overall_hits::total        35485913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       249575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         249575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       249674                       # number of overall misses
system.cpu.dcache.overall_misses::total        249674                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11242089000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11242089000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11242089000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11242089000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35732226                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35732226                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735587                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006985                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006985                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006987                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006987                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45044.932385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45044.932385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45027.071301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45027.071301                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       117231                       # number of writebacks
system.cpu.dcache.writebacks::total            117231                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33374                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33374                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33374                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       216201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       216201                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       216295                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       216295                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9124386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9124386000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9128226000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9128226000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006053                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42203.255304                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42203.255304                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42202.667653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42202.667653                       # average overall mshr miss latency
system.cpu.dcache.replacements                 215784                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21298502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21298502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       178973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        178973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5340080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5340080000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477475                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29837.349768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29837.349768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10357                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       168616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       168616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4698775000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4698775000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007851                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 27866.720833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27866.720833                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14184149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14184149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70602                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5902009000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5902009000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83595.493046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83595.493046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4425611000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4425611000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93004.329095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93004.329095                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           99                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.029456                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.029456                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40851.063830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40851.063830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.041830                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35880372                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            216296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.885509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.041830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998129                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36130047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36130047                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 134092625000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
