#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x215f5c0 .scope module, "alu" "alu" 2 130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x228fb40/d .functor OR 1, L_0x228fc00, L_0x2291fe0, C4<0>, C4<0>;
L_0x228fb40 .delay 1 (5,5,5) L_0x228fb40/d;
L_0x2292440/d .functor OR 1, L_0x228fb40, L_0x228fb40, C4<0>, C4<0>;
L_0x2292440 .delay 1 (5,5,5) L_0x2292440/d;
L_0x2292550/d .functor OR 1, L_0x22926b0, L_0x22927a0, C4<0>, C4<0>;
L_0x2292550 .delay 1 (5,5,5) L_0x2292550/d;
L_0x2294190/d .functor NOT 1, L_0x2293130, C4<0>, C4<0>, C4<0>;
L_0x2294190 .delay 1 (5,5,5) L_0x2294190/d;
L_0x2293290/d .functor NOT 1, L_0x2293ef0, C4<0>, C4<0>, C4<0>;
L_0x2293290 .delay 1 (5,5,5) L_0x2293290/d;
L_0x2293350/d .functor AND 1, L_0x2294190, L_0x22934b0, L_0x22949b0, C4<1>;
L_0x2293350 .delay 1 (5,5,5) L_0x2293350/d;
L_0x2294a50/d .functor NOT 1, L_0x2293350, C4<0>, C4<0>, C4<0>;
L_0x2294a50 .delay 1 (5,5,5) L_0x2294a50/d;
L_0x2290690/d .functor AND 1, L_0x2294f20, L_0x2293290, L_0x2293350, C4<1>;
L_0x2290690 .delay 1 (5,5,5) L_0x2290690/d;
L_0x2295c50/d .functor OR 1, L_0x2295db0, L_0x2290690, C4<0>, C4<0>;
L_0x2295c50 .delay 1 (5,5,5) L_0x2295c50/d;
v0x2233c90_0 .net "SLTval", 0 0, L_0x2290690;  1 drivers
v0x2233d70_0 .net *"_s321", 0 0, L_0x22621f0;  1 drivers
v0x2233e50_0 .net *"_s324", 0 0, L_0x228c300;  1 drivers
v0x2233f10_0 .net *"_s327", 0 0, L_0x228dba0;  1 drivers
v0x2233ff0_0 .net *"_s330", 0 0, L_0x228de50;  1 drivers
v0x22340d0_0 .net *"_s333", 0 0, L_0x228eb80;  1 drivers
v0x22341b0_0 .net *"_s336", 0 0, L_0x228e550;  1 drivers
v0x2234290_0 .net *"_s339", 0 0, L_0x228e6b0;  1 drivers
v0x2234370_0 .net *"_s342", 0 0, L_0x228ddc0;  1 drivers
v0x22344e0_0 .net *"_s345", 0 0, L_0x228f4e0;  1 drivers
v0x22345c0_0 .net *"_s348", 0 0, L_0x228eda0;  1 drivers
v0x22346a0_0 .net *"_s351", 0 0, L_0x228efc0;  1 drivers
v0x2234780_0 .net *"_s354", 0 0, L_0x228f1e0;  1 drivers
v0x2234860_0 .net *"_s357", 0 0, L_0x228fdc0;  1 drivers
v0x2234940_0 .net *"_s360", 0 0, L_0x228f700;  1 drivers
v0x2234a20_0 .net *"_s363", 0 0, L_0x228f920;  1 drivers
v0x2234b00_0 .net *"_s366", 0 0, L_0x228e8d0;  1 drivers
v0x2234cb0_0 .net *"_s369", 0 0, L_0x2290830;  1 drivers
v0x2234d50_0 .net *"_s372", 0 0, L_0x228ff90;  1 drivers
v0x2234e30_0 .net *"_s375", 0 0, L_0x22901b0;  1 drivers
v0x2234f10_0 .net *"_s378", 0 0, L_0x22903d0;  1 drivers
v0x2234ff0_0 .net *"_s381", 0 0, L_0x2291100;  1 drivers
v0x22350d0_0 .net *"_s384", 0 0, L_0x2290a50;  1 drivers
v0x22351b0_0 .net *"_s387", 0 0, L_0x2290c70;  1 drivers
v0x2235290_0 .net *"_s390", 0 0, L_0x2290e90;  1 drivers
v0x2235370_0 .net *"_s393", 0 0, L_0x2290ff0;  1 drivers
v0x2235450_0 .net *"_s396", 0 0, L_0x2291320;  1 drivers
v0x2235530_0 .net *"_s399", 0 0, L_0x2291540;  1 drivers
v0x2235610_0 .net *"_s402", 0 0, L_0x2291760;  1 drivers
v0x22356f0_0 .net *"_s405", 0 0, L_0x22918c0;  1 drivers
v0x22357d0_0 .net *"_s408", 0 0, L_0x2291ba0;  1 drivers
v0x22358b0_0 .net *"_s411", 0 0, L_0x2291dc0;  1 drivers
v0x2235990_0 .net *"_s416", 0 0, L_0x228fc00;  1 drivers
v0x2234be0_0 .net *"_s418", 0 0, L_0x2291fe0;  1 drivers
v0x2235c60_0 .net *"_s420", 0 0, L_0x2292440;  1 drivers
v0x2235d40_0 .net *"_s425", 0 0, L_0x22926b0;  1 drivers
v0x2235e20_0 .net *"_s427", 0 0, L_0x22927a0;  1 drivers
v0x2235f00_0 .net *"_s436", 0 0, L_0x2293130;  1 drivers
v0x2235fe0_0 .net *"_s440", 0 0, L_0x22934b0;  1 drivers
v0x22360c0_0 .net *"_s442", 0 0, L_0x22949b0;  1 drivers
v0x22361a0_0 .net *"_s446", 0 0, L_0x2294f20;  1 drivers
v0x2236280_0 .net *"_s448", 0 0, L_0x2295c50;  1 drivers
v0x2236360_0 .net *"_s452", 0 0, L_0x2295db0;  1 drivers
v0x2236440_0 .net "carryOut", 32 0, L_0x22920d0;  1 drivers
v0x2236520_0 .net "carryout", 0 0, L_0x2292550;  1 drivers
o0x7f22cf4c8078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x22365e0_0 .net "command", 2 0, o0x7f22cf4c8078;  0 drivers
v0x22366c0_0 .net "initialResult", 31 0, L_0x228ca80;  1 drivers
v0x22367a0_0 .net "isSLT", 0 0, L_0x2293350;  1 drivers
v0x2236860_0 .net "isSLTinv", 0 0, L_0x2294a50;  1 drivers
v0x2236920_0 .net "isSubtract", 0 0, L_0x228fb40;  1 drivers
o0x7f22cf4c8138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x22369c0_0 .net "operandA", 31 0, o0x7f22cf4c8138;  0 drivers
o0x7f22cf4c8168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2236aa0_0 .net "operandB", 31 0, o0x7f22cf4c8168;  0 drivers
v0x2236b80_0 .net "overflow", 0 0, L_0x2293ef0;  1 drivers
v0x2236c20_0 .net "overflowInv", 0 0, L_0x2293290;  1 drivers
v0x2236cc0_0 .net "result", 31 0, L_0x2294250;  1 drivers
v0x2236d80_0 .net "s2inv", 0 0, L_0x2294190;  1 drivers
v0x2236e20_0 .net "zero", 0 0, L_0x2295080;  1 drivers
L_0x22397b0 .part o0x7f22cf4c8138, 0, 1;
L_0x2239910 .part o0x7f22cf4c8168, 0, 1;
L_0x2239ac0 .part L_0x22920d0, 0, 1;
L_0x2239b60 .part o0x7f22cf4c8078, 0, 1;
L_0x2239c00 .part o0x7f22cf4c8078, 1, 1;
L_0x2239ca0 .part o0x7f22cf4c8078, 2, 1;
L_0x223c310 .part o0x7f22cf4c8138, 1, 1;
L_0x223c470 .part o0x7f22cf4c8168, 1, 1;
L_0x223c670 .part L_0x22920d0, 1, 1;
L_0x223c7a0 .part o0x7f22cf4c8078, 0, 1;
L_0x223c930 .part o0x7f22cf4c8078, 1, 1;
L_0x223c9d0 .part o0x7f22cf4c8078, 2, 1;
L_0x223ef30 .part o0x7f22cf4c8138, 2, 1;
L_0x223f090 .part o0x7f22cf4c8168, 2, 1;
L_0x223cd50 .part L_0x22920d0, 2, 1;
L_0x223f2d0 .part o0x7f22cf4c8078, 0, 1;
L_0x223f400 .part o0x7f22cf4c8078, 1, 1;
L_0x223f5b0 .part o0x7f22cf4c8078, 2, 1;
L_0x2241a40 .part o0x7f22cf4c8138, 3, 1;
L_0x2241c30 .part o0x7f22cf4c8168, 3, 1;
L_0x223f650 .part L_0x22920d0, 3, 1;
L_0x2241fb0 .part o0x7f22cf4c8078, 0, 1;
L_0x2241de0 .part o0x7f22cf4c8078, 1, 1;
L_0x2242110 .part o0x7f22cf4c8078, 2, 1;
L_0x2244510 .part o0x7f22cf4c8138, 4, 1;
L_0x2244670 .part o0x7f22cf4c8168, 4, 1;
L_0x22421b0 .part L_0x22920d0, 4, 1;
L_0x2244900 .part o0x7f22cf4c8078, 0, 1;
L_0x2244820 .part o0x7f22cf4c8078, 1, 1;
L_0x2244a90 .part o0x7f22cf4c8078, 2, 1;
L_0x2246f80 .part o0x7f22cf4c8138, 5, 1;
L_0x22470e0 .part o0x7f22cf4c8168, 5, 1;
L_0x2244b30 .part L_0x22920d0, 5, 1;
L_0x22473a0 .part o0x7f22cf4c8078, 0, 1;
L_0x223f4a0 .part o0x7f22cf4c8078, 1, 1;
L_0x2247290 .part o0x7f22cf4c8078, 2, 1;
L_0x2249bb0 .part o0x7f22cf4c8138, 6, 1;
L_0x2249d10 .part o0x7f22cf4c8168, 6, 1;
L_0x2247650 .part L_0x22920d0, 6, 1;
L_0x224a000 .part o0x7f22cf4c8078, 0, 1;
L_0x2249ec0 .part o0x7f22cf4c8078, 1, 1;
L_0x2249f60 .part o0x7f22cf4c8078, 2, 1;
L_0x224c600 .part o0x7f22cf4c8138, 7, 1;
L_0x224c870 .part o0x7f22cf4c8168, 7, 1;
L_0x224a0a0 .part L_0x22920d0, 7, 1;
L_0x224a140 .part o0x7f22cf4c8078, 0, 1;
L_0x224cb30 .part o0x7f22cf4c8078, 1, 1;
L_0x224cbd0 .part o0x7f22cf4c8078, 2, 1;
L_0x224f220 .part o0x7f22cf4c8138, 8, 1;
L_0x224f380 .part o0x7f22cf4c8168, 8, 1;
L_0x224cdb0 .part L_0x22920d0, 8, 1;
L_0x224ce50 .part o0x7f22cf4c8078, 0, 1;
L_0x224f6e0 .part o0x7f22cf4c8078, 1, 1;
L_0x224f780 .part o0x7f22cf4c8078, 2, 1;
L_0x2251c10 .part o0x7f22cf4c8138, 9, 1;
L_0x2251d70 .part o0x7f22cf4c8168, 9, 1;
L_0x224fa30 .part L_0x22920d0, 9, 1;
L_0x224f8b0 .part o0x7f22cf4c8078, 0, 1;
L_0x2252100 .part o0x7f22cf4c8078, 1, 1;
L_0x22521a0 .part o0x7f22cf4c8078, 2, 1;
L_0x2254660 .part o0x7f22cf4c8138, 10, 1;
L_0x22547c0 .part o0x7f22cf4c8168, 10, 1;
L_0x2252480 .part L_0x22920d0, 10, 1;
L_0x22522d0 .part o0x7f22cf4c8078, 0, 1;
L_0x2252370 .part o0x7f22cf4c8078, 1, 1;
L_0x2247440 .part o0x7f22cf4c8078, 2, 1;
L_0x2257270 .part o0x7f22cf4c8138, 11, 1;
L_0x22573d0 .part o0x7f22cf4c8168, 11, 1;
L_0x2257580 .part L_0x22920d0, 11, 1;
L_0x22576b0 .part o0x7f22cf4c8078, 0, 1;
L_0x2254f90 .part o0x7f22cf4c8078, 1, 1;
L_0x2255030 .part o0x7f22cf4c8078, 2, 1;
L_0x2259cb0 .part o0x7f22cf4c8138, 12, 1;
L_0x2259e10 .part o0x7f22cf4c8168, 12, 1;
L_0x2257750 .part L_0x22920d0, 12, 1;
L_0x22577f0 .part o0x7f22cf4c8078, 0, 1;
L_0x2257890 .part o0x7f22cf4c8078, 1, 1;
L_0x225a230 .part o0x7f22cf4c8078, 2, 1;
L_0x225c6e0 .part o0x7f22cf4c8138, 13, 1;
L_0x225c840 .part o0x7f22cf4c8168, 13, 1;
L_0x225a2d0 .part L_0x22920d0, 13, 1;
L_0x225a370 .part o0x7f22cf4c8078, 0, 1;
L_0x225a410 .part o0x7f22cf4c8078, 1, 1;
L_0x225a4b0 .part o0x7f22cf4c8078, 2, 1;
L_0x225f170 .part o0x7f22cf4c8138, 14, 1;
L_0x225f2d0 .part o0x7f22cf4c8168, 14, 1;
L_0x225c9f0 .part L_0x22920d0, 14, 1;
L_0x225ca90 .part o0x7f22cf4c8078, 0, 1;
L_0x225cb30 .part o0x7f22cf4c8078, 1, 1;
L_0x225cbd0 .part o0x7f22cf4c8078, 2, 1;
L_0x2261c30 .part o0x7f22cf4c8138, 15, 1;
L_0x224c760 .part o0x7f22cf4c8168, 15, 1;
L_0x224ca20 .part L_0x22920d0, 15, 1;
L_0x225f690 .part o0x7f22cf4c8078, 0, 1;
L_0x224cca0 .part o0x7f22cf4c8078, 1, 1;
L_0x22625c0 .part o0x7f22cf4c8078, 2, 1;
L_0x2264a30 .part o0x7f22cf4c8138, 16, 1;
L_0x2264b90 .part o0x7f22cf4c8168, 16, 1;
L_0x2264d40 .part L_0x22920d0, 16, 1;
L_0x2264e70 .part o0x7f22cf4c8078, 0, 1;
L_0x2262660 .part o0x7f22cf4c8078, 1, 1;
L_0x2262700 .part o0x7f22cf4c8078, 2, 1;
L_0x2267550 .part o0x7f22cf4c8138, 17, 1;
L_0x22676b0 .part o0x7f22cf4c8168, 17, 1;
L_0x2264f10 .part L_0x22920d0, 17, 1;
L_0x2264fb0 .part o0x7f22cf4c8078, 0, 1;
L_0x2265050 .part o0x7f22cf4c8078, 1, 1;
L_0x22650f0 .part o0x7f22cf4c8078, 2, 1;
L_0x2269fe0 .part o0x7f22cf4c8138, 18, 1;
L_0x226a140 .part o0x7f22cf4c8168, 18, 1;
L_0x2267860 .part L_0x22920d0, 18, 1;
L_0x2267900 .part o0x7f22cf4c8078, 0, 1;
L_0x22679a0 .part o0x7f22cf4c8078, 1, 1;
L_0x2267a40 .part o0x7f22cf4c8078, 2, 1;
L_0x226ca10 .part o0x7f22cf4c8138, 19, 1;
L_0x226cb70 .part o0x7f22cf4c8168, 19, 1;
L_0x226a2f0 .part L_0x22920d0, 19, 1;
L_0x226a390 .part o0x7f22cf4c8078, 0, 1;
L_0x226a430 .part o0x7f22cf4c8078, 1, 1;
L_0x226a4d0 .part o0x7f22cf4c8078, 2, 1;
L_0x226f3d0 .part o0x7f22cf4c8138, 20, 1;
L_0x226f530 .part o0x7f22cf4c8168, 20, 1;
L_0x226cd20 .part L_0x22920d0, 20, 1;
L_0x226cdc0 .part o0x7f22cf4c8078, 0, 1;
L_0x226ce60 .part o0x7f22cf4c8078, 1, 1;
L_0x226cf00 .part o0x7f22cf4c8078, 2, 1;
L_0x2271da0 .part o0x7f22cf4c8138, 21, 1;
L_0x2271f00 .part o0x7f22cf4c8168, 21, 1;
L_0x226f6e0 .part L_0x22920d0, 21, 1;
L_0x226f780 .part o0x7f22cf4c8078, 0, 1;
L_0x226f820 .part o0x7f22cf4c8078, 1, 1;
L_0x226f8c0 .part o0x7f22cf4c8078, 2, 1;
L_0x2274ca0 .part o0x7f22cf4c8138, 22, 1;
L_0x2274e00 .part o0x7f22cf4c8168, 22, 1;
L_0x2272cd0 .part L_0x22920d0, 22, 1;
L_0x2272d70 .part o0x7f22cf4c8078, 0, 1;
L_0x2272e10 .part o0x7f22cf4c8078, 1, 1;
L_0x2272eb0 .part o0x7f22cf4c8078, 2, 1;
L_0x22776b0 .part o0x7f22cf4c8138, 23, 1;
L_0x2277810 .part o0x7f22cf4c8168, 23, 1;
L_0x22754d0 .part L_0x22920d0, 23, 1;
L_0x2275040 .part o0x7f22cf4c8078, 0, 1;
L_0x22750e0 .part o0x7f22cf4c8078, 1, 1;
L_0x2275180 .part o0x7f22cf4c8078, 2, 1;
L_0x227a0f0 .part o0x7f22cf4c8138, 24, 1;
L_0x227a250 .part o0x7f22cf4c8168, 24, 1;
L_0x2277f10 .part L_0x22920d0, 24, 1;
L_0x2277a50 .part o0x7f22cf4c8078, 0, 1;
L_0x2277af0 .part o0x7f22cf4c8078, 1, 1;
L_0x2277b90 .part o0x7f22cf4c8078, 2, 1;
L_0x227cb40 .part o0x7f22cf4c8138, 25, 1;
L_0x227cca0 .part o0x7f22cf4c8168, 25, 1;
L_0x227a910 .part L_0x22920d0, 25, 1;
L_0x227a490 .part o0x7f22cf4c8078, 0, 1;
L_0x227a530 .part o0x7f22cf4c8078, 1, 1;
L_0x227a5d0 .part o0x7f22cf4c8078, 2, 1;
L_0x227f540 .part o0x7f22cf4c8138, 26, 1;
L_0x227f6a0 .part o0x7f22cf4c8168, 26, 1;
L_0x227ce50 .part L_0x22920d0, 26, 1;
L_0x227cef0 .part o0x7f22cf4c8078, 0, 1;
L_0x227cf90 .part o0x7f22cf4c8078, 1, 1;
L_0x227d030 .part o0x7f22cf4c8078, 2, 1;
L_0x2282030 .part o0x7f22cf4c8138, 27, 1;
L_0x2282190 .part o0x7f22cf4c8168, 27, 1;
L_0x227f850 .part L_0x22920d0, 27, 1;
L_0x227f8f0 .part o0x7f22cf4c8078, 0, 1;
L_0x227f990 .part o0x7f22cf4c8078, 1, 1;
L_0x227fa30 .part o0x7f22cf4c8078, 2, 1;
L_0x2284ab0 .part o0x7f22cf4c8138, 28, 1;
L_0x2284c10 .part o0x7f22cf4c8168, 28, 1;
L_0x2284dc0 .part L_0x22920d0, 28, 1;
L_0x2284ef0 .part o0x7f22cf4c8078, 0, 1;
L_0x2282340 .part o0x7f22cf4c8078, 1, 1;
L_0x22823e0 .part o0x7f22cf4c8078, 2, 1;
L_0x2287520 .part o0x7f22cf4c8138, 29, 1;
L_0x2287680 .part o0x7f22cf4c8168, 29, 1;
L_0x2284f90 .part L_0x22920d0, 29, 1;
L_0x2285030 .part o0x7f22cf4c8078, 0, 1;
L_0x22850d0 .part o0x7f22cf4c8078, 1, 1;
L_0x2285170 .part o0x7f22cf4c8078, 2, 1;
L_0x228a000 .part o0x7f22cf4c8138, 30, 1;
L_0x228a160 .part o0x7f22cf4c8168, 30, 1;
L_0x228a310 .part L_0x22920d0, 30, 1;
L_0x228a440 .part o0x7f22cf4c8078, 0, 1;
L_0x2287830 .part o0x7f22cf4c8078, 1, 1;
L_0x22878d0 .part o0x7f22cf4c8078, 2, 1;
LS_0x228ca80_0_0 .concat8 [ 1 1 1 1], L_0x22393c0, L_0x223bf20, L_0x223eb40, L_0x2241650;
LS_0x228ca80_0_4 .concat8 [ 1 1 1 1], L_0x2244120, L_0x2246b90, L_0x22497c0, L_0x224c210;
LS_0x228ca80_0_8 .concat8 [ 1 1 1 1], L_0x224ee30, L_0x2251820, L_0x2254270, L_0x2256e80;
LS_0x228ca80_0_12 .concat8 [ 1 1 1 1], L_0x22598c0, L_0x225c2f0, L_0x225ed80, L_0x2261840;
LS_0x228ca80_0_16 .concat8 [ 1 1 1 1], L_0x2264640, L_0x2267160, L_0x2269bf0, L_0x226c620;
LS_0x228ca80_0_20 .concat8 [ 1 1 1 1], L_0x226efe0, L_0x22719b0, L_0x22748b0, L_0x22772c0;
LS_0x228ca80_0_24 .concat8 [ 1 1 1 1], L_0x2279d00, L_0x227c750, L_0x227f150, L_0x2281c40;
LS_0x228ca80_0_28 .concat8 [ 1 1 1 1], L_0x22846c0, L_0x2287130, L_0x2289c10, L_0x228c690;
LS_0x228ca80_1_0 .concat8 [ 4 4 4 4], LS_0x228ca80_0_0, LS_0x228ca80_0_4, LS_0x228ca80_0_8, LS_0x228ca80_0_12;
LS_0x228ca80_1_4 .concat8 [ 4 4 4 4], LS_0x228ca80_0_16, LS_0x228ca80_0_20, LS_0x228ca80_0_24, LS_0x228ca80_0_28;
L_0x228ca80 .concat8 [ 16 16 0 0], LS_0x228ca80_1_0, LS_0x228ca80_1_4;
L_0x228d6a0 .part o0x7f22cf4c8138, 31, 1;
L_0x2261d90 .part o0x7f22cf4c8168, 31, 1;
L_0x228a8f0 .part L_0x22920d0, 31, 1;
L_0x228a990 .part o0x7f22cf4c8078, 0, 1;
L_0x22620b0 .part o0x7f22cf4c8078, 1, 1;
L_0x2262150 .part o0x7f22cf4c8078, 2, 1;
L_0x225f5e0 .part L_0x228ca80, 1, 1;
L_0x225f480 .part L_0x228ca80, 2, 1;
L_0x228dc60 .part L_0x228ca80, 3, 1;
L_0x228dfa0 .part L_0x228ca80, 4, 1;
L_0x228ec40 .part L_0x228ca80, 5, 1;
L_0x228e610 .part L_0x228ca80, 6, 1;
L_0x228e770 .part L_0x228ca80, 7, 1;
L_0x228f3f0 .part L_0x228ca80, 8, 1;
L_0x228f5a0 .part L_0x228ca80, 9, 1;
L_0x228ee60 .part L_0x228ca80, 10, 1;
L_0x228f080 .part L_0x228ca80, 11, 1;
L_0x228f2a0 .part L_0x228ca80, 12, 1;
L_0x228fe30 .part L_0x228ca80, 13, 1;
L_0x228f7c0 .part L_0x228ca80, 14, 1;
L_0x228f9e0 .part L_0x228ca80, 15, 1;
L_0x228e990 .part L_0x228ca80, 16, 1;
L_0x22908f0 .part L_0x228ca80, 17, 1;
L_0x2290050 .part L_0x228ca80, 18, 1;
L_0x2290270 .part L_0x228ca80, 19, 1;
L_0x2290490 .part L_0x228ca80, 20, 1;
L_0x22911c0 .part L_0x228ca80, 21, 1;
L_0x2290b10 .part L_0x228ca80, 22, 1;
L_0x2290d30 .part L_0x228ca80, 23, 1;
L_0x2290f50 .part L_0x228ca80, 24, 1;
L_0x2291a40 .part L_0x228ca80, 25, 1;
L_0x22913e0 .part L_0x228ca80, 26, 1;
L_0x2291600 .part L_0x228ca80, 27, 1;
L_0x2291820 .part L_0x228ca80, 28, 1;
L_0x22922e0 .part L_0x228ca80, 29, 1;
L_0x2291c60 .part L_0x228ca80, 30, 1;
L_0x2291e80 .part L_0x228ca80, 31, 1;
L_0x228fc00 .part o0x7f22cf4c8078, 0, 1;
L_0x2291fe0 .part o0x7f22cf4c8078, 0, 1;
LS_0x22920d0_0_0 .concat8 [ 1 1 1 1], L_0x2292440, L_0x2237e80, L_0x223aa70, L_0x223d6a0;
LS_0x22920d0_0_4 .concat8 [ 1 1 1 1], L_0x22402a0, L_0x2242d70, L_0x22457e0, L_0x2248380;
LS_0x22920d0_0_8 .concat8 [ 1 1 1 1], L_0x224ae60, L_0x224daf0, L_0x22503d0, L_0x2252e20;
LS_0x22920d0_0_12 .concat8 [ 1 1 1 1], L_0x2255aa0, L_0x22584e0, L_0x225af10, L_0x225d8e0;
LS_0x22920d0_0_16 .concat8 [ 1 1 1 1], L_0x2260460, L_0x2263260, L_0x2265d50, L_0x22687e0;
LS_0x22920d0_0_20 .concat8 [ 1 1 1 1], L_0x226b240, L_0x226dca0, L_0x22705d0, L_0x2273460;
LS_0x22920d0_0_24 .concat8 [ 1 1 1 1], L_0x2275e70, L_0x22788b0, L_0x227b300, L_0x227dd70;
LS_0x22920d0_0_28 .concat8 [ 1 1 1 1], L_0x22807a0, L_0x2283220, L_0x2285c90, L_0x2288770;
LS_0x22920d0_0_32 .concat8 [ 1 0 0 0], L_0x228b1f0;
LS_0x22920d0_1_0 .concat8 [ 4 4 4 4], LS_0x22920d0_0_0, LS_0x22920d0_0_4, LS_0x22920d0_0_8, LS_0x22920d0_0_12;
LS_0x22920d0_1_4 .concat8 [ 4 4 4 4], LS_0x22920d0_0_16, LS_0x22920d0_0_20, LS_0x22920d0_0_24, LS_0x22920d0_0_28;
LS_0x22920d0_1_8 .concat8 [ 1 0 0 0], LS_0x22920d0_0_32;
L_0x22920d0 .concat8 [ 16 16 1 0], LS_0x22920d0_1_0, LS_0x22920d0_1_4, LS_0x22920d0_1_8;
L_0x22926b0 .part L_0x22920d0, 32, 1;
L_0x22927a0 .part L_0x22920d0, 32, 1;
L_0x22940f0 .part o0x7f22cf4c8138, 31, 1;
L_0x2292f50 .part o0x7f22cf4c8168, 31, 1;
L_0x2293040 .part L_0x228ca80, 31, 1;
L_0x2293130 .part o0x7f22cf4c8078, 2, 1;
L_0x22934b0 .part o0x7f22cf4c8078, 0, 1;
L_0x22949b0 .part o0x7f22cf4c8078, 1, 1;
L_0x2294f20 .part L_0x228ca80, 31, 1;
LS_0x2294250_0_0 .concat8 [ 1 1 1 1], L_0x2295c50, L_0x22621f0, L_0x228c300, L_0x228dba0;
LS_0x2294250_0_4 .concat8 [ 1 1 1 1], L_0x228de50, L_0x228eb80, L_0x228e550, L_0x228e6b0;
LS_0x2294250_0_8 .concat8 [ 1 1 1 1], L_0x228ddc0, L_0x228f4e0, L_0x228eda0, L_0x228efc0;
LS_0x2294250_0_12 .concat8 [ 1 1 1 1], L_0x228f1e0, L_0x228fdc0, L_0x228f700, L_0x228f920;
LS_0x2294250_0_16 .concat8 [ 1 1 1 1], L_0x228e8d0, L_0x2290830, L_0x228ff90, L_0x22901b0;
LS_0x2294250_0_20 .concat8 [ 1 1 1 1], L_0x22903d0, L_0x2291100, L_0x2290a50, L_0x2290c70;
LS_0x2294250_0_24 .concat8 [ 1 1 1 1], L_0x2290e90, L_0x2290ff0, L_0x2291320, L_0x2291540;
LS_0x2294250_0_28 .concat8 [ 1 1 1 1], L_0x2291760, L_0x22918c0, L_0x2291ba0, L_0x2291dc0;
LS_0x2294250_1_0 .concat8 [ 4 4 4 4], LS_0x2294250_0_0, LS_0x2294250_0_4, LS_0x2294250_0_8, LS_0x2294250_0_12;
LS_0x2294250_1_4 .concat8 [ 4 4 4 4], LS_0x2294250_0_16, LS_0x2294250_0_20, LS_0x2294250_0_24, LS_0x2294250_0_28;
L_0x2294250 .concat8 [ 16 16 0 0], LS_0x2294250_1_0, LS_0x2294250_1_4;
L_0x2295db0 .part L_0x228ca80, 0, 1;
S_0x2159e20 .scope generate, "genblk1[0]" "genblk1[0]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21b7120 .param/l "i" 0 2 150, +C4<00>;
S_0x2147f60 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2159e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2237010/d .functor AND 1, L_0x22397b0, L_0x2239910, C4<1>, C4<1>;
L_0x2237010 .delay 1 (5,5,5) L_0x2237010/d;
L_0x2237140/d .functor NAND 1, L_0x22397b0, L_0x2239910, C4<1>, C4<1>;
L_0x2237140 .delay 1 (5,5,5) L_0x2237140/d;
L_0x22372a0/d .functor OR 1, L_0x22397b0, L_0x2239910, C4<0>, C4<0>;
L_0x22372a0 .delay 1 (5,5,5) L_0x22372a0/d;
L_0x2237490/d .functor NOR 1, L_0x22397b0, L_0x2239910, C4<0>, C4<0>;
L_0x2237490 .delay 1 (5,5,5) L_0x2237490/d;
L_0x2237550/d .functor XOR 1, L_0x22397b0, L_0x2239910, C4<0>, C4<0>;
L_0x2237550 .delay 1 (5,5,5) L_0x2237550/d;
L_0x22380c0/d .functor NOT 1, L_0x2239b60, C4<0>, C4<0>, C4<0>;
L_0x22380c0 .delay 1 (5,5,5) L_0x22380c0/d;
L_0x22381e0/d .functor NOT 1, L_0x2239c00, C4<0>, C4<0>, C4<0>;
L_0x22381e0 .delay 1 (5,5,5) L_0x22381e0/d;
L_0x2238340/d .functor NOT 1, L_0x2239ca0, C4<0>, C4<0>, C4<0>;
L_0x2238340 .delay 1 (5,5,5) L_0x2238340/d;
L_0x2238450/d .functor AND 1, L_0x22379c0, L_0x22380c0, L_0x22381e0, L_0x2238340;
L_0x2238450 .delay 1 (5,5,5) L_0x2238450/d;
L_0x22386a0/d .functor AND 1, L_0x22379c0, L_0x2239b60, L_0x22381e0, L_0x2238340;
L_0x22386a0 .delay 1 (5,5,5) L_0x22386a0/d;
L_0x22388b0/d .functor AND 1, L_0x2237550, L_0x22380c0, L_0x2239c00, L_0x2238340;
L_0x22388b0 .delay 1 (5,5,5) L_0x22388b0/d;
L_0x2238a90/d .functor AND 1, L_0x22379c0, L_0x2239b60, L_0x2239c00, L_0x2238340;
L_0x2238a90 .delay 1 (5,5,5) L_0x2238a90/d;
L_0x2238c60/d .functor AND 1, L_0x2237010, L_0x22380c0, L_0x22381e0, L_0x2239ca0;
L_0x2238c60 .delay 1 (5,5,5) L_0x2238c60/d;
L_0x2238e40/d .functor AND 1, L_0x2237140, L_0x2239b60, L_0x22381e0, L_0x2239ca0;
L_0x2238e40 .delay 1 (5,5,5) L_0x2238e40/d;
L_0x2238bf0/d .functor AND 1, L_0x2237490, L_0x22380c0, L_0x2239c00, L_0x2239ca0;
L_0x2238bf0 .delay 1 (5,5,5) L_0x2238bf0/d;
L_0x2239220/d .functor AND 1, L_0x22372a0, L_0x2239b60, L_0x2239c00, L_0x2239ca0;
L_0x2239220 .delay 1 (5,5,5) L_0x2239220/d;
L_0x22393c0/0/0 .functor OR 1, L_0x2238450, L_0x22386a0, L_0x22388b0, L_0x2238c60;
L_0x22393c0/0/4 .functor OR 1, L_0x2238e40, L_0x2238bf0, L_0x2239220, L_0x2238a90;
L_0x22393c0/d .functor OR 1, L_0x22393c0/0/0, L_0x22393c0/0/4, C4<0>, C4<0>;
L_0x22393c0 .delay 1 (5,5,5) L_0x22393c0/d;
v0x21dcbd0_0 .net "a", 0 0, L_0x22397b0;  1 drivers
v0x21dcc90_0 .net "addSub", 0 0, L_0x22379c0;  1 drivers
v0x21dcd60_0 .net "andRes", 0 0, L_0x2237010;  1 drivers
v0x21dce30_0 .net "b", 0 0, L_0x2239910;  1 drivers
v0x21dcf00_0 .net "carryIn", 0 0, L_0x2239ac0;  1 drivers
v0x21dcfa0_0 .net "carryOut", 0 0, L_0x2237e80;  1 drivers
v0x21dd070_0 .net "initialResult", 0 0, L_0x22393c0;  1 drivers
v0x21dd110_0 .net "isAdd", 0 0, L_0x2238450;  1 drivers
v0x21dd1b0_0 .net "isAnd", 0 0, L_0x2238c60;  1 drivers
v0x21dd2e0_0 .net "isNand", 0 0, L_0x2238e40;  1 drivers
v0x21dd380_0 .net "isNor", 0 0, L_0x2238bf0;  1 drivers
v0x21dd420_0 .net "isOr", 0 0, L_0x2239220;  1 drivers
v0x21dd4e0_0 .net "isSLT", 0 0, L_0x2238a90;  1 drivers
v0x21dd5a0_0 .net "isSub", 0 0, L_0x22386a0;  1 drivers
v0x21dd660_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21dd730_0 .net "isXor", 0 0, L_0x22388b0;  1 drivers
v0x21dd7d0_0 .net "nandRes", 0 0, L_0x2237140;  1 drivers
v0x21dd980_0 .net "norRes", 0 0, L_0x2237490;  1 drivers
v0x21dda20_0 .net "orRes", 0 0, L_0x22372a0;  1 drivers
v0x21ddac0_0 .net "s0", 0 0, L_0x2239b60;  1 drivers
v0x21ddb60_0 .net "s0inv", 0 0, L_0x22380c0;  1 drivers
v0x21ddc20_0 .net "s1", 0 0, L_0x2239c00;  1 drivers
v0x21ddce0_0 .net "s1inv", 0 0, L_0x22381e0;  1 drivers
v0x21ddda0_0 .net "s2", 0 0, L_0x2239ca0;  1 drivers
v0x21dde60_0 .net "s2inv", 0 0, L_0x2238340;  1 drivers
v0x21ddf20_0 .net "xorRes", 0 0, L_0x2237550;  1 drivers
S_0x2142240 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2147f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x22376b0/d .functor XOR 1, L_0x2239910, L_0x228fb40, C4<0>, C4<0>;
L_0x22376b0 .delay 1 (5,5,5) L_0x22376b0/d;
L_0x2237810/d .functor XOR 1, L_0x22397b0, L_0x22376b0, C4<0>, C4<0>;
L_0x2237810 .delay 1 (5,5,5) L_0x2237810/d;
L_0x22379c0/d .functor XOR 1, L_0x2237810, L_0x2239ac0, C4<0>, C4<0>;
L_0x22379c0 .delay 1 (5,5,5) L_0x22379c0/d;
L_0x2237bc0/d .functor AND 1, L_0x22397b0, L_0x22376b0, C4<1>, C4<1>;
L_0x2237bc0 .delay 1 (5,5,5) L_0x2237bc0/d;
L_0x2237310/d .functor AND 1, L_0x2237810, L_0x2239ac0, C4<1>, C4<1>;
L_0x2237310 .delay 1 (5,5,5) L_0x2237310/d;
L_0x2237e80/d .functor OR 1, L_0x2237bc0, L_0x2237310, C4<0>, C4<0>;
L_0x2237e80 .delay 1 (5,5,5) L_0x2237e80/d;
v0x211f750_0 .net "AandB", 0 0, L_0x2237bc0;  1 drivers
v0x21dc320_0 .net "BxorSub", 0 0, L_0x22376b0;  1 drivers
v0x21dc3e0_0 .net "a", 0 0, L_0x22397b0;  alias, 1 drivers
v0x21dc4b0_0 .net "b", 0 0, L_0x2239910;  alias, 1 drivers
v0x21dc570_0 .net "carryin", 0 0, L_0x2239ac0;  alias, 1 drivers
v0x21dc680_0 .net "carryout", 0 0, L_0x2237e80;  alias, 1 drivers
v0x21dc740_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21dc800_0 .net "res", 0 0, L_0x22379c0;  alias, 1 drivers
v0x21dc8c0_0 .net "xAorB", 0 0, L_0x2237810;  1 drivers
v0x21dca10_0 .net "xAorBandCin", 0 0, L_0x2237310;  1 drivers
S_0x21de100 .scope generate, "genblk1[1]" "genblk1[1]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21de2c0 .param/l "i" 0 2 150, +C4<01>;
S_0x21de380 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21de100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2239850/d .functor AND 1, L_0x223c310, L_0x223c470, C4<1>, C4<1>;
L_0x2239850 .delay 1 (5,5,5) L_0x2239850/d;
L_0x2239e30/d .functor NAND 1, L_0x223c310, L_0x223c470, C4<1>, C4<1>;
L_0x2239e30 .delay 1 (5,5,5) L_0x2239e30/d;
L_0x2239030/d .functor OR 1, L_0x223c310, L_0x223c470, C4<0>, C4<0>;
L_0x2239030 .delay 1 (5,5,5) L_0x2239030/d;
L_0x223a0b0/d .functor NOR 1, L_0x223c310, L_0x223c470, C4<0>, C4<0>;
L_0x223a0b0 .delay 1 (5,5,5) L_0x223a0b0/d;
L_0x223a120/d .functor XOR 1, L_0x223c310, L_0x223c470, C4<0>, C4<0>;
L_0x223a120 .delay 1 (5,5,5) L_0x223a120/d;
L_0x223ac70/d .functor NOT 1, L_0x223c7a0, C4<0>, C4<0>, C4<0>;
L_0x223ac70 .delay 1 (5,5,5) L_0x223ac70/d;
L_0x223add0/d .functor NOT 1, L_0x223c930, C4<0>, C4<0>, C4<0>;
L_0x223add0 .delay 1 (5,5,5) L_0x223add0/d;
L_0x223ae40/d .functor NOT 1, L_0x223c9d0, C4<0>, C4<0>, C4<0>;
L_0x223ae40 .delay 1 (5,5,5) L_0x223ae40/d;
L_0x223aff0/d .functor AND 1, L_0x223a590, L_0x223ac70, L_0x223add0, L_0x223ae40;
L_0x223aff0 .delay 1 (5,5,5) L_0x223aff0/d;
L_0x223b200/d .functor AND 1, L_0x223a590, L_0x223c7a0, L_0x223add0, L_0x223ae40;
L_0x223b200 .delay 1 (5,5,5) L_0x223b200/d;
L_0x223b410/d .functor AND 1, L_0x223a120, L_0x223ac70, L_0x223c930, L_0x223ae40;
L_0x223b410 .delay 1 (5,5,5) L_0x223b410/d;
L_0x223b5f0/d .functor AND 1, L_0x223a590, L_0x223c7a0, L_0x223c930, L_0x223ae40;
L_0x223b5f0 .delay 1 (5,5,5) L_0x223b5f0/d;
L_0x223b7c0/d .functor AND 1, L_0x2239850, L_0x223ac70, L_0x223add0, L_0x223c9d0;
L_0x223b7c0 .delay 1 (5,5,5) L_0x223b7c0/d;
L_0x223b9a0/d .functor AND 1, L_0x2239e30, L_0x223c7a0, L_0x223add0, L_0x223c9d0;
L_0x223b9a0 .delay 1 (5,5,5) L_0x223b9a0/d;
L_0x223b750/d .functor AND 1, L_0x223a0b0, L_0x223ac70, L_0x223c930, L_0x223c9d0;
L_0x223b750 .delay 1 (5,5,5) L_0x223b750/d;
L_0x223bd80/d .functor AND 1, L_0x2239030, L_0x223c7a0, L_0x223c930, L_0x223c9d0;
L_0x223bd80 .delay 1 (5,5,5) L_0x223bd80/d;
L_0x223bf20/0/0 .functor OR 1, L_0x223aff0, L_0x223b200, L_0x223b410, L_0x223b7c0;
L_0x223bf20/0/4 .functor OR 1, L_0x223b9a0, L_0x223b750, L_0x223bd80, L_0x223b5f0;
L_0x223bf20/d .functor OR 1, L_0x223bf20/0/0, L_0x223bf20/0/4, C4<0>, C4<0>;
L_0x223bf20 .delay 1 (5,5,5) L_0x223bf20/d;
v0x21df2d0_0 .net "a", 0 0, L_0x223c310;  1 drivers
v0x21df390_0 .net "addSub", 0 0, L_0x223a590;  1 drivers
v0x21df430_0 .net "andRes", 0 0, L_0x2239850;  1 drivers
v0x21df500_0 .net "b", 0 0, L_0x223c470;  1 drivers
v0x21df5d0_0 .net "carryIn", 0 0, L_0x223c670;  1 drivers
v0x21df670_0 .net "carryOut", 0 0, L_0x223aa70;  1 drivers
v0x21df740_0 .net "initialResult", 0 0, L_0x223bf20;  1 drivers
v0x21df7e0_0 .net "isAdd", 0 0, L_0x223aff0;  1 drivers
v0x21df880_0 .net "isAnd", 0 0, L_0x223b7c0;  1 drivers
v0x21df9b0_0 .net "isNand", 0 0, L_0x223b9a0;  1 drivers
v0x21dfa50_0 .net "isNor", 0 0, L_0x223b750;  1 drivers
v0x21dfaf0_0 .net "isOr", 0 0, L_0x223bd80;  1 drivers
v0x21dfbb0_0 .net "isSLT", 0 0, L_0x223b5f0;  1 drivers
v0x21dfc70_0 .net "isSub", 0 0, L_0x223b200;  1 drivers
v0x21dfd30_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21dfdd0_0 .net "isXor", 0 0, L_0x223b410;  1 drivers
v0x21dfe90_0 .net "nandRes", 0 0, L_0x2239e30;  1 drivers
v0x21e0040_0 .net "norRes", 0 0, L_0x223a0b0;  1 drivers
v0x21e00e0_0 .net "orRes", 0 0, L_0x2239030;  1 drivers
v0x21e0180_0 .net "s0", 0 0, L_0x223c7a0;  1 drivers
v0x21e0220_0 .net "s0inv", 0 0, L_0x223ac70;  1 drivers
v0x21e02e0_0 .net "s1", 0 0, L_0x223c930;  1 drivers
v0x21e03a0_0 .net "s1inv", 0 0, L_0x223add0;  1 drivers
v0x21e0460_0 .net "s2", 0 0, L_0x223c9d0;  1 drivers
v0x21e0520_0 .net "s2inv", 0 0, L_0x223ae40;  1 drivers
v0x21e05e0_0 .net "xorRes", 0 0, L_0x223a120;  1 drivers
S_0x21de680 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21de380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x223a280/d .functor XOR 1, L_0x223c470, L_0x228fb40, C4<0>, C4<0>;
L_0x223a280 .delay 1 (5,5,5) L_0x223a280/d;
L_0x223a3e0/d .functor XOR 1, L_0x223c310, L_0x223a280, C4<0>, C4<0>;
L_0x223a3e0 .delay 1 (5,5,5) L_0x223a3e0/d;
L_0x223a590/d .functor XOR 1, L_0x223a3e0, L_0x223c670, C4<0>, C4<0>;
L_0x223a590 .delay 1 (5,5,5) L_0x223a590/d;
L_0x223a790/d .functor AND 1, L_0x223c310, L_0x223a280, C4<1>, C4<1>;
L_0x223a790 .delay 1 (5,5,5) L_0x223a790/d;
L_0x223aa00/d .functor AND 1, L_0x223a3e0, L_0x223c670, C4<1>, C4<1>;
L_0x223aa00 .delay 1 (5,5,5) L_0x223aa00/d;
L_0x223aa70/d .functor OR 1, L_0x223a790, L_0x223aa00, C4<0>, C4<0>;
L_0x223aa70 .delay 1 (5,5,5) L_0x223aa70/d;
v0x21de910_0 .net "AandB", 0 0, L_0x223a790;  1 drivers
v0x21de9f0_0 .net "BxorSub", 0 0, L_0x223a280;  1 drivers
v0x21deab0_0 .net "a", 0 0, L_0x223c310;  alias, 1 drivers
v0x21deb80_0 .net "b", 0 0, L_0x223c470;  alias, 1 drivers
v0x21dec40_0 .net "carryin", 0 0, L_0x223c670;  alias, 1 drivers
v0x21ded50_0 .net "carryout", 0 0, L_0x223aa70;  alias, 1 drivers
v0x21dee10_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21def00_0 .net "res", 0 0, L_0x223a590;  alias, 1 drivers
v0x21defc0_0 .net "xAorB", 0 0, L_0x223a3e0;  1 drivers
v0x21df110_0 .net "xAorBandCin", 0 0, L_0x223aa00;  1 drivers
S_0x21e07c0 .scope generate, "genblk1[2]" "genblk1[2]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21e09b0 .param/l "i" 0 2 150, +C4<010>;
S_0x21e0a50 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21e07c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x223cae0/d .functor AND 1, L_0x223ef30, L_0x223f090, C4<1>, C4<1>;
L_0x223cae0 .delay 1 (5,5,5) L_0x223cae0/d;
L_0x223cba0/d .functor NAND 1, L_0x223ef30, L_0x223f090, C4<1>, C4<1>;
L_0x223cba0 .delay 1 (5,5,5) L_0x223cba0/d;
L_0x223bb90/d .functor OR 1, L_0x223ef30, L_0x223f090, C4<0>, C4<0>;
L_0x223bb90 .delay 1 (5,5,5) L_0x223bb90/d;
L_0x223ce20/d .functor NOR 1, L_0x223ef30, L_0x223f090, C4<0>, C4<0>;
L_0x223ce20 .delay 1 (5,5,5) L_0x223ce20/d;
L_0x223ce90/d .functor XOR 1, L_0x223ef30, L_0x223f090, C4<0>, C4<0>;
L_0x223ce90 .delay 1 (5,5,5) L_0x223ce90/d;
L_0x223d8a0/d .functor NOT 1, L_0x223f2d0, C4<0>, C4<0>, C4<0>;
L_0x223d8a0 .delay 1 (5,5,5) L_0x223d8a0/d;
L_0x223da00/d .functor NOT 1, L_0x223f400, C4<0>, C4<0>, C4<0>;
L_0x223da00 .delay 1 (5,5,5) L_0x223da00/d;
L_0x223dac0/d .functor NOT 1, L_0x223f5b0, C4<0>, C4<0>, C4<0>;
L_0x223dac0 .delay 1 (5,5,5) L_0x223dac0/d;
L_0x223dc70/d .functor AND 1, L_0x223d1c0, L_0x223d8a0, L_0x223da00, L_0x223dac0;
L_0x223dc70 .delay 1 (5,5,5) L_0x223dc70/d;
L_0x223de20/d .functor AND 1, L_0x223d1c0, L_0x223f2d0, L_0x223da00, L_0x223dac0;
L_0x223de20 .delay 1 (5,5,5) L_0x223de20/d;
L_0x223e030/d .functor AND 1, L_0x223ce90, L_0x223d8a0, L_0x223f400, L_0x223dac0;
L_0x223e030 .delay 1 (5,5,5) L_0x223e030/d;
L_0x223e210/d .functor AND 1, L_0x223d1c0, L_0x223f2d0, L_0x223f400, L_0x223dac0;
L_0x223e210 .delay 1 (5,5,5) L_0x223e210/d;
L_0x223e3e0/d .functor AND 1, L_0x223cae0, L_0x223d8a0, L_0x223da00, L_0x223f5b0;
L_0x223e3e0 .delay 1 (5,5,5) L_0x223e3e0/d;
L_0x223e5c0/d .functor AND 1, L_0x223cba0, L_0x223f2d0, L_0x223da00, L_0x223f5b0;
L_0x223e5c0 .delay 1 (5,5,5) L_0x223e5c0/d;
L_0x223e370/d .functor AND 1, L_0x223ce20, L_0x223d8a0, L_0x223f400, L_0x223f5b0;
L_0x223e370 .delay 1 (5,5,5) L_0x223e370/d;
L_0x223e9a0/d .functor AND 1, L_0x223bb90, L_0x223f2d0, L_0x223f400, L_0x223f5b0;
L_0x223e9a0 .delay 1 (5,5,5) L_0x223e9a0/d;
L_0x223eb40/0/0 .functor OR 1, L_0x223dc70, L_0x223de20, L_0x223e030, L_0x223e3e0;
L_0x223eb40/0/4 .functor OR 1, L_0x223e5c0, L_0x223e370, L_0x223e9a0, L_0x223e210;
L_0x223eb40/d .functor OR 1, L_0x223eb40/0/0, L_0x223eb40/0/4, C4<0>, C4<0>;
L_0x223eb40 .delay 1 (5,5,5) L_0x223eb40/d;
v0x21e19e0_0 .net "a", 0 0, L_0x223ef30;  1 drivers
v0x21e1aa0_0 .net "addSub", 0 0, L_0x223d1c0;  1 drivers
v0x21e1b70_0 .net "andRes", 0 0, L_0x223cae0;  1 drivers
v0x21e1c40_0 .net "b", 0 0, L_0x223f090;  1 drivers
v0x21e1d10_0 .net "carryIn", 0 0, L_0x223cd50;  1 drivers
v0x21e1db0_0 .net "carryOut", 0 0, L_0x223d6a0;  1 drivers
v0x21e1e80_0 .net "initialResult", 0 0, L_0x223eb40;  1 drivers
v0x21e1f20_0 .net "isAdd", 0 0, L_0x223dc70;  1 drivers
v0x21e1fc0_0 .net "isAnd", 0 0, L_0x223e3e0;  1 drivers
v0x21e20f0_0 .net "isNand", 0 0, L_0x223e5c0;  1 drivers
v0x21e2190_0 .net "isNor", 0 0, L_0x223e370;  1 drivers
v0x21e2230_0 .net "isOr", 0 0, L_0x223e9a0;  1 drivers
v0x21e22f0_0 .net "isSLT", 0 0, L_0x223e210;  1 drivers
v0x21e23b0_0 .net "isSub", 0 0, L_0x223de20;  1 drivers
v0x21e2470_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e2510_0 .net "isXor", 0 0, L_0x223e030;  1 drivers
v0x21e25d0_0 .net "nandRes", 0 0, L_0x223cba0;  1 drivers
v0x21e2780_0 .net "norRes", 0 0, L_0x223ce20;  1 drivers
v0x21e2820_0 .net "orRes", 0 0, L_0x223bb90;  1 drivers
v0x21e28c0_0 .net "s0", 0 0, L_0x223f2d0;  1 drivers
v0x21e2960_0 .net "s0inv", 0 0, L_0x223d8a0;  1 drivers
v0x21e2a20_0 .net "s1", 0 0, L_0x223f400;  1 drivers
v0x21e2ae0_0 .net "s1inv", 0 0, L_0x223da00;  1 drivers
v0x21e2ba0_0 .net "s2", 0 0, L_0x223f5b0;  1 drivers
v0x21e2c60_0 .net "s2inv", 0 0, L_0x223dac0;  1 drivers
v0x21e2d20_0 .net "xorRes", 0 0, L_0x223ce90;  1 drivers
S_0x21e0d50 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21e0a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x223cff0/d .functor XOR 1, L_0x223f090, L_0x228fb40, C4<0>, C4<0>;
L_0x223cff0 .delay 1 (5,5,5) L_0x223cff0/d;
L_0x223d060/d .functor XOR 1, L_0x223ef30, L_0x223cff0, C4<0>, C4<0>;
L_0x223d060 .delay 1 (5,5,5) L_0x223d060/d;
L_0x223d1c0/d .functor XOR 1, L_0x223d060, L_0x223cd50, C4<0>, C4<0>;
L_0x223d1c0 .delay 1 (5,5,5) L_0x223d1c0/d;
L_0x223d3c0/d .functor AND 1, L_0x223ef30, L_0x223cff0, C4<1>, C4<1>;
L_0x223d3c0 .delay 1 (5,5,5) L_0x223d3c0/d;
L_0x223d630/d .functor AND 1, L_0x223d060, L_0x223cd50, C4<1>, C4<1>;
L_0x223d630 .delay 1 (5,5,5) L_0x223d630/d;
L_0x223d6a0/d .functor OR 1, L_0x223d3c0, L_0x223d630, C4<0>, C4<0>;
L_0x223d6a0 .delay 1 (5,5,5) L_0x223d6a0/d;
v0x21e0fe0_0 .net "AandB", 0 0, L_0x223d3c0;  1 drivers
v0x21e10c0_0 .net "BxorSub", 0 0, L_0x223cff0;  1 drivers
v0x21e1180_0 .net "a", 0 0, L_0x223ef30;  alias, 1 drivers
v0x21e1250_0 .net "b", 0 0, L_0x223f090;  alias, 1 drivers
v0x21e1310_0 .net "carryin", 0 0, L_0x223cd50;  alias, 1 drivers
v0x21e1420_0 .net "carryout", 0 0, L_0x223d6a0;  alias, 1 drivers
v0x21e14e0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e1610_0 .net "res", 0 0, L_0x223d1c0;  alias, 1 drivers
v0x21e16d0_0 .net "xAorB", 0 0, L_0x223d060;  1 drivers
v0x21e1820_0 .net "xAorBandCin", 0 0, L_0x223d630;  1 drivers
S_0x21e2f00 .scope generate, "genblk1[3]" "genblk1[3]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21deeb0 .param/l "i" 0 2 150, +C4<011>;
S_0x21e3130 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21e2f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x223ca70/d .functor AND 1, L_0x2241a40, L_0x2241c30, C4<1>, C4<1>;
L_0x223ca70 .delay 1 (5,5,5) L_0x223ca70/d;
L_0x223f6f0/d .functor NAND 1, L_0x2241a40, L_0x2241c30, C4<1>, C4<1>;
L_0x223f6f0 .delay 1 (5,5,5) L_0x223f6f0/d;
L_0x223f7b0/d .functor OR 1, L_0x2241a40, L_0x2241c30, C4<0>, C4<0>;
L_0x223f7b0 .delay 1 (5,5,5) L_0x223f7b0/d;
L_0x223f9a0/d .functor NOR 1, L_0x2241a40, L_0x2241c30, C4<0>, C4<0>;
L_0x223f9a0 .delay 1 (5,5,5) L_0x223f9a0/d;
L_0x223fa60/d .functor XOR 1, L_0x2241a40, L_0x2241c30, C4<0>, C4<0>;
L_0x223fa60 .delay 1 (5,5,5) L_0x223fa60/d;
L_0x22404a0/d .functor NOT 1, L_0x2241fb0, C4<0>, C4<0>, C4<0>;
L_0x22404a0 .delay 1 (5,5,5) L_0x22404a0/d;
L_0x2240600/d .functor NOT 1, L_0x2241de0, C4<0>, C4<0>, C4<0>;
L_0x2240600 .delay 1 (5,5,5) L_0x2240600/d;
L_0x22406c0/d .functor NOT 1, L_0x2242110, C4<0>, C4<0>, C4<0>;
L_0x22406c0 .delay 1 (5,5,5) L_0x22406c0/d;
L_0x2240870/d .functor AND 1, L_0x223fde0, L_0x22404a0, L_0x2240600, L_0x22406c0;
L_0x2240870 .delay 1 (5,5,5) L_0x2240870/d;
L_0x2240a20/d .functor AND 1, L_0x223fde0, L_0x2241fb0, L_0x2240600, L_0x22406c0;
L_0x2240a20 .delay 1 (5,5,5) L_0x2240a20/d;
L_0x2240bd0/d .functor AND 1, L_0x223fa60, L_0x22404a0, L_0x2241de0, L_0x22406c0;
L_0x2240bd0 .delay 1 (5,5,5) L_0x2240bd0/d;
L_0x2240dc0/d .functor AND 1, L_0x223fde0, L_0x2241fb0, L_0x2241de0, L_0x22406c0;
L_0x2240dc0 .delay 1 (5,5,5) L_0x2240dc0/d;
L_0x2240ef0/d .functor AND 1, L_0x223ca70, L_0x22404a0, L_0x2240600, L_0x2242110;
L_0x2240ef0 .delay 1 (5,5,5) L_0x2240ef0/d;
L_0x2241150/d .functor AND 1, L_0x223f6f0, L_0x2241fb0, L_0x2240600, L_0x2242110;
L_0x2241150 .delay 1 (5,5,5) L_0x2241150/d;
L_0x2240e80/d .functor AND 1, L_0x223f9a0, L_0x22404a0, L_0x2241de0, L_0x2242110;
L_0x2240e80 .delay 1 (5,5,5) L_0x2240e80/d;
L_0x22414b0/d .functor AND 1, L_0x223f7b0, L_0x2241fb0, L_0x2241de0, L_0x2242110;
L_0x22414b0 .delay 1 (5,5,5) L_0x22414b0/d;
L_0x2241650/0/0 .functor OR 1, L_0x2240870, L_0x2240a20, L_0x2240bd0, L_0x2240ef0;
L_0x2241650/0/4 .functor OR 1, L_0x2241150, L_0x2240e80, L_0x22414b0, L_0x2240dc0;
L_0x2241650/d .functor OR 1, L_0x2241650/0/0, L_0x2241650/0/4, C4<0>, C4<0>;
L_0x2241650 .delay 1 (5,5,5) L_0x2241650/d;
v0x21e4030_0 .net "a", 0 0, L_0x2241a40;  1 drivers
v0x21e40f0_0 .net "addSub", 0 0, L_0x223fde0;  1 drivers
v0x21e41c0_0 .net "andRes", 0 0, L_0x223ca70;  1 drivers
v0x21e4290_0 .net "b", 0 0, L_0x2241c30;  1 drivers
v0x21e4360_0 .net "carryIn", 0 0, L_0x223f650;  1 drivers
v0x21e4400_0 .net "carryOut", 0 0, L_0x22402a0;  1 drivers
v0x21e44d0_0 .net "initialResult", 0 0, L_0x2241650;  1 drivers
v0x21e4570_0 .net "isAdd", 0 0, L_0x2240870;  1 drivers
v0x21e4610_0 .net "isAnd", 0 0, L_0x2240ef0;  1 drivers
v0x21e4740_0 .net "isNand", 0 0, L_0x2241150;  1 drivers
v0x21e47e0_0 .net "isNor", 0 0, L_0x2240e80;  1 drivers
v0x21e4880_0 .net "isOr", 0 0, L_0x22414b0;  1 drivers
v0x21e4940_0 .net "isSLT", 0 0, L_0x2240dc0;  1 drivers
v0x21e4a00_0 .net "isSub", 0 0, L_0x2240a20;  1 drivers
v0x21e4ac0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e4b60_0 .net "isXor", 0 0, L_0x2240bd0;  1 drivers
v0x21e4c20_0 .net "nandRes", 0 0, L_0x223f6f0;  1 drivers
v0x21e4dd0_0 .net "norRes", 0 0, L_0x223f9a0;  1 drivers
v0x21e4e70_0 .net "orRes", 0 0, L_0x223f7b0;  1 drivers
v0x21e4f10_0 .net "s0", 0 0, L_0x2241fb0;  1 drivers
v0x21e4fb0_0 .net "s0inv", 0 0, L_0x22404a0;  1 drivers
v0x21e5070_0 .net "s1", 0 0, L_0x2241de0;  1 drivers
v0x21e5130_0 .net "s1inv", 0 0, L_0x2240600;  1 drivers
v0x21e51f0_0 .net "s2", 0 0, L_0x2242110;  1 drivers
v0x21e52b0_0 .net "s2inv", 0 0, L_0x22406c0;  1 drivers
v0x21e5370_0 .net "xorRes", 0 0, L_0x223fa60;  1 drivers
S_0x21e3430 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21e3130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x223fbc0/d .functor XOR 1, L_0x2241c30, L_0x228fb40, C4<0>, C4<0>;
L_0x223fbc0 .delay 1 (5,5,5) L_0x223fbc0/d;
L_0x223fc80/d .functor XOR 1, L_0x2241a40, L_0x223fbc0, C4<0>, C4<0>;
L_0x223fc80 .delay 1 (5,5,5) L_0x223fc80/d;
L_0x223fde0/d .functor XOR 1, L_0x223fc80, L_0x223f650, C4<0>, C4<0>;
L_0x223fde0 .delay 1 (5,5,5) L_0x223fde0/d;
L_0x223ffe0/d .functor AND 1, L_0x2241a40, L_0x223fbc0, C4<1>, C4<1>;
L_0x223ffe0 .delay 1 (5,5,5) L_0x223ffe0/d;
L_0x223f820/d .functor AND 1, L_0x223fc80, L_0x223f650, C4<1>, C4<1>;
L_0x223f820 .delay 1 (5,5,5) L_0x223f820/d;
L_0x22402a0/d .functor OR 1, L_0x223ffe0, L_0x223f820, C4<0>, C4<0>;
L_0x22402a0 .delay 1 (5,5,5) L_0x22402a0/d;
v0x21e36c0_0 .net "AandB", 0 0, L_0x223ffe0;  1 drivers
v0x21e37a0_0 .net "BxorSub", 0 0, L_0x223fbc0;  1 drivers
v0x21e3860_0 .net "a", 0 0, L_0x2241a40;  alias, 1 drivers
v0x21e3930_0 .net "b", 0 0, L_0x2241c30;  alias, 1 drivers
v0x21e39f0_0 .net "carryin", 0 0, L_0x223f650;  alias, 1 drivers
v0x21e3b00_0 .net "carryout", 0 0, L_0x22402a0;  alias, 1 drivers
v0x21e3bc0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e3c60_0 .net "res", 0 0, L_0x223fde0;  alias, 1 drivers
v0x21e3d20_0 .net "xAorB", 0 0, L_0x223fc80;  1 drivers
v0x21e3e70_0 .net "xAorBandCin", 0 0, L_0x223f820;  1 drivers
S_0x21e5550 .scope generate, "genblk1[4]" "genblk1[4]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21e5760 .param/l "i" 0 2 150, +C4<0100>;
S_0x21e5820 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21e5550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2241ae0/d .functor AND 1, L_0x2244510, L_0x2244670, C4<1>, C4<1>;
L_0x2241ae0 .delay 1 (5,5,5) L_0x2241ae0/d;
L_0x2242050/d .functor NAND 1, L_0x2244510, L_0x2244670, C4<1>, C4<1>;
L_0x2242050 .delay 1 (5,5,5) L_0x2242050/d;
L_0x2242280/d .functor OR 1, L_0x2244510, L_0x2244670, C4<0>, C4<0>;
L_0x2242280 .delay 1 (5,5,5) L_0x2242280/d;
L_0x2242470/d .functor NOR 1, L_0x2244510, L_0x2244670, C4<0>, C4<0>;
L_0x2242470 .delay 1 (5,5,5) L_0x2242470/d;
L_0x2242530/d .functor XOR 1, L_0x2244510, L_0x2244670, C4<0>, C4<0>;
L_0x2242530 .delay 1 (5,5,5) L_0x2242530/d;
L_0x2242f70/d .functor NOT 1, L_0x2244900, C4<0>, C4<0>, C4<0>;
L_0x2242f70 .delay 1 (5,5,5) L_0x2242f70/d;
L_0x22430d0/d .functor NOT 1, L_0x2244820, C4<0>, C4<0>, C4<0>;
L_0x22430d0 .delay 1 (5,5,5) L_0x22430d0/d;
L_0x2243190/d .functor NOT 1, L_0x2244a90, C4<0>, C4<0>, C4<0>;
L_0x2243190 .delay 1 (5,5,5) L_0x2243190/d;
L_0x2243340/d .functor AND 1, L_0x22428b0, L_0x2242f70, L_0x22430d0, L_0x2243190;
L_0x2243340 .delay 1 (5,5,5) L_0x2243340/d;
L_0x22434f0/d .functor AND 1, L_0x22428b0, L_0x2244900, L_0x22430d0, L_0x2243190;
L_0x22434f0 .delay 1 (5,5,5) L_0x22434f0/d;
L_0x22436a0/d .functor AND 1, L_0x2242530, L_0x2242f70, L_0x2244820, L_0x2243190;
L_0x22436a0 .delay 1 (5,5,5) L_0x22436a0/d;
L_0x2243890/d .functor AND 1, L_0x22428b0, L_0x2244900, L_0x2244820, L_0x2243190;
L_0x2243890 .delay 1 (5,5,5) L_0x2243890/d;
L_0x22439c0/d .functor AND 1, L_0x2241ae0, L_0x2242f70, L_0x22430d0, L_0x2244a90;
L_0x22439c0 .delay 1 (5,5,5) L_0x22439c0/d;
L_0x2243c20/d .functor AND 1, L_0x2242050, L_0x2244900, L_0x22430d0, L_0x2244a90;
L_0x2243c20 .delay 1 (5,5,5) L_0x2243c20/d;
L_0x2243950/d .functor AND 1, L_0x2242470, L_0x2242f70, L_0x2244820, L_0x2244a90;
L_0x2243950 .delay 1 (5,5,5) L_0x2243950/d;
L_0x2243f80/d .functor AND 1, L_0x2242280, L_0x2244900, L_0x2244820, L_0x2244a90;
L_0x2243f80 .delay 1 (5,5,5) L_0x2243f80/d;
L_0x2244120/0/0 .functor OR 1, L_0x2243340, L_0x22434f0, L_0x22436a0, L_0x22439c0;
L_0x2244120/0/4 .functor OR 1, L_0x2243c20, L_0x2243950, L_0x2243f80, L_0x2243890;
L_0x2244120/d .functor OR 1, L_0x2244120/0/0, L_0x2244120/0/4, C4<0>, C4<0>;
L_0x2244120 .delay 1 (5,5,5) L_0x2244120/d;
v0x21e6780_0 .net "a", 0 0, L_0x2244510;  1 drivers
v0x21e6840_0 .net "addSub", 0 0, L_0x22428b0;  1 drivers
v0x21e6910_0 .net "andRes", 0 0, L_0x2241ae0;  1 drivers
v0x21e69e0_0 .net "b", 0 0, L_0x2244670;  1 drivers
v0x21e6ab0_0 .net "carryIn", 0 0, L_0x22421b0;  1 drivers
v0x21e6b50_0 .net "carryOut", 0 0, L_0x2242d70;  1 drivers
v0x21e6c20_0 .net "initialResult", 0 0, L_0x2244120;  1 drivers
v0x21e6cc0_0 .net "isAdd", 0 0, L_0x2243340;  1 drivers
v0x21e6d60_0 .net "isAnd", 0 0, L_0x22439c0;  1 drivers
v0x21e6e90_0 .net "isNand", 0 0, L_0x2243c20;  1 drivers
v0x21e6f30_0 .net "isNor", 0 0, L_0x2243950;  1 drivers
v0x21e6fd0_0 .net "isOr", 0 0, L_0x2243f80;  1 drivers
v0x21e7090_0 .net "isSLT", 0 0, L_0x2243890;  1 drivers
v0x21e7150_0 .net "isSub", 0 0, L_0x22434f0;  1 drivers
v0x21e7210_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e72b0_0 .net "isXor", 0 0, L_0x22436a0;  1 drivers
v0x21e7370_0 .net "nandRes", 0 0, L_0x2242050;  1 drivers
v0x21e7520_0 .net "norRes", 0 0, L_0x2242470;  1 drivers
v0x21e75c0_0 .net "orRes", 0 0, L_0x2242280;  1 drivers
v0x21e7660_0 .net "s0", 0 0, L_0x2244900;  1 drivers
v0x21e7700_0 .net "s0inv", 0 0, L_0x2242f70;  1 drivers
v0x21e77c0_0 .net "s1", 0 0, L_0x2244820;  1 drivers
v0x21e7880_0 .net "s1inv", 0 0, L_0x22430d0;  1 drivers
v0x21e7940_0 .net "s2", 0 0, L_0x2244a90;  1 drivers
v0x21e7a00_0 .net "s2inv", 0 0, L_0x2243190;  1 drivers
v0x21e7ac0_0 .net "xorRes", 0 0, L_0x2242530;  1 drivers
S_0x21e5b20 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21e5820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2242690/d .functor XOR 1, L_0x2244670, L_0x228fb40, C4<0>, C4<0>;
L_0x2242690 .delay 1 (5,5,5) L_0x2242690/d;
L_0x2242750/d .functor XOR 1, L_0x2244510, L_0x2242690, C4<0>, C4<0>;
L_0x2242750 .delay 1 (5,5,5) L_0x2242750/d;
L_0x22428b0/d .functor XOR 1, L_0x2242750, L_0x22421b0, C4<0>, C4<0>;
L_0x22428b0 .delay 1 (5,5,5) L_0x22428b0/d;
L_0x2242ab0/d .functor AND 1, L_0x2244510, L_0x2242690, C4<1>, C4<1>;
L_0x2242ab0 .delay 1 (5,5,5) L_0x2242ab0/d;
L_0x22422f0/d .functor AND 1, L_0x2242750, L_0x22421b0, C4<1>, C4<1>;
L_0x22422f0 .delay 1 (5,5,5) L_0x22422f0/d;
L_0x2242d70/d .functor OR 1, L_0x2242ab0, L_0x22422f0, C4<0>, C4<0>;
L_0x2242d70 .delay 1 (5,5,5) L_0x2242d70/d;
v0x21e5db0_0 .net "AandB", 0 0, L_0x2242ab0;  1 drivers
v0x21e5e90_0 .net "BxorSub", 0 0, L_0x2242690;  1 drivers
v0x21e5f50_0 .net "a", 0 0, L_0x2244510;  alias, 1 drivers
v0x21e5ff0_0 .net "b", 0 0, L_0x2244670;  alias, 1 drivers
v0x21e60b0_0 .net "carryin", 0 0, L_0x22421b0;  alias, 1 drivers
v0x21e61c0_0 .net "carryout", 0 0, L_0x2242d70;  alias, 1 drivers
v0x21e6280_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e6430_0 .net "res", 0 0, L_0x22428b0;  alias, 1 drivers
v0x21e64d0_0 .net "xAorB", 0 0, L_0x2242750;  1 drivers
v0x21e6600_0 .net "xAorBandCin", 0 0, L_0x22422f0;  1 drivers
S_0x21e7ca0 .scope generate, "genblk1[5]" "genblk1[5]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21e7e60 .param/l "i" 0 2 150, +C4<0101>;
S_0x21e7f20 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21e7ca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x22445b0/d .functor AND 1, L_0x2246f80, L_0x22470e0, C4<1>, C4<1>;
L_0x22445b0 .delay 1 (5,5,5) L_0x22445b0/d;
L_0x2244c30/d .functor NAND 1, L_0x2246f80, L_0x22470e0, C4<1>, C4<1>;
L_0x2244c30 .delay 1 (5,5,5) L_0x2244c30/d;
L_0x2244cf0/d .functor OR 1, L_0x2246f80, L_0x22470e0, C4<0>, C4<0>;
L_0x2244cf0 .delay 1 (5,5,5) L_0x2244cf0/d;
L_0x2244ee0/d .functor NOR 1, L_0x2246f80, L_0x22470e0, C4<0>, C4<0>;
L_0x2244ee0 .delay 1 (5,5,5) L_0x2244ee0/d;
L_0x2244fa0/d .functor XOR 1, L_0x2246f80, L_0x22470e0, C4<0>, C4<0>;
L_0x2244fa0 .delay 1 (5,5,5) L_0x2244fa0/d;
L_0x22459e0/d .functor NOT 1, L_0x22473a0, C4<0>, C4<0>, C4<0>;
L_0x22459e0 .delay 1 (5,5,5) L_0x22459e0/d;
L_0x2245b40/d .functor NOT 1, L_0x223f4a0, C4<0>, C4<0>, C4<0>;
L_0x2245b40 .delay 1 (5,5,5) L_0x2245b40/d;
L_0x2245c00/d .functor NOT 1, L_0x2247290, C4<0>, C4<0>, C4<0>;
L_0x2245c00 .delay 1 (5,5,5) L_0x2245c00/d;
L_0x2245db0/d .functor AND 1, L_0x2245320, L_0x22459e0, L_0x2245b40, L_0x2245c00;
L_0x2245db0 .delay 1 (5,5,5) L_0x2245db0/d;
L_0x2245f60/d .functor AND 1, L_0x2245320, L_0x22473a0, L_0x2245b40, L_0x2245c00;
L_0x2245f60 .delay 1 (5,5,5) L_0x2245f60/d;
L_0x2246110/d .functor AND 1, L_0x2244fa0, L_0x22459e0, L_0x223f4a0, L_0x2245c00;
L_0x2246110 .delay 1 (5,5,5) L_0x2246110/d;
L_0x2246300/d .functor AND 1, L_0x2245320, L_0x22473a0, L_0x223f4a0, L_0x2245c00;
L_0x2246300 .delay 1 (5,5,5) L_0x2246300/d;
L_0x2246430/d .functor AND 1, L_0x22445b0, L_0x22459e0, L_0x2245b40, L_0x2247290;
L_0x2246430 .delay 1 (5,5,5) L_0x2246430/d;
L_0x2246690/d .functor AND 1, L_0x2244c30, L_0x22473a0, L_0x2245b40, L_0x2247290;
L_0x2246690 .delay 1 (5,5,5) L_0x2246690/d;
L_0x22463c0/d .functor AND 1, L_0x2244ee0, L_0x22459e0, L_0x223f4a0, L_0x2247290;
L_0x22463c0 .delay 1 (5,5,5) L_0x22463c0/d;
L_0x22469f0/d .functor AND 1, L_0x2244cf0, L_0x22473a0, L_0x223f4a0, L_0x2247290;
L_0x22469f0 .delay 1 (5,5,5) L_0x22469f0/d;
L_0x2246b90/0/0 .functor OR 1, L_0x2245db0, L_0x2245f60, L_0x2246110, L_0x2246430;
L_0x2246b90/0/4 .functor OR 1, L_0x2246690, L_0x22463c0, L_0x22469f0, L_0x2246300;
L_0x2246b90/d .functor OR 1, L_0x2246b90/0/0, L_0x2246b90/0/4, C4<0>, C4<0>;
L_0x2246b90 .delay 1 (5,5,5) L_0x2246b90/d;
v0x21e8e20_0 .net "a", 0 0, L_0x2246f80;  1 drivers
v0x21e8ee0_0 .net "addSub", 0 0, L_0x2245320;  1 drivers
v0x21e8fb0_0 .net "andRes", 0 0, L_0x22445b0;  1 drivers
v0x21e9080_0 .net "b", 0 0, L_0x22470e0;  1 drivers
v0x21e9150_0 .net "carryIn", 0 0, L_0x2244b30;  1 drivers
v0x21e91f0_0 .net "carryOut", 0 0, L_0x22457e0;  1 drivers
v0x21e92c0_0 .net "initialResult", 0 0, L_0x2246b90;  1 drivers
v0x21e9360_0 .net "isAdd", 0 0, L_0x2245db0;  1 drivers
v0x21e9400_0 .net "isAnd", 0 0, L_0x2246430;  1 drivers
v0x21e9530_0 .net "isNand", 0 0, L_0x2246690;  1 drivers
v0x21e95d0_0 .net "isNor", 0 0, L_0x22463c0;  1 drivers
v0x21e9670_0 .net "isOr", 0 0, L_0x22469f0;  1 drivers
v0x21e9730_0 .net "isSLT", 0 0, L_0x2246300;  1 drivers
v0x21e97f0_0 .net "isSub", 0 0, L_0x2245f60;  1 drivers
v0x21e98b0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e9950_0 .net "isXor", 0 0, L_0x2246110;  1 drivers
v0x21e9a10_0 .net "nandRes", 0 0, L_0x2244c30;  1 drivers
v0x21e9bc0_0 .net "norRes", 0 0, L_0x2244ee0;  1 drivers
v0x21e9c60_0 .net "orRes", 0 0, L_0x2244cf0;  1 drivers
v0x21e9d00_0 .net "s0", 0 0, L_0x22473a0;  1 drivers
v0x21e9da0_0 .net "s0inv", 0 0, L_0x22459e0;  1 drivers
v0x21e9e60_0 .net "s1", 0 0, L_0x223f4a0;  1 drivers
v0x21e9f20_0 .net "s1inv", 0 0, L_0x2245b40;  1 drivers
v0x21e9fe0_0 .net "s2", 0 0, L_0x2247290;  1 drivers
v0x21ea0a0_0 .net "s2inv", 0 0, L_0x2245c00;  1 drivers
v0x21ea160_0 .net "xorRes", 0 0, L_0x2244fa0;  1 drivers
S_0x21e8220 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21e7f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2245100/d .functor XOR 1, L_0x22470e0, L_0x228fb40, C4<0>, C4<0>;
L_0x2245100 .delay 1 (5,5,5) L_0x2245100/d;
L_0x22451c0/d .functor XOR 1, L_0x2246f80, L_0x2245100, C4<0>, C4<0>;
L_0x22451c0 .delay 1 (5,5,5) L_0x22451c0/d;
L_0x2245320/d .functor XOR 1, L_0x22451c0, L_0x2244b30, C4<0>, C4<0>;
L_0x2245320 .delay 1 (5,5,5) L_0x2245320/d;
L_0x2245520/d .functor AND 1, L_0x2246f80, L_0x2245100, C4<1>, C4<1>;
L_0x2245520 .delay 1 (5,5,5) L_0x2245520/d;
L_0x2244d60/d .functor AND 1, L_0x22451c0, L_0x2244b30, C4<1>, C4<1>;
L_0x2244d60 .delay 1 (5,5,5) L_0x2244d60/d;
L_0x22457e0/d .functor OR 1, L_0x2245520, L_0x2244d60, C4<0>, C4<0>;
L_0x22457e0 .delay 1 (5,5,5) L_0x22457e0/d;
v0x21e84b0_0 .net "AandB", 0 0, L_0x2245520;  1 drivers
v0x21e8590_0 .net "BxorSub", 0 0, L_0x2245100;  1 drivers
v0x21e8650_0 .net "a", 0 0, L_0x2246f80;  alias, 1 drivers
v0x21e8720_0 .net "b", 0 0, L_0x22470e0;  alias, 1 drivers
v0x21e87e0_0 .net "carryin", 0 0, L_0x2244b30;  alias, 1 drivers
v0x21e88f0_0 .net "carryout", 0 0, L_0x22457e0;  alias, 1 drivers
v0x21e89b0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e8a50_0 .net "res", 0 0, L_0x2245320;  alias, 1 drivers
v0x21e8b10_0 .net "xAorB", 0 0, L_0x22451c0;  1 drivers
v0x21e8c60_0 .net "xAorBandCin", 0 0, L_0x2244d60;  1 drivers
S_0x21ea340 .scope generate, "genblk1[6]" "genblk1[6]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21ea500 .param/l "i" 0 2 150, +C4<0110>;
S_0x21ea5c0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21ea340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2247020/d .functor AND 1, L_0x2249bb0, L_0x2249d10, C4<1>, C4<1>;
L_0x2247020 .delay 1 (5,5,5) L_0x2247020/d;
L_0x2247780/d .functor NAND 1, L_0x2249bb0, L_0x2249d10, C4<1>, C4<1>;
L_0x2247780 .delay 1 (5,5,5) L_0x2247780/d;
L_0x2247840/d .functor OR 1, L_0x2249bb0, L_0x2249d10, C4<0>, C4<0>;
L_0x2247840 .delay 1 (5,5,5) L_0x2247840/d;
L_0x2247a30/d .functor NOR 1, L_0x2249bb0, L_0x2249d10, C4<0>, C4<0>;
L_0x2247a30 .delay 1 (5,5,5) L_0x2247a30/d;
L_0x2247b90/d .functor XOR 1, L_0x2249bb0, L_0x2249d10, C4<0>, C4<0>;
L_0x2247b90 .delay 1 (5,5,5) L_0x2247b90/d;
L_0x2248580/d .functor NOT 1, L_0x224a000, C4<0>, C4<0>, C4<0>;
L_0x2248580 .delay 1 (5,5,5) L_0x2248580/d;
L_0x22486e0/d .functor NOT 1, L_0x2249ec0, C4<0>, C4<0>, C4<0>;
L_0x22486e0 .delay 1 (5,5,5) L_0x22486e0/d;
L_0x22487a0/d .functor NOT 1, L_0x2249f60, C4<0>, C4<0>, C4<0>;
L_0x22487a0 .delay 1 (5,5,5) L_0x22487a0/d;
L_0x2248950/d .functor AND 1, L_0x2247ec0, L_0x2248580, L_0x22486e0, L_0x22487a0;
L_0x2248950 .delay 1 (5,5,5) L_0x2248950/d;
L_0x2248b00/d .functor AND 1, L_0x2247ec0, L_0x224a000, L_0x22486e0, L_0x22487a0;
L_0x2248b00 .delay 1 (5,5,5) L_0x2248b00/d;
L_0x2248cb0/d .functor AND 1, L_0x2247b90, L_0x2248580, L_0x2249ec0, L_0x22487a0;
L_0x2248cb0 .delay 1 (5,5,5) L_0x2248cb0/d;
L_0x2248ea0/d .functor AND 1, L_0x2247ec0, L_0x224a000, L_0x2249ec0, L_0x22487a0;
L_0x2248ea0 .delay 1 (5,5,5) L_0x2248ea0/d;
L_0x2248fd0/d .functor AND 1, L_0x2247020, L_0x2248580, L_0x22486e0, L_0x2249f60;
L_0x2248fd0 .delay 1 (5,5,5) L_0x2248fd0/d;
L_0x2249260/d .functor AND 1, L_0x2247780, L_0x224a000, L_0x22486e0, L_0x2249f60;
L_0x2249260 .delay 1 (5,5,5) L_0x2249260/d;
L_0x2248f60/d .functor AND 1, L_0x2247a30, L_0x2248580, L_0x2249ec0, L_0x2249f60;
L_0x2248f60 .delay 1 (5,5,5) L_0x2248f60/d;
L_0x22495f0/d .functor AND 1, L_0x2247840, L_0x224a000, L_0x2249ec0, L_0x2249f60;
L_0x22495f0 .delay 1 (5,5,5) L_0x22495f0/d;
L_0x22497c0/0/0 .functor OR 1, L_0x2248950, L_0x2248b00, L_0x2248cb0, L_0x2248fd0;
L_0x22497c0/0/4 .functor OR 1, L_0x2249260, L_0x2248f60, L_0x22495f0, L_0x2248ea0;
L_0x22497c0/d .functor OR 1, L_0x22497c0/0/0, L_0x22497c0/0/4, C4<0>, C4<0>;
L_0x22497c0 .delay 1 (5,5,5) L_0x22497c0/d;
v0x21eb4a0_0 .net "a", 0 0, L_0x2249bb0;  1 drivers
v0x21eb590_0 .net "addSub", 0 0, L_0x2247ec0;  1 drivers
v0x21eb660_0 .net "andRes", 0 0, L_0x2247020;  1 drivers
v0x21eb730_0 .net "b", 0 0, L_0x2249d10;  1 drivers
v0x21eb800_0 .net "carryIn", 0 0, L_0x2247650;  1 drivers
v0x21eb8a0_0 .net "carryOut", 0 0, L_0x2248380;  1 drivers
v0x21eb970_0 .net "initialResult", 0 0, L_0x22497c0;  1 drivers
v0x21eba10_0 .net "isAdd", 0 0, L_0x2248950;  1 drivers
v0x21ebab0_0 .net "isAnd", 0 0, L_0x2248fd0;  1 drivers
v0x21ebbe0_0 .net "isNand", 0 0, L_0x2249260;  1 drivers
v0x21ebc80_0 .net "isNor", 0 0, L_0x2248f60;  1 drivers
v0x21ebd40_0 .net "isOr", 0 0, L_0x22495f0;  1 drivers
v0x21ebe00_0 .net "isSLT", 0 0, L_0x2248ea0;  1 drivers
v0x21ebec0_0 .net "isSub", 0 0, L_0x2248b00;  1 drivers
v0x21ebf80_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21ec020_0 .net "isXor", 0 0, L_0x2248cb0;  1 drivers
v0x21ec0e0_0 .net "nandRes", 0 0, L_0x2247780;  1 drivers
v0x21ec290_0 .net "norRes", 0 0, L_0x2247a30;  1 drivers
v0x21ec330_0 .net "orRes", 0 0, L_0x2247840;  1 drivers
v0x21ec3d0_0 .net "s0", 0 0, L_0x224a000;  1 drivers
v0x21ec470_0 .net "s0inv", 0 0, L_0x2248580;  1 drivers
v0x21ec530_0 .net "s1", 0 0, L_0x2249ec0;  1 drivers
v0x21ec5f0_0 .net "s1inv", 0 0, L_0x22486e0;  1 drivers
v0x21ec6b0_0 .net "s2", 0 0, L_0x2249f60;  1 drivers
v0x21ec770_0 .net "s2inv", 0 0, L_0x22487a0;  1 drivers
v0x21ec830_0 .net "xorRes", 0 0, L_0x2247b90;  1 drivers
S_0x21ea8c0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21ea5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2247c50/d .functor XOR 1, L_0x2249d10, L_0x228fb40, C4<0>, C4<0>;
L_0x2247c50 .delay 1 (5,5,5) L_0x2247c50/d;
L_0x2247db0/d .functor XOR 1, L_0x2249bb0, L_0x2247c50, C4<0>, C4<0>;
L_0x2247db0 .delay 1 (5,5,5) L_0x2247db0/d;
L_0x2247ec0/d .functor XOR 1, L_0x2247db0, L_0x2247650, C4<0>, C4<0>;
L_0x2247ec0 .delay 1 (5,5,5) L_0x2247ec0/d;
L_0x22480c0/d .functor AND 1, L_0x2249bb0, L_0x2247c50, C4<1>, C4<1>;
L_0x22480c0 .delay 1 (5,5,5) L_0x22480c0/d;
L_0x22478b0/d .functor AND 1, L_0x2247db0, L_0x2247650, C4<1>, C4<1>;
L_0x22478b0 .delay 1 (5,5,5) L_0x22478b0/d;
L_0x2248380/d .functor OR 1, L_0x22480c0, L_0x22478b0, C4<0>, C4<0>;
L_0x2248380 .delay 1 (5,5,5) L_0x2248380/d;
v0x21eab50_0 .net "AandB", 0 0, L_0x22480c0;  1 drivers
v0x21eac30_0 .net "BxorSub", 0 0, L_0x2247c50;  1 drivers
v0x21eacf0_0 .net "a", 0 0, L_0x2249bb0;  alias, 1 drivers
v0x21eadc0_0 .net "b", 0 0, L_0x2249d10;  alias, 1 drivers
v0x21eae80_0 .net "carryin", 0 0, L_0x2247650;  alias, 1 drivers
v0x21eaf90_0 .net "carryout", 0 0, L_0x2248380;  alias, 1 drivers
v0x21eb030_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21eb0d0_0 .net "res", 0 0, L_0x2247ec0;  alias, 1 drivers
v0x21eb190_0 .net "xAorB", 0 0, L_0x2247db0;  1 drivers
v0x21eb2e0_0 .net "xAorBandCin", 0 0, L_0x22478b0;  1 drivers
S_0x21eca10 .scope generate, "genblk1[7]" "genblk1[7]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21ecbd0 .param/l "i" 0 2 150, +C4<0111>;
S_0x21ecc90 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21eca10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2249c50/d .functor AND 1, L_0x224c600, L_0x224c870, C4<1>, C4<1>;
L_0x2249c50 .delay 1 (5,5,5) L_0x2249c50/d;
L_0x224a250/d .functor NAND 1, L_0x224c600, L_0x224c870, C4<1>, C4<1>;
L_0x224a250 .delay 1 (5,5,5) L_0x224a250/d;
L_0x224a3b0/d .functor OR 1, L_0x224c600, L_0x224c870, C4<0>, C4<0>;
L_0x224a3b0 .delay 1 (5,5,5) L_0x224a3b0/d;
L_0x224a540/d .functor NOR 1, L_0x224c600, L_0x224c870, C4<0>, C4<0>;
L_0x224a540 .delay 1 (5,5,5) L_0x224a540/d;
L_0x224a600/d .functor XOR 1, L_0x224c600, L_0x224c870, C4<0>, C4<0>;
L_0x224a600 .delay 1 (5,5,5) L_0x224a600/d;
L_0x224b060/d .functor NOT 1, L_0x224a140, C4<0>, C4<0>, C4<0>;
L_0x224b060 .delay 1 (5,5,5) L_0x224b060/d;
L_0x224b1c0/d .functor NOT 1, L_0x224cb30, C4<0>, C4<0>, C4<0>;
L_0x224b1c0 .delay 1 (5,5,5) L_0x224b1c0/d;
L_0x224b280/d .functor NOT 1, L_0x224cbd0, C4<0>, C4<0>, C4<0>;
L_0x224b280 .delay 1 (5,5,5) L_0x224b280/d;
L_0x224b430/d .functor AND 1, L_0x224a980, L_0x224b060, L_0x224b1c0, L_0x224b280;
L_0x224b430 .delay 1 (5,5,5) L_0x224b430/d;
L_0x224b5e0/d .functor AND 1, L_0x224a980, L_0x224a140, L_0x224b1c0, L_0x224b280;
L_0x224b5e0 .delay 1 (5,5,5) L_0x224b5e0/d;
L_0x224b790/d .functor AND 1, L_0x224a600, L_0x224b060, L_0x224cb30, L_0x224b280;
L_0x224b790 .delay 1 (5,5,5) L_0x224b790/d;
L_0x224b980/d .functor AND 1, L_0x224a980, L_0x224a140, L_0x224cb30, L_0x224b280;
L_0x224b980 .delay 1 (5,5,5) L_0x224b980/d;
L_0x224bab0/d .functor AND 1, L_0x2249c50, L_0x224b060, L_0x224b1c0, L_0x224cbd0;
L_0x224bab0 .delay 1 (5,5,5) L_0x224bab0/d;
L_0x224bd10/d .functor AND 1, L_0x224a250, L_0x224a140, L_0x224b1c0, L_0x224cbd0;
L_0x224bd10 .delay 1 (5,5,5) L_0x224bd10/d;
L_0x224ba40/d .functor AND 1, L_0x224a540, L_0x224b060, L_0x224cb30, L_0x224cbd0;
L_0x224ba40 .delay 1 (5,5,5) L_0x224ba40/d;
L_0x224c070/d .functor AND 1, L_0x224a3b0, L_0x224a140, L_0x224cb30, L_0x224cbd0;
L_0x224c070 .delay 1 (5,5,5) L_0x224c070/d;
L_0x224c210/0/0 .functor OR 1, L_0x224b430, L_0x224b5e0, L_0x224b790, L_0x224bab0;
L_0x224c210/0/4 .functor OR 1, L_0x224bd10, L_0x224ba40, L_0x224c070, L_0x224b980;
L_0x224c210/d .functor OR 1, L_0x224c210/0/0, L_0x224c210/0/4, C4<0>, C4<0>;
L_0x224c210 .delay 1 (5,5,5) L_0x224c210/d;
v0x21edb60_0 .net "a", 0 0, L_0x224c600;  1 drivers
v0x21edc20_0 .net "addSub", 0 0, L_0x224a980;  1 drivers
v0x21edcf0_0 .net "andRes", 0 0, L_0x2249c50;  1 drivers
v0x21eddc0_0 .net "b", 0 0, L_0x224c870;  1 drivers
v0x21ede90_0 .net "carryIn", 0 0, L_0x224a0a0;  1 drivers
v0x21edf30_0 .net "carryOut", 0 0, L_0x224ae60;  1 drivers
v0x21ee000_0 .net "initialResult", 0 0, L_0x224c210;  1 drivers
v0x21ee0a0_0 .net "isAdd", 0 0, L_0x224b430;  1 drivers
v0x21ee140_0 .net "isAnd", 0 0, L_0x224bab0;  1 drivers
v0x21ee270_0 .net "isNand", 0 0, L_0x224bd10;  1 drivers
v0x21ee310_0 .net "isNor", 0 0, L_0x224ba40;  1 drivers
v0x21ee3b0_0 .net "isOr", 0 0, L_0x224c070;  1 drivers
v0x21ee470_0 .net "isSLT", 0 0, L_0x224b980;  1 drivers
v0x21ee530_0 .net "isSub", 0 0, L_0x224b5e0;  1 drivers
v0x21ee5f0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21ee690_0 .net "isXor", 0 0, L_0x224b790;  1 drivers
v0x21ee750_0 .net "nandRes", 0 0, L_0x224a250;  1 drivers
v0x21ee900_0 .net "norRes", 0 0, L_0x224a540;  1 drivers
v0x21ee9a0_0 .net "orRes", 0 0, L_0x224a3b0;  1 drivers
v0x21eea40_0 .net "s0", 0 0, L_0x224a140;  1 drivers
v0x21eeae0_0 .net "s0inv", 0 0, L_0x224b060;  1 drivers
v0x21eeba0_0 .net "s1", 0 0, L_0x224cb30;  1 drivers
v0x21eec60_0 .net "s1inv", 0 0, L_0x224b1c0;  1 drivers
v0x21eed20_0 .net "s2", 0 0, L_0x224cbd0;  1 drivers
v0x21eede0_0 .net "s2inv", 0 0, L_0x224b280;  1 drivers
v0x21eeea0_0 .net "xorRes", 0 0, L_0x224a600;  1 drivers
S_0x21ecf90 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21ecc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x224a760/d .functor XOR 1, L_0x224c870, L_0x228fb40, C4<0>, C4<0>;
L_0x224a760 .delay 1 (5,5,5) L_0x224a760/d;
L_0x224a820/d .functor XOR 1, L_0x224c600, L_0x224a760, C4<0>, C4<0>;
L_0x224a820 .delay 1 (5,5,5) L_0x224a820/d;
L_0x224a980/d .functor XOR 1, L_0x224a820, L_0x224a0a0, C4<0>, C4<0>;
L_0x224a980 .delay 1 (5,5,5) L_0x224a980/d;
L_0x224ab80/d .functor AND 1, L_0x224c600, L_0x224a760, C4<1>, C4<1>;
L_0x224ab80 .delay 1 (5,5,5) L_0x224ab80/d;
L_0x224adf0/d .functor AND 1, L_0x224a820, L_0x224a0a0, C4<1>, C4<1>;
L_0x224adf0 .delay 1 (5,5,5) L_0x224adf0/d;
L_0x224ae60/d .functor OR 1, L_0x224ab80, L_0x224adf0, C4<0>, C4<0>;
L_0x224ae60 .delay 1 (5,5,5) L_0x224ae60/d;
v0x21ed220_0 .net "AandB", 0 0, L_0x224ab80;  1 drivers
v0x21ed300_0 .net "BxorSub", 0 0, L_0x224a760;  1 drivers
v0x21ed3c0_0 .net "a", 0 0, L_0x224c600;  alias, 1 drivers
v0x21ed460_0 .net "b", 0 0, L_0x224c870;  alias, 1 drivers
v0x21ed520_0 .net "carryin", 0 0, L_0x224a0a0;  alias, 1 drivers
v0x21ed630_0 .net "carryout", 0 0, L_0x224ae60;  alias, 1 drivers
v0x21ed6f0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21ed790_0 .net "res", 0 0, L_0x224a980;  alias, 1 drivers
v0x21ed850_0 .net "xAorB", 0 0, L_0x224a820;  1 drivers
v0x21ed9a0_0 .net "xAorBandCin", 0 0, L_0x224adf0;  1 drivers
S_0x21ef080 .scope generate, "genblk1[8]" "genblk1[8]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21e5710 .param/l "i" 0 2 150, +C4<01000>;
S_0x21ef340 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21ef080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x224c6a0/d .functor AND 1, L_0x224f220, L_0x224f380, C4<1>, C4<1>;
L_0x224c6a0 .delay 1 (5,5,5) L_0x224c6a0/d;
L_0x224cf40/d .functor NAND 1, L_0x224f220, L_0x224f380, C4<1>, C4<1>;
L_0x224cf40 .delay 1 (5,5,5) L_0x224cf40/d;
L_0x224d000/d .functor OR 1, L_0x224f220, L_0x224f380, C4<0>, C4<0>;
L_0x224d000 .delay 1 (5,5,5) L_0x224d000/d;
L_0x224d1f0/d .functor NOR 1, L_0x224f220, L_0x224f380, C4<0>, C4<0>;
L_0x224d1f0 .delay 1 (5,5,5) L_0x224d1f0/d;
L_0x224d2b0/d .functor XOR 1, L_0x224f220, L_0x224f380, C4<0>, C4<0>;
L_0x224d2b0 .delay 1 (5,5,5) L_0x224d2b0/d;
L_0x224dcf0/d .functor NOT 1, L_0x224ce50, C4<0>, C4<0>, C4<0>;
L_0x224dcf0 .delay 1 (5,5,5) L_0x224dcf0/d;
L_0x224de50/d .functor NOT 1, L_0x224f6e0, C4<0>, C4<0>, C4<0>;
L_0x224de50 .delay 1 (5,5,5) L_0x224de50/d;
L_0x223e7b0/d .functor NOT 1, L_0x224f780, C4<0>, C4<0>, C4<0>;
L_0x223e7b0 .delay 1 (5,5,5) L_0x223e7b0/d;
L_0x224df60/d .functor AND 1, L_0x224d630, L_0x224dcf0, L_0x224de50, L_0x223e7b0;
L_0x224df60 .delay 1 (5,5,5) L_0x224df60/d;
L_0x224e160/d .functor AND 1, L_0x224d630, L_0x224ce50, L_0x224de50, L_0x223e7b0;
L_0x224e160 .delay 1 (5,5,5) L_0x224e160/d;
L_0x224e370/d .functor AND 1, L_0x224d2b0, L_0x224dcf0, L_0x224f6e0, L_0x223e7b0;
L_0x224e370 .delay 1 (5,5,5) L_0x224e370/d;
L_0x224e550/d .functor AND 1, L_0x224d630, L_0x224ce50, L_0x224f6e0, L_0x223e7b0;
L_0x224e550 .delay 1 (5,5,5) L_0x224e550/d;
L_0x224e720/d .functor AND 1, L_0x224c6a0, L_0x224dcf0, L_0x224de50, L_0x224f780;
L_0x224e720 .delay 1 (5,5,5) L_0x224e720/d;
L_0x224e900/d .functor AND 1, L_0x224cf40, L_0x224ce50, L_0x224de50, L_0x224f780;
L_0x224e900 .delay 1 (5,5,5) L_0x224e900/d;
L_0x224e6b0/d .functor AND 1, L_0x224d1f0, L_0x224dcf0, L_0x224f6e0, L_0x224f780;
L_0x224e6b0 .delay 1 (5,5,5) L_0x224e6b0/d;
L_0x224ec90/d .functor AND 1, L_0x224d000, L_0x224ce50, L_0x224f6e0, L_0x224f780;
L_0x224ec90 .delay 1 (5,5,5) L_0x224ec90/d;
L_0x224ee30/0/0 .functor OR 1, L_0x224df60, L_0x224e160, L_0x224e370, L_0x224e720;
L_0x224ee30/0/4 .functor OR 1, L_0x224e900, L_0x224e6b0, L_0x224ec90, L_0x224e550;
L_0x224ee30/d .functor OR 1, L_0x224ee30/0/0, L_0x224ee30/0/4, C4<0>, C4<0>;
L_0x224ee30 .delay 1 (5,5,5) L_0x224ee30/d;
v0x21f0350_0 .net "a", 0 0, L_0x224f220;  1 drivers
v0x21f0410_0 .net "addSub", 0 0, L_0x224d630;  1 drivers
v0x21f04e0_0 .net "andRes", 0 0, L_0x224c6a0;  1 drivers
v0x21f05b0_0 .net "b", 0 0, L_0x224f380;  1 drivers
v0x21f0680_0 .net "carryIn", 0 0, L_0x224cdb0;  1 drivers
v0x21f0720_0 .net "carryOut", 0 0, L_0x224daf0;  1 drivers
v0x21f07f0_0 .net "initialResult", 0 0, L_0x224ee30;  1 drivers
v0x21f0890_0 .net "isAdd", 0 0, L_0x224df60;  1 drivers
v0x21f0930_0 .net "isAnd", 0 0, L_0x224e720;  1 drivers
v0x21f0a60_0 .net "isNand", 0 0, L_0x224e900;  1 drivers
v0x21f0b00_0 .net "isNor", 0 0, L_0x224e6b0;  1 drivers
v0x21f0ba0_0 .net "isOr", 0 0, L_0x224ec90;  1 drivers
v0x21f0c60_0 .net "isSLT", 0 0, L_0x224e550;  1 drivers
v0x21f0d20_0 .net "isSub", 0 0, L_0x224e160;  1 drivers
v0x21f0de0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f0e80_0 .net "isXor", 0 0, L_0x224e370;  1 drivers
v0x21f0f40_0 .net "nandRes", 0 0, L_0x224cf40;  1 drivers
v0x21f10f0_0 .net "norRes", 0 0, L_0x224d1f0;  1 drivers
v0x21f1190_0 .net "orRes", 0 0, L_0x224d000;  1 drivers
v0x21f1230_0 .net "s0", 0 0, L_0x224ce50;  1 drivers
v0x21f12d0_0 .net "s0inv", 0 0, L_0x224dcf0;  1 drivers
v0x21f1390_0 .net "s1", 0 0, L_0x224f6e0;  1 drivers
v0x21f1450_0 .net "s1inv", 0 0, L_0x224de50;  1 drivers
v0x21f1510_0 .net "s2", 0 0, L_0x224f780;  1 drivers
v0x21f15d0_0 .net "s2inv", 0 0, L_0x223e7b0;  1 drivers
v0x21f1690_0 .net "xorRes", 0 0, L_0x224d2b0;  1 drivers
S_0x21ef640 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21ef340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x224d410/d .functor XOR 1, L_0x224f380, L_0x228fb40, C4<0>, C4<0>;
L_0x224d410 .delay 1 (5,5,5) L_0x224d410/d;
L_0x224d4d0/d .functor XOR 1, L_0x224f220, L_0x224d410, C4<0>, C4<0>;
L_0x224d4d0 .delay 1 (5,5,5) L_0x224d4d0/d;
L_0x224d630/d .functor XOR 1, L_0x224d4d0, L_0x224cdb0, C4<0>, C4<0>;
L_0x224d630 .delay 1 (5,5,5) L_0x224d630/d;
L_0x224d830/d .functor AND 1, L_0x224f220, L_0x224d410, C4<1>, C4<1>;
L_0x224d830 .delay 1 (5,5,5) L_0x224d830/d;
L_0x224d070/d .functor AND 1, L_0x224d4d0, L_0x224cdb0, C4<1>, C4<1>;
L_0x224d070 .delay 1 (5,5,5) L_0x224d070/d;
L_0x224daf0/d .functor OR 1, L_0x224d830, L_0x224d070, C4<0>, C4<0>;
L_0x224daf0 .delay 1 (5,5,5) L_0x224daf0/d;
v0x21ef8d0_0 .net "AandB", 0 0, L_0x224d830;  1 drivers
v0x21ef9b0_0 .net "BxorSub", 0 0, L_0x224d410;  1 drivers
v0x21efa70_0 .net "a", 0 0, L_0x224f220;  alias, 1 drivers
v0x21efb40_0 .net "b", 0 0, L_0x224f380;  alias, 1 drivers
v0x21efc00_0 .net "carryin", 0 0, L_0x224cdb0;  alias, 1 drivers
v0x21efd10_0 .net "carryout", 0 0, L_0x224daf0;  alias, 1 drivers
v0x21efdd0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21e6320_0 .net "res", 0 0, L_0x224d630;  alias, 1 drivers
v0x21f0080_0 .net "xAorB", 0 0, L_0x224d4d0;  1 drivers
v0x21f01b0_0 .net "xAorBandCin", 0 0, L_0x224d070;  1 drivers
S_0x21f1870 .scope generate, "genblk1[9]" "genblk1[9]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21f1a30 .param/l "i" 0 2 150, +C4<01001>;
S_0x21f1af0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21f1870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x224f2c0/d .functor AND 1, L_0x2251c10, L_0x2251d70, C4<1>, C4<1>;
L_0x224f2c0 .delay 1 (5,5,5) L_0x224f2c0/d;
L_0x224f580/d .functor NAND 1, L_0x2251c10, L_0x2251d70, C4<1>, C4<1>;
L_0x224f580 .delay 1 (5,5,5) L_0x224f580/d;
L_0x224eaf0/d .functor OR 1, L_0x2251c10, L_0x2251d70, C4<0>, C4<0>;
L_0x224eaf0 .delay 1 (5,5,5) L_0x224eaf0/d;
L_0x224fb00/d .functor NOR 1, L_0x2251c10, L_0x2251d70, C4<0>, C4<0>;
L_0x224fb00 .delay 1 (5,5,5) L_0x224fb00/d;
L_0x224fbc0/d .functor XOR 1, L_0x2251c10, L_0x2251d70, C4<0>, C4<0>;
L_0x224fbc0 .delay 1 (5,5,5) L_0x224fbc0/d;
L_0x22505d0/d .functor NOT 1, L_0x224f8b0, C4<0>, C4<0>, C4<0>;
L_0x22505d0 .delay 1 (5,5,5) L_0x22505d0/d;
L_0x2250730/d .functor NOT 1, L_0x2252100, C4<0>, C4<0>, C4<0>;
L_0x2250730 .delay 1 (5,5,5) L_0x2250730/d;
L_0x22507f0/d .functor NOT 1, L_0x22521a0, C4<0>, C4<0>, C4<0>;
L_0x22507f0 .delay 1 (5,5,5) L_0x22507f0/d;
L_0x22509a0/d .functor AND 1, L_0x224fef0, L_0x22505d0, L_0x2250730, L_0x22507f0;
L_0x22509a0 .delay 1 (5,5,5) L_0x22509a0/d;
L_0x2250b50/d .functor AND 1, L_0x224fef0, L_0x224f8b0, L_0x2250730, L_0x22507f0;
L_0x2250b50 .delay 1 (5,5,5) L_0x2250b50/d;
L_0x2250d60/d .functor AND 1, L_0x224fbc0, L_0x22505d0, L_0x2252100, L_0x22507f0;
L_0x2250d60 .delay 1 (5,5,5) L_0x2250d60/d;
L_0x2250f40/d .functor AND 1, L_0x224fef0, L_0x224f8b0, L_0x2252100, L_0x22507f0;
L_0x2250f40 .delay 1 (5,5,5) L_0x2250f40/d;
L_0x2251110/d .functor AND 1, L_0x224f2c0, L_0x22505d0, L_0x2250730, L_0x22521a0;
L_0x2251110 .delay 1 (5,5,5) L_0x2251110/d;
L_0x22512f0/d .functor AND 1, L_0x224f580, L_0x224f8b0, L_0x2250730, L_0x22521a0;
L_0x22512f0 .delay 1 (5,5,5) L_0x22512f0/d;
L_0x22510a0/d .functor AND 1, L_0x224fb00, L_0x22505d0, L_0x2252100, L_0x22521a0;
L_0x22510a0 .delay 1 (5,5,5) L_0x22510a0/d;
L_0x2251680/d .functor AND 1, L_0x224eaf0, L_0x224f8b0, L_0x2252100, L_0x22521a0;
L_0x2251680 .delay 1 (5,5,5) L_0x2251680/d;
L_0x2251820/0/0 .functor OR 1, L_0x22509a0, L_0x2250b50, L_0x2250d60, L_0x2251110;
L_0x2251820/0/4 .functor OR 1, L_0x22512f0, L_0x22510a0, L_0x2251680, L_0x2250f40;
L_0x2251820/d .functor OR 1, L_0x2251820/0/0, L_0x2251820/0/4, C4<0>, C4<0>;
L_0x2251820 .delay 1 (5,5,5) L_0x2251820/d;
v0x21f29f0_0 .net "a", 0 0, L_0x2251c10;  1 drivers
v0x21f2ab0_0 .net "addSub", 0 0, L_0x224fef0;  1 drivers
v0x21f2b80_0 .net "andRes", 0 0, L_0x224f2c0;  1 drivers
v0x21f2c50_0 .net "b", 0 0, L_0x2251d70;  1 drivers
v0x21f2d20_0 .net "carryIn", 0 0, L_0x224fa30;  1 drivers
v0x21f2dc0_0 .net "carryOut", 0 0, L_0x22503d0;  1 drivers
v0x21f2e90_0 .net "initialResult", 0 0, L_0x2251820;  1 drivers
v0x21f2f30_0 .net "isAdd", 0 0, L_0x22509a0;  1 drivers
v0x21f2fd0_0 .net "isAnd", 0 0, L_0x2251110;  1 drivers
v0x21f3100_0 .net "isNand", 0 0, L_0x22512f0;  1 drivers
v0x21f31a0_0 .net "isNor", 0 0, L_0x22510a0;  1 drivers
v0x21f3240_0 .net "isOr", 0 0, L_0x2251680;  1 drivers
v0x21f3300_0 .net "isSLT", 0 0, L_0x2250f40;  1 drivers
v0x21f33c0_0 .net "isSub", 0 0, L_0x2250b50;  1 drivers
v0x21f3480_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f3520_0 .net "isXor", 0 0, L_0x2250d60;  1 drivers
v0x21f35e0_0 .net "nandRes", 0 0, L_0x224f580;  1 drivers
v0x21f3790_0 .net "norRes", 0 0, L_0x224fb00;  1 drivers
v0x21f3830_0 .net "orRes", 0 0, L_0x224eaf0;  1 drivers
v0x21f38d0_0 .net "s0", 0 0, L_0x224f8b0;  1 drivers
v0x21f3970_0 .net "s0inv", 0 0, L_0x22505d0;  1 drivers
v0x21f3a30_0 .net "s1", 0 0, L_0x2252100;  1 drivers
v0x21f3af0_0 .net "s1inv", 0 0, L_0x2250730;  1 drivers
v0x21f3bb0_0 .net "s2", 0 0, L_0x22521a0;  1 drivers
v0x21f3c70_0 .net "s2inv", 0 0, L_0x22507f0;  1 drivers
v0x21f3d30_0 .net "xorRes", 0 0, L_0x224fbc0;  1 drivers
S_0x21f1df0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21f1af0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x224fd20/d .functor XOR 1, L_0x2251d70, L_0x228fb40, C4<0>, C4<0>;
L_0x224fd20 .delay 1 (5,5,5) L_0x224fd20/d;
L_0x224fd90/d .functor XOR 1, L_0x2251c10, L_0x224fd20, C4<0>, C4<0>;
L_0x224fd90 .delay 1 (5,5,5) L_0x224fd90/d;
L_0x224fef0/d .functor XOR 1, L_0x224fd90, L_0x224fa30, C4<0>, C4<0>;
L_0x224fef0 .delay 1 (5,5,5) L_0x224fef0/d;
L_0x22500f0/d .functor AND 1, L_0x2251c10, L_0x224fd20, C4<1>, C4<1>;
L_0x22500f0 .delay 1 (5,5,5) L_0x22500f0/d;
L_0x2250360/d .functor AND 1, L_0x224fd90, L_0x224fa30, C4<1>, C4<1>;
L_0x2250360 .delay 1 (5,5,5) L_0x2250360/d;
L_0x22503d0/d .functor OR 1, L_0x22500f0, L_0x2250360, C4<0>, C4<0>;
L_0x22503d0 .delay 1 (5,5,5) L_0x22503d0/d;
v0x21f2080_0 .net "AandB", 0 0, L_0x22500f0;  1 drivers
v0x21f2160_0 .net "BxorSub", 0 0, L_0x224fd20;  1 drivers
v0x21f2220_0 .net "a", 0 0, L_0x2251c10;  alias, 1 drivers
v0x21f22f0_0 .net "b", 0 0, L_0x2251d70;  alias, 1 drivers
v0x21f23b0_0 .net "carryin", 0 0, L_0x224fa30;  alias, 1 drivers
v0x21f24c0_0 .net "carryout", 0 0, L_0x22503d0;  alias, 1 drivers
v0x21f2580_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f2620_0 .net "res", 0 0, L_0x224fef0;  alias, 1 drivers
v0x21f26e0_0 .net "xAorB", 0 0, L_0x224fd90;  1 drivers
v0x21f2830_0 .net "xAorBandCin", 0 0, L_0x2250360;  1 drivers
S_0x21f3f10 .scope generate, "genblk1[10]" "genblk1[10]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21f40d0 .param/l "i" 0 2 150, +C4<01010>;
S_0x21f4190 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21f3f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2251cb0/d .functor AND 1, L_0x2254660, L_0x22547c0, C4<1>, C4<1>;
L_0x2251cb0 .delay 1 (5,5,5) L_0x2251cb0/d;
L_0x2251f70/d .functor NAND 1, L_0x2254660, L_0x22547c0, C4<1>, C4<1>;
L_0x2251f70 .delay 1 (5,5,5) L_0x2251f70/d;
L_0x22514e0/d .functor OR 1, L_0x2254660, L_0x22547c0, C4<0>, C4<0>;
L_0x22514e0 .delay 1 (5,5,5) L_0x22514e0/d;
L_0x2252550/d .functor NOR 1, L_0x2254660, L_0x22547c0, C4<0>, C4<0>;
L_0x2252550 .delay 1 (5,5,5) L_0x2252550/d;
L_0x2252610/d .functor XOR 1, L_0x2254660, L_0x22547c0, C4<0>, C4<0>;
L_0x2252610 .delay 1 (5,5,5) L_0x2252610/d;
L_0x2253020/d .functor NOT 1, L_0x22522d0, C4<0>, C4<0>, C4<0>;
L_0x2253020 .delay 1 (5,5,5) L_0x2253020/d;
L_0x2253180/d .functor NOT 1, L_0x2252370, C4<0>, C4<0>, C4<0>;
L_0x2253180 .delay 1 (5,5,5) L_0x2253180/d;
L_0x2253240/d .functor NOT 1, L_0x2247440, C4<0>, C4<0>, C4<0>;
L_0x2253240 .delay 1 (5,5,5) L_0x2253240/d;
L_0x22533f0/d .functor AND 1, L_0x2252940, L_0x2253020, L_0x2253180, L_0x2253240;
L_0x22533f0 .delay 1 (5,5,5) L_0x22533f0/d;
L_0x22535a0/d .functor AND 1, L_0x2252940, L_0x22522d0, L_0x2253180, L_0x2253240;
L_0x22535a0 .delay 1 (5,5,5) L_0x22535a0/d;
L_0x22537b0/d .functor AND 1, L_0x2252610, L_0x2253020, L_0x2252370, L_0x2253240;
L_0x22537b0 .delay 1 (5,5,5) L_0x22537b0/d;
L_0x2253990/d .functor AND 1, L_0x2252940, L_0x22522d0, L_0x2252370, L_0x2253240;
L_0x2253990 .delay 1 (5,5,5) L_0x2253990/d;
L_0x2253b60/d .functor AND 1, L_0x2251cb0, L_0x2253020, L_0x2253180, L_0x2247440;
L_0x2253b60 .delay 1 (5,5,5) L_0x2253b60/d;
L_0x2253d40/d .functor AND 1, L_0x2251f70, L_0x22522d0, L_0x2253180, L_0x2247440;
L_0x2253d40 .delay 1 (5,5,5) L_0x2253d40/d;
L_0x2253af0/d .functor AND 1, L_0x2252550, L_0x2253020, L_0x2252370, L_0x2247440;
L_0x2253af0 .delay 1 (5,5,5) L_0x2253af0/d;
L_0x22540d0/d .functor AND 1, L_0x22514e0, L_0x22522d0, L_0x2252370, L_0x2247440;
L_0x22540d0 .delay 1 (5,5,5) L_0x22540d0/d;
L_0x2254270/0/0 .functor OR 1, L_0x22533f0, L_0x22535a0, L_0x22537b0, L_0x2253b60;
L_0x2254270/0/4 .functor OR 1, L_0x2253d40, L_0x2253af0, L_0x22540d0, L_0x2253990;
L_0x2254270/d .functor OR 1, L_0x2254270/0/0, L_0x2254270/0/4, C4<0>, C4<0>;
L_0x2254270 .delay 1 (5,5,5) L_0x2254270/d;
v0x21f5090_0 .net "a", 0 0, L_0x2254660;  1 drivers
v0x21f5150_0 .net "addSub", 0 0, L_0x2252940;  1 drivers
v0x21f5220_0 .net "andRes", 0 0, L_0x2251cb0;  1 drivers
v0x21f52f0_0 .net "b", 0 0, L_0x22547c0;  1 drivers
v0x21f53c0_0 .net "carryIn", 0 0, L_0x2252480;  1 drivers
v0x21f5460_0 .net "carryOut", 0 0, L_0x2252e20;  1 drivers
v0x21f5530_0 .net "initialResult", 0 0, L_0x2254270;  1 drivers
v0x21f55d0_0 .net "isAdd", 0 0, L_0x22533f0;  1 drivers
v0x21f5670_0 .net "isAnd", 0 0, L_0x2253b60;  1 drivers
v0x21f57a0_0 .net "isNand", 0 0, L_0x2253d40;  1 drivers
v0x21f5840_0 .net "isNor", 0 0, L_0x2253af0;  1 drivers
v0x21f58e0_0 .net "isOr", 0 0, L_0x22540d0;  1 drivers
v0x21f59a0_0 .net "isSLT", 0 0, L_0x2253990;  1 drivers
v0x21f5a60_0 .net "isSub", 0 0, L_0x22535a0;  1 drivers
v0x21f5b20_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f5bc0_0 .net "isXor", 0 0, L_0x22537b0;  1 drivers
v0x21f5c80_0 .net "nandRes", 0 0, L_0x2251f70;  1 drivers
v0x21f5e30_0 .net "norRes", 0 0, L_0x2252550;  1 drivers
v0x21f5ed0_0 .net "orRes", 0 0, L_0x22514e0;  1 drivers
v0x21f5f70_0 .net "s0", 0 0, L_0x22522d0;  1 drivers
v0x21f6010_0 .net "s0inv", 0 0, L_0x2253020;  1 drivers
v0x21f60d0_0 .net "s1", 0 0, L_0x2252370;  1 drivers
v0x21f6190_0 .net "s1inv", 0 0, L_0x2253180;  1 drivers
v0x21f6250_0 .net "s2", 0 0, L_0x2247440;  1 drivers
v0x21f6310_0 .net "s2inv", 0 0, L_0x2253240;  1 drivers
v0x21f63d0_0 .net "xorRes", 0 0, L_0x2252610;  1 drivers
S_0x21f4490 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21f4190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2252770/d .functor XOR 1, L_0x22547c0, L_0x228fb40, C4<0>, C4<0>;
L_0x2252770 .delay 1 (5,5,5) L_0x2252770/d;
L_0x22527e0/d .functor XOR 1, L_0x2254660, L_0x2252770, C4<0>, C4<0>;
L_0x22527e0 .delay 1 (5,5,5) L_0x22527e0/d;
L_0x2252940/d .functor XOR 1, L_0x22527e0, L_0x2252480, C4<0>, C4<0>;
L_0x2252940 .delay 1 (5,5,5) L_0x2252940/d;
L_0x2252b40/d .functor AND 1, L_0x2254660, L_0x2252770, C4<1>, C4<1>;
L_0x2252b40 .delay 1 (5,5,5) L_0x2252b40/d;
L_0x2252db0/d .functor AND 1, L_0x22527e0, L_0x2252480, C4<1>, C4<1>;
L_0x2252db0 .delay 1 (5,5,5) L_0x2252db0/d;
L_0x2252e20/d .functor OR 1, L_0x2252b40, L_0x2252db0, C4<0>, C4<0>;
L_0x2252e20 .delay 1 (5,5,5) L_0x2252e20/d;
v0x21f4720_0 .net "AandB", 0 0, L_0x2252b40;  1 drivers
v0x21f4800_0 .net "BxorSub", 0 0, L_0x2252770;  1 drivers
v0x21f48c0_0 .net "a", 0 0, L_0x2254660;  alias, 1 drivers
v0x21f4990_0 .net "b", 0 0, L_0x22547c0;  alias, 1 drivers
v0x21f4a50_0 .net "carryin", 0 0, L_0x2252480;  alias, 1 drivers
v0x21f4b60_0 .net "carryout", 0 0, L_0x2252e20;  alias, 1 drivers
v0x21f4c20_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f4cc0_0 .net "res", 0 0, L_0x2252940;  alias, 1 drivers
v0x21f4d80_0 .net "xAorB", 0 0, L_0x22527e0;  1 drivers
v0x21f4ed0_0 .net "xAorBandCin", 0 0, L_0x2252db0;  1 drivers
S_0x21f65b0 .scope generate, "genblk1[11]" "genblk1[11]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21f6770 .param/l "i" 0 2 150, +C4<01011>;
S_0x21f6830 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21f65b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2254700/d .functor AND 1, L_0x2257270, L_0x22573d0, C4<1>, C4<1>;
L_0x2254700 .delay 1 (5,5,5) L_0x2254700/d;
L_0x2247530/d .functor NAND 1, L_0x2257270, L_0x22573d0, C4<1>, C4<1>;
L_0x2247530 .delay 1 (5,5,5) L_0x2247530/d;
L_0x22549c0/d .functor OR 1, L_0x2257270, L_0x22573d0, C4<0>, C4<0>;
L_0x22549c0 .delay 1 (5,5,5) L_0x22549c0/d;
L_0x2255240/d .functor NOR 1, L_0x2257270, L_0x22573d0, C4<0>, C4<0>;
L_0x2255240 .delay 1 (5,5,5) L_0x2255240/d;
L_0x22552b0/d .functor XOR 1, L_0x2257270, L_0x22573d0, C4<0>, C4<0>;
L_0x22552b0 .delay 1 (5,5,5) L_0x22552b0/d;
L_0x2255ca0/d .functor NOT 1, L_0x22576b0, C4<0>, C4<0>, C4<0>;
L_0x2255ca0 .delay 1 (5,5,5) L_0x2255ca0/d;
L_0x21f7dd0/d .functor NOT 1, L_0x2254f90, C4<0>, C4<0>, C4<0>;
L_0x21f7dd0 .delay 1 (5,5,5) L_0x21f7dd0/d;
L_0x2255e50/d .functor NOT 1, L_0x2255030, C4<0>, C4<0>, C4<0>;
L_0x2255e50 .delay 1 (5,5,5) L_0x2255e50/d;
L_0x2256000/d .functor AND 1, L_0x22555e0, L_0x2255ca0, L_0x21f7dd0, L_0x2255e50;
L_0x2256000 .delay 1 (5,5,5) L_0x2256000/d;
L_0x22561b0/d .functor AND 1, L_0x22555e0, L_0x22576b0, L_0x21f7dd0, L_0x2255e50;
L_0x22561b0 .delay 1 (5,5,5) L_0x22561b0/d;
L_0x22563c0/d .functor AND 1, L_0x22552b0, L_0x2255ca0, L_0x2254f90, L_0x2255e50;
L_0x22563c0 .delay 1 (5,5,5) L_0x22563c0/d;
L_0x22565a0/d .functor AND 1, L_0x22555e0, L_0x22576b0, L_0x2254f90, L_0x2255e50;
L_0x22565a0 .delay 1 (5,5,5) L_0x22565a0/d;
L_0x2256770/d .functor AND 1, L_0x2254700, L_0x2255ca0, L_0x21f7dd0, L_0x2255030;
L_0x2256770 .delay 1 (5,5,5) L_0x2256770/d;
L_0x2256950/d .functor AND 1, L_0x2247530, L_0x22576b0, L_0x21f7dd0, L_0x2255030;
L_0x2256950 .delay 1 (5,5,5) L_0x2256950/d;
L_0x2256700/d .functor AND 1, L_0x2255240, L_0x2255ca0, L_0x2254f90, L_0x2255030;
L_0x2256700 .delay 1 (5,5,5) L_0x2256700/d;
L_0x2256ce0/d .functor AND 1, L_0x22549c0, L_0x22576b0, L_0x2254f90, L_0x2255030;
L_0x2256ce0 .delay 1 (5,5,5) L_0x2256ce0/d;
L_0x2256e80/0/0 .functor OR 1, L_0x2256000, L_0x22561b0, L_0x22563c0, L_0x2256770;
L_0x2256e80/0/4 .functor OR 1, L_0x2256950, L_0x2256700, L_0x2256ce0, L_0x22565a0;
L_0x2256e80/d .functor OR 1, L_0x2256e80/0/0, L_0x2256e80/0/4, C4<0>, C4<0>;
L_0x2256e80 .delay 1 (5,5,5) L_0x2256e80/d;
v0x21f7730_0 .net "a", 0 0, L_0x2257270;  1 drivers
v0x21f77f0_0 .net "addSub", 0 0, L_0x22555e0;  1 drivers
v0x21f78c0_0 .net "andRes", 0 0, L_0x2254700;  1 drivers
v0x21f7990_0 .net "b", 0 0, L_0x22573d0;  1 drivers
v0x21f7a60_0 .net "carryIn", 0 0, L_0x2257580;  1 drivers
v0x21f7b00_0 .net "carryOut", 0 0, L_0x2255aa0;  1 drivers
v0x21f7bd0_0 .net "initialResult", 0 0, L_0x2256e80;  1 drivers
v0x21f7c70_0 .net "isAdd", 0 0, L_0x2256000;  1 drivers
v0x21f7d10_0 .net "isAnd", 0 0, L_0x2256770;  1 drivers
v0x21f7e40_0 .net "isNand", 0 0, L_0x2256950;  1 drivers
v0x21f7ee0_0 .net "isNor", 0 0, L_0x2256700;  1 drivers
v0x21f7f80_0 .net "isOr", 0 0, L_0x2256ce0;  1 drivers
v0x21f8040_0 .net "isSLT", 0 0, L_0x22565a0;  1 drivers
v0x21f8100_0 .net "isSub", 0 0, L_0x22561b0;  1 drivers
v0x21f81c0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f8260_0 .net "isXor", 0 0, L_0x22563c0;  1 drivers
v0x21f8320_0 .net "nandRes", 0 0, L_0x2247530;  1 drivers
v0x21f84d0_0 .net "norRes", 0 0, L_0x2255240;  1 drivers
v0x21f8570_0 .net "orRes", 0 0, L_0x22549c0;  1 drivers
v0x21f8610_0 .net "s0", 0 0, L_0x22576b0;  1 drivers
v0x21f86b0_0 .net "s0inv", 0 0, L_0x2255ca0;  1 drivers
v0x21f8770_0 .net "s1", 0 0, L_0x2254f90;  1 drivers
v0x21f8830_0 .net "s1inv", 0 0, L_0x21f7dd0;  1 drivers
v0x21f88f0_0 .net "s2", 0 0, L_0x2255030;  1 drivers
v0x21f89b0_0 .net "s2inv", 0 0, L_0x2255e50;  1 drivers
v0x21f8a70_0 .net "xorRes", 0 0, L_0x22552b0;  1 drivers
S_0x21f6b30 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21f6830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2255370/d .functor XOR 1, L_0x22573d0, L_0x228fb40, C4<0>, C4<0>;
L_0x2255370 .delay 1 (5,5,5) L_0x2255370/d;
L_0x22554d0/d .functor XOR 1, L_0x2257270, L_0x2255370, C4<0>, C4<0>;
L_0x22554d0 .delay 1 (5,5,5) L_0x22554d0/d;
L_0x22555e0/d .functor XOR 1, L_0x22554d0, L_0x2257580, C4<0>, C4<0>;
L_0x22555e0 .delay 1 (5,5,5) L_0x22555e0/d;
L_0x22557e0/d .functor AND 1, L_0x2257270, L_0x2255370, C4<1>, C4<1>;
L_0x22557e0 .delay 1 (5,5,5) L_0x22557e0/d;
L_0x2254a30/d .functor AND 1, L_0x22554d0, L_0x2257580, C4<1>, C4<1>;
L_0x2254a30 .delay 1 (5,5,5) L_0x2254a30/d;
L_0x2255aa0/d .functor OR 1, L_0x22557e0, L_0x2254a30, C4<0>, C4<0>;
L_0x2255aa0 .delay 1 (5,5,5) L_0x2255aa0/d;
v0x21f6dc0_0 .net "AandB", 0 0, L_0x22557e0;  1 drivers
v0x21f6ea0_0 .net "BxorSub", 0 0, L_0x2255370;  1 drivers
v0x21f6f60_0 .net "a", 0 0, L_0x2257270;  alias, 1 drivers
v0x21f7030_0 .net "b", 0 0, L_0x22573d0;  alias, 1 drivers
v0x21f70f0_0 .net "carryin", 0 0, L_0x2257580;  alias, 1 drivers
v0x21f7200_0 .net "carryout", 0 0, L_0x2255aa0;  alias, 1 drivers
v0x21f72c0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f7360_0 .net "res", 0 0, L_0x22555e0;  alias, 1 drivers
v0x21f7420_0 .net "xAorB", 0 0, L_0x22554d0;  1 drivers
v0x21f7570_0 .net "xAorBandCin", 0 0, L_0x2254a30;  1 drivers
S_0x21f8c50 .scope generate, "genblk1[12]" "genblk1[12]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21f8e10 .param/l "i" 0 2 150, +C4<01100>;
S_0x21f8ed0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21f8c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2257310/d .functor AND 1, L_0x2259cb0, L_0x2259e10, C4<1>, C4<1>;
L_0x2257310 .delay 1 (5,5,5) L_0x2257310/d;
L_0x22551c0/d .functor NAND 1, L_0x2259cb0, L_0x2259e10, C4<1>, C4<1>;
L_0x22551c0 .delay 1 (5,5,5) L_0x22551c0/d;
L_0x22579a0/d .functor OR 1, L_0x2259cb0, L_0x2259e10, C4<0>, C4<0>;
L_0x22579a0 .delay 1 (5,5,5) L_0x22579a0/d;
L_0x2257b90/d .functor NOR 1, L_0x2259cb0, L_0x2259e10, C4<0>, C4<0>;
L_0x2257b90 .delay 1 (5,5,5) L_0x2257b90/d;
L_0x2257c50/d .functor XOR 1, L_0x2259cb0, L_0x2259e10, C4<0>, C4<0>;
L_0x2257c50 .delay 1 (5,5,5) L_0x2257c50/d;
L_0x22586e0/d .functor NOT 1, L_0x22577f0, C4<0>, C4<0>, C4<0>;
L_0x22586e0 .delay 1 (5,5,5) L_0x22586e0/d;
L_0x21fa470/d .functor NOT 1, L_0x2257890, C4<0>, C4<0>, C4<0>;
L_0x21fa470 .delay 1 (5,5,5) L_0x21fa470/d;
L_0x2258890/d .functor NOT 1, L_0x225a230, C4<0>, C4<0>, C4<0>;
L_0x2258890 .delay 1 (5,5,5) L_0x2258890/d;
L_0x2258a40/d .functor AND 1, L_0x2258020, L_0x22586e0, L_0x21fa470, L_0x2258890;
L_0x2258a40 .delay 1 (5,5,5) L_0x2258a40/d;
L_0x2258bf0/d .functor AND 1, L_0x2258020, L_0x22577f0, L_0x21fa470, L_0x2258890;
L_0x2258bf0 .delay 1 (5,5,5) L_0x2258bf0/d;
L_0x2258e00/d .functor AND 1, L_0x2257c50, L_0x22586e0, L_0x2257890, L_0x2258890;
L_0x2258e00 .delay 1 (5,5,5) L_0x2258e00/d;
L_0x2258fe0/d .functor AND 1, L_0x2258020, L_0x22577f0, L_0x2257890, L_0x2258890;
L_0x2258fe0 .delay 1 (5,5,5) L_0x2258fe0/d;
L_0x22591b0/d .functor AND 1, L_0x2257310, L_0x22586e0, L_0x21fa470, L_0x225a230;
L_0x22591b0 .delay 1 (5,5,5) L_0x22591b0/d;
L_0x2259390/d .functor AND 1, L_0x22551c0, L_0x22577f0, L_0x21fa470, L_0x225a230;
L_0x2259390 .delay 1 (5,5,5) L_0x2259390/d;
L_0x2259140/d .functor AND 1, L_0x2257b90, L_0x22586e0, L_0x2257890, L_0x225a230;
L_0x2259140 .delay 1 (5,5,5) L_0x2259140/d;
L_0x2259720/d .functor AND 1, L_0x22579a0, L_0x22577f0, L_0x2257890, L_0x225a230;
L_0x2259720 .delay 1 (5,5,5) L_0x2259720/d;
L_0x22598c0/0/0 .functor OR 1, L_0x2258a40, L_0x2258bf0, L_0x2258e00, L_0x22591b0;
L_0x22598c0/0/4 .functor OR 1, L_0x2259390, L_0x2259140, L_0x2259720, L_0x2258fe0;
L_0x22598c0/d .functor OR 1, L_0x22598c0/0/0, L_0x22598c0/0/4, C4<0>, C4<0>;
L_0x22598c0 .delay 1 (5,5,5) L_0x22598c0/d;
v0x21f9dd0_0 .net "a", 0 0, L_0x2259cb0;  1 drivers
v0x21f9e90_0 .net "addSub", 0 0, L_0x2258020;  1 drivers
v0x21f9f60_0 .net "andRes", 0 0, L_0x2257310;  1 drivers
v0x21fa030_0 .net "b", 0 0, L_0x2259e10;  1 drivers
v0x21fa100_0 .net "carryIn", 0 0, L_0x2257750;  1 drivers
v0x21fa1a0_0 .net "carryOut", 0 0, L_0x22584e0;  1 drivers
v0x21fa270_0 .net "initialResult", 0 0, L_0x22598c0;  1 drivers
v0x21fa310_0 .net "isAdd", 0 0, L_0x2258a40;  1 drivers
v0x21fa3b0_0 .net "isAnd", 0 0, L_0x22591b0;  1 drivers
v0x21fa4e0_0 .net "isNand", 0 0, L_0x2259390;  1 drivers
v0x21fa580_0 .net "isNor", 0 0, L_0x2259140;  1 drivers
v0x21fa620_0 .net "isOr", 0 0, L_0x2259720;  1 drivers
v0x21fa6e0_0 .net "isSLT", 0 0, L_0x2258fe0;  1 drivers
v0x21fa7a0_0 .net "isSub", 0 0, L_0x2258bf0;  1 drivers
v0x21fa860_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21fa900_0 .net "isXor", 0 0, L_0x2258e00;  1 drivers
v0x21fa9c0_0 .net "nandRes", 0 0, L_0x22551c0;  1 drivers
v0x21fab70_0 .net "norRes", 0 0, L_0x2257b90;  1 drivers
v0x21fac10_0 .net "orRes", 0 0, L_0x22579a0;  1 drivers
v0x21facb0_0 .net "s0", 0 0, L_0x22577f0;  1 drivers
v0x21fad50_0 .net "s0inv", 0 0, L_0x22586e0;  1 drivers
v0x21fae10_0 .net "s1", 0 0, L_0x2257890;  1 drivers
v0x21faed0_0 .net "s1inv", 0 0, L_0x21fa470;  1 drivers
v0x21faf90_0 .net "s2", 0 0, L_0x225a230;  1 drivers
v0x21fb050_0 .net "s2inv", 0 0, L_0x2258890;  1 drivers
v0x21fb110_0 .net "xorRes", 0 0, L_0x2257c50;  1 drivers
S_0x21f91d0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21f8ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2257db0/d .functor XOR 1, L_0x2259e10, L_0x228fb40, C4<0>, C4<0>;
L_0x2257db0 .delay 1 (5,5,5) L_0x2257db0/d;
L_0x2257e70/d .functor XOR 1, L_0x2259cb0, L_0x2257db0, C4<0>, C4<0>;
L_0x2257e70 .delay 1 (5,5,5) L_0x2257e70/d;
L_0x2258020/d .functor XOR 1, L_0x2257e70, L_0x2257750, C4<0>, C4<0>;
L_0x2258020 .delay 1 (5,5,5) L_0x2258020/d;
L_0x2258220/d .functor AND 1, L_0x2259cb0, L_0x2257db0, C4<1>, C4<1>;
L_0x2258220 .delay 1 (5,5,5) L_0x2258220/d;
L_0x2257a10/d .functor AND 1, L_0x2257e70, L_0x2257750, C4<1>, C4<1>;
L_0x2257a10 .delay 1 (5,5,5) L_0x2257a10/d;
L_0x22584e0/d .functor OR 1, L_0x2258220, L_0x2257a10, C4<0>, C4<0>;
L_0x22584e0 .delay 1 (5,5,5) L_0x22584e0/d;
v0x21f9460_0 .net "AandB", 0 0, L_0x2258220;  1 drivers
v0x21f9540_0 .net "BxorSub", 0 0, L_0x2257db0;  1 drivers
v0x21f9600_0 .net "a", 0 0, L_0x2259cb0;  alias, 1 drivers
v0x21f96d0_0 .net "b", 0 0, L_0x2259e10;  alias, 1 drivers
v0x21f9790_0 .net "carryin", 0 0, L_0x2257750;  alias, 1 drivers
v0x21f98a0_0 .net "carryout", 0 0, L_0x22584e0;  alias, 1 drivers
v0x21f9960_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21f9a00_0 .net "res", 0 0, L_0x2258020;  alias, 1 drivers
v0x21f9ac0_0 .net "xAorB", 0 0, L_0x2257e70;  1 drivers
v0x21f9c10_0 .net "xAorBandCin", 0 0, L_0x2257a10;  1 drivers
S_0x21fb2f0 .scope generate, "genblk1[13]" "genblk1[13]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21fb4b0 .param/l "i" 0 2 150, +C4<01101>;
S_0x21fb570 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21fb2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2259d50/d .functor AND 1, L_0x225c6e0, L_0x225c840, C4<1>, C4<1>;
L_0x2259d50 .delay 1 (5,5,5) L_0x2259d50/d;
L_0x225a170/d .functor NAND 1, L_0x225c6e0, L_0x225c840, C4<1>, C4<1>;
L_0x225a170 .delay 1 (5,5,5) L_0x225a170/d;
L_0x225a010/d .functor OR 1, L_0x225c6e0, L_0x225c840, C4<0>, C4<0>;
L_0x225a010 .delay 1 (5,5,5) L_0x225a010/d;
L_0x2259580/d .functor NOR 1, L_0x225c6e0, L_0x225c840, C4<0>, C4<0>;
L_0x2259580 .delay 1 (5,5,5) L_0x2259580/d;
L_0x225a680/d .functor XOR 1, L_0x225c6e0, L_0x225c840, C4<0>, C4<0>;
L_0x225a680 .delay 1 (5,5,5) L_0x225a680/d;
L_0x225b110/d .functor NOT 1, L_0x225a370, C4<0>, C4<0>, C4<0>;
L_0x225b110 .delay 1 (5,5,5) L_0x225b110/d;
L_0x21fcb10/d .functor NOT 1, L_0x225a410, C4<0>, C4<0>, C4<0>;
L_0x21fcb10 .delay 1 (5,5,5) L_0x21fcb10/d;
L_0x225b2c0/d .functor NOT 1, L_0x225a4b0, C4<0>, C4<0>, C4<0>;
L_0x225b2c0 .delay 1 (5,5,5) L_0x225b2c0/d;
L_0x225b470/d .functor AND 1, L_0x225aa50, L_0x225b110, L_0x21fcb10, L_0x225b2c0;
L_0x225b470 .delay 1 (5,5,5) L_0x225b470/d;
L_0x225b620/d .functor AND 1, L_0x225aa50, L_0x225a370, L_0x21fcb10, L_0x225b2c0;
L_0x225b620 .delay 1 (5,5,5) L_0x225b620/d;
L_0x225b830/d .functor AND 1, L_0x225a680, L_0x225b110, L_0x225a410, L_0x225b2c0;
L_0x225b830 .delay 1 (5,5,5) L_0x225b830/d;
L_0x225ba10/d .functor AND 1, L_0x225aa50, L_0x225a370, L_0x225a410, L_0x225b2c0;
L_0x225ba10 .delay 1 (5,5,5) L_0x225ba10/d;
L_0x225bbe0/d .functor AND 1, L_0x2259d50, L_0x225b110, L_0x21fcb10, L_0x225a4b0;
L_0x225bbe0 .delay 1 (5,5,5) L_0x225bbe0/d;
L_0x225bdc0/d .functor AND 1, L_0x225a170, L_0x225a370, L_0x21fcb10, L_0x225a4b0;
L_0x225bdc0 .delay 1 (5,5,5) L_0x225bdc0/d;
L_0x225bb70/d .functor AND 1, L_0x2259580, L_0x225b110, L_0x225a410, L_0x225a4b0;
L_0x225bb70 .delay 1 (5,5,5) L_0x225bb70/d;
L_0x225c150/d .functor AND 1, L_0x225a010, L_0x225a370, L_0x225a410, L_0x225a4b0;
L_0x225c150 .delay 1 (5,5,5) L_0x225c150/d;
L_0x225c2f0/0/0 .functor OR 1, L_0x225b470, L_0x225b620, L_0x225b830, L_0x225bbe0;
L_0x225c2f0/0/4 .functor OR 1, L_0x225bdc0, L_0x225bb70, L_0x225c150, L_0x225ba10;
L_0x225c2f0/d .functor OR 1, L_0x225c2f0/0/0, L_0x225c2f0/0/4, C4<0>, C4<0>;
L_0x225c2f0 .delay 1 (5,5,5) L_0x225c2f0/d;
v0x21fc470_0 .net "a", 0 0, L_0x225c6e0;  1 drivers
v0x21fc530_0 .net "addSub", 0 0, L_0x225aa50;  1 drivers
v0x21fc600_0 .net "andRes", 0 0, L_0x2259d50;  1 drivers
v0x21fc6d0_0 .net "b", 0 0, L_0x225c840;  1 drivers
v0x21fc7a0_0 .net "carryIn", 0 0, L_0x225a2d0;  1 drivers
v0x21fc840_0 .net "carryOut", 0 0, L_0x225af10;  1 drivers
v0x21fc910_0 .net "initialResult", 0 0, L_0x225c2f0;  1 drivers
v0x21fc9b0_0 .net "isAdd", 0 0, L_0x225b470;  1 drivers
v0x21fca50_0 .net "isAnd", 0 0, L_0x225bbe0;  1 drivers
v0x21fcb80_0 .net "isNand", 0 0, L_0x225bdc0;  1 drivers
v0x21fcc20_0 .net "isNor", 0 0, L_0x225bb70;  1 drivers
v0x21fccc0_0 .net "isOr", 0 0, L_0x225c150;  1 drivers
v0x21fcd80_0 .net "isSLT", 0 0, L_0x225ba10;  1 drivers
v0x21fce40_0 .net "isSub", 0 0, L_0x225b620;  1 drivers
v0x21fcf00_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21fcfa0_0 .net "isXor", 0 0, L_0x225b830;  1 drivers
v0x21fd060_0 .net "nandRes", 0 0, L_0x225a170;  1 drivers
v0x21fd210_0 .net "norRes", 0 0, L_0x2259580;  1 drivers
v0x21fd2b0_0 .net "orRes", 0 0, L_0x225a010;  1 drivers
v0x21fd350_0 .net "s0", 0 0, L_0x225a370;  1 drivers
v0x21fd3f0_0 .net "s0inv", 0 0, L_0x225b110;  1 drivers
v0x21fd4b0_0 .net "s1", 0 0, L_0x225a410;  1 drivers
v0x21fd570_0 .net "s1inv", 0 0, L_0x21fcb10;  1 drivers
v0x21fd630_0 .net "s2", 0 0, L_0x225a4b0;  1 drivers
v0x21fd6f0_0 .net "s2inv", 0 0, L_0x225b2c0;  1 drivers
v0x21fd7b0_0 .net "xorRes", 0 0, L_0x225a680;  1 drivers
S_0x21fb870 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21fb570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x225a7e0/d .functor XOR 1, L_0x225c840, L_0x228fb40, C4<0>, C4<0>;
L_0x225a7e0 .delay 1 (5,5,5) L_0x225a7e0/d;
L_0x225a8a0/d .functor XOR 1, L_0x225c6e0, L_0x225a7e0, C4<0>, C4<0>;
L_0x225a8a0 .delay 1 (5,5,5) L_0x225a8a0/d;
L_0x225aa50/d .functor XOR 1, L_0x225a8a0, L_0x225a2d0, C4<0>, C4<0>;
L_0x225aa50 .delay 1 (5,5,5) L_0x225aa50/d;
L_0x225ac50/d .functor AND 1, L_0x225c6e0, L_0x225a7e0, C4<1>, C4<1>;
L_0x225ac50 .delay 1 (5,5,5) L_0x225ac50/d;
L_0x225a080/d .functor AND 1, L_0x225a8a0, L_0x225a2d0, C4<1>, C4<1>;
L_0x225a080 .delay 1 (5,5,5) L_0x225a080/d;
L_0x225af10/d .functor OR 1, L_0x225ac50, L_0x225a080, C4<0>, C4<0>;
L_0x225af10 .delay 1 (5,5,5) L_0x225af10/d;
v0x21fbb00_0 .net "AandB", 0 0, L_0x225ac50;  1 drivers
v0x21fbbe0_0 .net "BxorSub", 0 0, L_0x225a7e0;  1 drivers
v0x21fbca0_0 .net "a", 0 0, L_0x225c6e0;  alias, 1 drivers
v0x21fbd70_0 .net "b", 0 0, L_0x225c840;  alias, 1 drivers
v0x21fbe30_0 .net "carryin", 0 0, L_0x225a2d0;  alias, 1 drivers
v0x21fbf40_0 .net "carryout", 0 0, L_0x225af10;  alias, 1 drivers
v0x21fc000_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21fc0a0_0 .net "res", 0 0, L_0x225aa50;  alias, 1 drivers
v0x21fc160_0 .net "xAorB", 0 0, L_0x225a8a0;  1 drivers
v0x21fc2b0_0 .net "xAorBandCin", 0 0, L_0x225a080;  1 drivers
S_0x21fd990 .scope generate, "genblk1[14]" "genblk1[14]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21fdb50 .param/l "i" 0 2 150, +C4<01110>;
S_0x21fdc10 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x21fd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x225c780/d .functor AND 1, L_0x225f170, L_0x225f2d0, C4<1>, C4<1>;
L_0x225c780 .delay 1 (5,5,5) L_0x225c780/d;
L_0x225cd40/d .functor NAND 1, L_0x225f170, L_0x225f2d0, C4<1>, C4<1>;
L_0x225cd40 .delay 1 (5,5,5) L_0x225cd40/d;
L_0x225bfb0/d .functor OR 1, L_0x225f170, L_0x225f2d0, C4<0>, C4<0>;
L_0x225bfb0 .delay 1 (5,5,5) L_0x225bfb0/d;
L_0x225cfc0/d .functor NOR 1, L_0x225f170, L_0x225f2d0, C4<0>, C4<0>;
L_0x225cfc0 .delay 1 (5,5,5) L_0x225cfc0/d;
L_0x225d080/d .functor XOR 1, L_0x225f170, L_0x225f2d0, C4<0>, C4<0>;
L_0x225d080 .delay 1 (5,5,5) L_0x225d080/d;
L_0x225dae0/d .functor NOT 1, L_0x225ca90, C4<0>, C4<0>, C4<0>;
L_0x225dae0 .delay 1 (5,5,5) L_0x225dae0/d;
L_0x225dc40/d .functor NOT 1, L_0x225cb30, C4<0>, C4<0>, C4<0>;
L_0x225dc40 .delay 1 (5,5,5) L_0x225dc40/d;
L_0x225dd00/d .functor NOT 1, L_0x225cbd0, C4<0>, C4<0>, C4<0>;
L_0x225dd00 .delay 1 (5,5,5) L_0x225dd00/d;
L_0x225deb0/d .functor AND 1, L_0x225d400, L_0x225dae0, L_0x225dc40, L_0x225dd00;
L_0x225deb0 .delay 1 (5,5,5) L_0x225deb0/d;
L_0x225e060/d .functor AND 1, L_0x225d400, L_0x225ca90, L_0x225dc40, L_0x225dd00;
L_0x225e060 .delay 1 (5,5,5) L_0x225e060/d;
L_0x225e270/d .functor AND 1, L_0x225d080, L_0x225dae0, L_0x225cb30, L_0x225dd00;
L_0x225e270 .delay 1 (5,5,5) L_0x225e270/d;
L_0x225e450/d .functor AND 1, L_0x225d400, L_0x225ca90, L_0x225cb30, L_0x225dd00;
L_0x225e450 .delay 1 (5,5,5) L_0x225e450/d;
L_0x225e620/d .functor AND 1, L_0x225c780, L_0x225dae0, L_0x225dc40, L_0x225cbd0;
L_0x225e620 .delay 1 (5,5,5) L_0x225e620/d;
L_0x225e800/d .functor AND 1, L_0x225cd40, L_0x225ca90, L_0x225dc40, L_0x225cbd0;
L_0x225e800 .delay 1 (5,5,5) L_0x225e800/d;
L_0x225e5b0/d .functor AND 1, L_0x225cfc0, L_0x225dae0, L_0x225cb30, L_0x225cbd0;
L_0x225e5b0 .delay 1 (5,5,5) L_0x225e5b0/d;
L_0x225ebe0/d .functor AND 1, L_0x225bfb0, L_0x225ca90, L_0x225cb30, L_0x225cbd0;
L_0x225ebe0 .delay 1 (5,5,5) L_0x225ebe0/d;
L_0x225ed80/0/0 .functor OR 1, L_0x225deb0, L_0x225e060, L_0x225e270, L_0x225e620;
L_0x225ed80/0/4 .functor OR 1, L_0x225e800, L_0x225e5b0, L_0x225ebe0, L_0x225e450;
L_0x225ed80/d .functor OR 1, L_0x225ed80/0/0, L_0x225ed80/0/4, C4<0>, C4<0>;
L_0x225ed80 .delay 1 (5,5,5) L_0x225ed80/d;
v0x21feb10_0 .net "a", 0 0, L_0x225f170;  1 drivers
v0x21febd0_0 .net "addSub", 0 0, L_0x225d400;  1 drivers
v0x21feca0_0 .net "andRes", 0 0, L_0x225c780;  1 drivers
v0x21fed70_0 .net "b", 0 0, L_0x225f2d0;  1 drivers
v0x21fee40_0 .net "carryIn", 0 0, L_0x225c9f0;  1 drivers
v0x21feee0_0 .net "carryOut", 0 0, L_0x225d8e0;  1 drivers
v0x21fefb0_0 .net "initialResult", 0 0, L_0x225ed80;  1 drivers
v0x21ff050_0 .net "isAdd", 0 0, L_0x225deb0;  1 drivers
v0x21ff0f0_0 .net "isAnd", 0 0, L_0x225e620;  1 drivers
v0x21ff220_0 .net "isNand", 0 0, L_0x225e800;  1 drivers
v0x21ff2c0_0 .net "isNor", 0 0, L_0x225e5b0;  1 drivers
v0x21ff360_0 .net "isOr", 0 0, L_0x225ebe0;  1 drivers
v0x21ff420_0 .net "isSLT", 0 0, L_0x225e450;  1 drivers
v0x21ff4e0_0 .net "isSub", 0 0, L_0x225e060;  1 drivers
v0x21ff5a0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21ff640_0 .net "isXor", 0 0, L_0x225e270;  1 drivers
v0x21ff700_0 .net "nandRes", 0 0, L_0x225cd40;  1 drivers
v0x21ff8b0_0 .net "norRes", 0 0, L_0x225cfc0;  1 drivers
v0x21ff950_0 .net "orRes", 0 0, L_0x225bfb0;  1 drivers
v0x21ff9f0_0 .net "s0", 0 0, L_0x225ca90;  1 drivers
v0x21ffa90_0 .net "s0inv", 0 0, L_0x225dae0;  1 drivers
v0x21ffb50_0 .net "s1", 0 0, L_0x225cb30;  1 drivers
v0x21ffc10_0 .net "s1inv", 0 0, L_0x225dc40;  1 drivers
v0x21ffcd0_0 .net "s2", 0 0, L_0x225cbd0;  1 drivers
v0x21ffd90_0 .net "s2inv", 0 0, L_0x225dd00;  1 drivers
v0x21ffe50_0 .net "xorRes", 0 0, L_0x225d080;  1 drivers
S_0x21fdf10 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x21fdc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x225d1e0/d .functor XOR 1, L_0x225f2d0, L_0x228fb40, C4<0>, C4<0>;
L_0x225d1e0 .delay 1 (5,5,5) L_0x225d1e0/d;
L_0x225d250/d .functor XOR 1, L_0x225f170, L_0x225d1e0, C4<0>, C4<0>;
L_0x225d250 .delay 1 (5,5,5) L_0x225d250/d;
L_0x225d400/d .functor XOR 1, L_0x225d250, L_0x225c9f0, C4<0>, C4<0>;
L_0x225d400 .delay 1 (5,5,5) L_0x225d400/d;
L_0x225d600/d .functor AND 1, L_0x225f170, L_0x225d1e0, C4<1>, C4<1>;
L_0x225d600 .delay 1 (5,5,5) L_0x225d600/d;
L_0x225d870/d .functor AND 1, L_0x225d250, L_0x225c9f0, C4<1>, C4<1>;
L_0x225d870 .delay 1 (5,5,5) L_0x225d870/d;
L_0x225d8e0/d .functor OR 1, L_0x225d600, L_0x225d870, C4<0>, C4<0>;
L_0x225d8e0 .delay 1 (5,5,5) L_0x225d8e0/d;
v0x21fe1a0_0 .net "AandB", 0 0, L_0x225d600;  1 drivers
v0x21fe280_0 .net "BxorSub", 0 0, L_0x225d1e0;  1 drivers
v0x21fe340_0 .net "a", 0 0, L_0x225f170;  alias, 1 drivers
v0x21fe410_0 .net "b", 0 0, L_0x225f2d0;  alias, 1 drivers
v0x21fe4d0_0 .net "carryin", 0 0, L_0x225c9f0;  alias, 1 drivers
v0x21fe5e0_0 .net "carryout", 0 0, L_0x225d8e0;  alias, 1 drivers
v0x21fe6a0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21fe740_0 .net "res", 0 0, L_0x225d400;  alias, 1 drivers
v0x21fe800_0 .net "xAorB", 0 0, L_0x225d250;  1 drivers
v0x21fe950_0 .net "xAorBandCin", 0 0, L_0x225d870;  1 drivers
S_0x2200030 .scope generate, "genblk1[15]" "genblk1[15]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22001f0 .param/l "i" 0 2 150, +C4<01111>;
S_0x22002b0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2200030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x225f210/d .functor AND 1, L_0x2261c30, L_0x224c760, C4<1>, C4<1>;
L_0x225f210 .delay 1 (5,5,5) L_0x225f210/d;
L_0x225f800/d .functor NAND 1, L_0x2261c30, L_0x224c760, C4<1>, C4<1>;
L_0x225f800 .delay 1 (5,5,5) L_0x225f800/d;
L_0x225f960/d .functor OR 1, L_0x2261c30, L_0x224c760, C4<0>, C4<0>;
L_0x225f960 .delay 1 (5,5,5) L_0x225f960/d;
L_0x225faf0/d .functor NOR 1, L_0x2261c30, L_0x224c760, C4<0>, C4<0>;
L_0x225faf0 .delay 1 (5,5,5) L_0x225faf0/d;
L_0x225fbb0/d .functor XOR 1, L_0x2261c30, L_0x224c760, C4<0>, C4<0>;
L_0x225fbb0 .delay 1 (5,5,5) L_0x225fbb0/d;
L_0x2260660/d .functor NOT 1, L_0x225f690, C4<0>, C4<0>, C4<0>;
L_0x2260660 .delay 1 (5,5,5) L_0x2260660/d;
L_0x22607c0/d .functor NOT 1, L_0x224cca0, C4<0>, C4<0>, C4<0>;
L_0x22607c0 .delay 1 (5,5,5) L_0x22607c0/d;
L_0x2260880/d .functor NOT 1, L_0x22625c0, C4<0>, C4<0>, C4<0>;
L_0x2260880 .delay 1 (5,5,5) L_0x2260880/d;
L_0x2260a30/d .functor AND 1, L_0x225ff80, L_0x2260660, L_0x22607c0, L_0x2260880;
L_0x2260a30 .delay 1 (5,5,5) L_0x2260a30/d;
L_0x2260be0/d .functor AND 1, L_0x225ff80, L_0x225f690, L_0x22607c0, L_0x2260880;
L_0x2260be0 .delay 1 (5,5,5) L_0x2260be0/d;
L_0x2260d90/d .functor AND 1, L_0x225fbb0, L_0x2260660, L_0x224cca0, L_0x2260880;
L_0x2260d90 .delay 1 (5,5,5) L_0x2260d90/d;
L_0x2260f80/d .functor AND 1, L_0x225ff80, L_0x225f690, L_0x224cca0, L_0x2260880;
L_0x2260f80 .delay 1 (5,5,5) L_0x2260f80/d;
L_0x22610b0/d .functor AND 1, L_0x225f210, L_0x2260660, L_0x22607c0, L_0x22625c0;
L_0x22610b0 .delay 1 (5,5,5) L_0x22610b0/d;
L_0x2261310/d .functor AND 1, L_0x225f800, L_0x225f690, L_0x22607c0, L_0x22625c0;
L_0x2261310 .delay 1 (5,5,5) L_0x2261310/d;
L_0x2261040/d .functor AND 1, L_0x225faf0, L_0x2260660, L_0x224cca0, L_0x22625c0;
L_0x2261040 .delay 1 (5,5,5) L_0x2261040/d;
L_0x2261670/d .functor AND 1, L_0x225f960, L_0x225f690, L_0x224cca0, L_0x22625c0;
L_0x2261670 .delay 1 (5,5,5) L_0x2261670/d;
L_0x2261840/0/0 .functor OR 1, L_0x2260a30, L_0x2260be0, L_0x2260d90, L_0x22610b0;
L_0x2261840/0/4 .functor OR 1, L_0x2261310, L_0x2261040, L_0x2261670, L_0x2260f80;
L_0x2261840/d .functor OR 1, L_0x2261840/0/0, L_0x2261840/0/4, C4<0>, C4<0>;
L_0x2261840 .delay 1 (5,5,5) L_0x2261840/d;
v0x22011b0_0 .net "a", 0 0, L_0x2261c30;  1 drivers
v0x2201270_0 .net "addSub", 0 0, L_0x225ff80;  1 drivers
v0x2201340_0 .net "andRes", 0 0, L_0x225f210;  1 drivers
v0x2201410_0 .net "b", 0 0, L_0x224c760;  1 drivers
v0x22014e0_0 .net "carryIn", 0 0, L_0x224ca20;  1 drivers
v0x2201580_0 .net "carryOut", 0 0, L_0x2260460;  1 drivers
v0x2201650_0 .net "initialResult", 0 0, L_0x2261840;  1 drivers
v0x22016f0_0 .net "isAdd", 0 0, L_0x2260a30;  1 drivers
v0x2201790_0 .net "isAnd", 0 0, L_0x22610b0;  1 drivers
v0x22018c0_0 .net "isNand", 0 0, L_0x2261310;  1 drivers
v0x2201960_0 .net "isNor", 0 0, L_0x2261040;  1 drivers
v0x2201a00_0 .net "isOr", 0 0, L_0x2261670;  1 drivers
v0x2201ac0_0 .net "isSLT", 0 0, L_0x2260f80;  1 drivers
v0x2201b80_0 .net "isSub", 0 0, L_0x2260be0;  1 drivers
v0x2201c40_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2201ce0_0 .net "isXor", 0 0, L_0x2260d90;  1 drivers
v0x2201da0_0 .net "nandRes", 0 0, L_0x225f800;  1 drivers
v0x2201f50_0 .net "norRes", 0 0, L_0x225faf0;  1 drivers
v0x2201ff0_0 .net "orRes", 0 0, L_0x225f960;  1 drivers
v0x2202090_0 .net "s0", 0 0, L_0x225f690;  1 drivers
v0x2202130_0 .net "s0inv", 0 0, L_0x2260660;  1 drivers
v0x22021f0_0 .net "s1", 0 0, L_0x224cca0;  1 drivers
v0x22022b0_0 .net "s1inv", 0 0, L_0x22607c0;  1 drivers
v0x2202370_0 .net "s2", 0 0, L_0x22625c0;  1 drivers
v0x2202430_0 .net "s2inv", 0 0, L_0x2260880;  1 drivers
v0x22024f0_0 .net "xorRes", 0 0, L_0x225fbb0;  1 drivers
S_0x22005b0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x22002b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x225fd10/d .functor XOR 1, L_0x224c760, L_0x228fb40, C4<0>, C4<0>;
L_0x225fd10 .delay 1 (5,5,5) L_0x225fd10/d;
L_0x225fdd0/d .functor XOR 1, L_0x2261c30, L_0x225fd10, C4<0>, C4<0>;
L_0x225fdd0 .delay 1 (5,5,5) L_0x225fdd0/d;
L_0x225ff80/d .functor XOR 1, L_0x225fdd0, L_0x224ca20, C4<0>, C4<0>;
L_0x225ff80 .delay 1 (5,5,5) L_0x225ff80/d;
L_0x2260180/d .functor AND 1, L_0x2261c30, L_0x225fd10, C4<1>, C4<1>;
L_0x2260180 .delay 1 (5,5,5) L_0x2260180/d;
L_0x22603f0/d .functor AND 1, L_0x225fdd0, L_0x224ca20, C4<1>, C4<1>;
L_0x22603f0 .delay 1 (5,5,5) L_0x22603f0/d;
L_0x2260460/d .functor OR 1, L_0x2260180, L_0x22603f0, C4<0>, C4<0>;
L_0x2260460 .delay 1 (5,5,5) L_0x2260460/d;
v0x2200840_0 .net "AandB", 0 0, L_0x2260180;  1 drivers
v0x2200920_0 .net "BxorSub", 0 0, L_0x225fd10;  1 drivers
v0x22009e0_0 .net "a", 0 0, L_0x2261c30;  alias, 1 drivers
v0x2200ab0_0 .net "b", 0 0, L_0x224c760;  alias, 1 drivers
v0x2200b70_0 .net "carryin", 0 0, L_0x224ca20;  alias, 1 drivers
v0x2200c80_0 .net "carryout", 0 0, L_0x2260460;  alias, 1 drivers
v0x2200d40_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2200de0_0 .net "res", 0 0, L_0x225ff80;  alias, 1 drivers
v0x2200ea0_0 .net "xAorB", 0 0, L_0x225fdd0;  1 drivers
v0x2200ff0_0 .net "xAorBandCin", 0 0, L_0x22603f0;  1 drivers
S_0x22026d0 .scope generate, "genblk1[16]" "genblk1[16]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x21ef240 .param/l "i" 0 2 150, +C4<010000>;
S_0x22029f0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x22026d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2261cd0/d .functor AND 1, L_0x2264a30, L_0x2264b90, C4<1>, C4<1>;
L_0x2261cd0 .delay 1 (5,5,5) L_0x2261cd0/d;
L_0x224cd40/d .functor NAND 1, L_0x2264a30, L_0x2264b90, C4<1>, C4<1>;
L_0x224cd40 .delay 1 (5,5,5) L_0x224cd40/d;
L_0x2262310/d .functor OR 1, L_0x2264a30, L_0x2264b90, C4<0>, C4<0>;
L_0x2262310 .delay 1 (5,5,5) L_0x2262310/d;
L_0x22624b0/d .functor NOR 1, L_0x2264a30, L_0x2264b90, C4<0>, C4<0>;
L_0x22624b0 .delay 1 (5,5,5) L_0x22624b0/d;
L_0x2262a00/d .functor XOR 1, L_0x2264a30, L_0x2264b90, C4<0>, C4<0>;
L_0x2262a00 .delay 1 (5,5,5) L_0x2262a00/d;
L_0x2263460/d .functor NOT 1, L_0x2264e70, C4<0>, C4<0>, C4<0>;
L_0x2263460 .delay 1 (5,5,5) L_0x2263460/d;
L_0x22635c0/d .functor NOT 1, L_0x2262660, C4<0>, C4<0>, C4<0>;
L_0x22635c0 .delay 1 (5,5,5) L_0x22635c0/d;
L_0x2263680/d .functor NOT 1, L_0x2262700, C4<0>, C4<0>, C4<0>;
L_0x2263680 .delay 1 (5,5,5) L_0x2263680/d;
L_0x2263830/d .functor AND 1, L_0x2262d80, L_0x2263460, L_0x22635c0, L_0x2263680;
L_0x2263830 .delay 1 (5,5,5) L_0x2263830/d;
L_0x22639e0/d .functor AND 1, L_0x2262d80, L_0x2264e70, L_0x22635c0, L_0x2263680;
L_0x22639e0 .delay 1 (5,5,5) L_0x22639e0/d;
L_0x2263b90/d .functor AND 1, L_0x2262a00, L_0x2263460, L_0x2262660, L_0x2263680;
L_0x2263b90 .delay 1 (5,5,5) L_0x2263b90/d;
L_0x2263d80/d .functor AND 1, L_0x2262d80, L_0x2264e70, L_0x2262660, L_0x2263680;
L_0x2263d80 .delay 1 (5,5,5) L_0x2263d80/d;
L_0x2263eb0/d .functor AND 1, L_0x2261cd0, L_0x2263460, L_0x22635c0, L_0x2262700;
L_0x2263eb0 .delay 1 (5,5,5) L_0x2263eb0/d;
L_0x2264110/d .functor AND 1, L_0x224cd40, L_0x2264e70, L_0x22635c0, L_0x2262700;
L_0x2264110 .delay 1 (5,5,5) L_0x2264110/d;
L_0x2263e40/d .functor AND 1, L_0x22624b0, L_0x2263460, L_0x2262660, L_0x2262700;
L_0x2263e40 .delay 1 (5,5,5) L_0x2263e40/d;
L_0x2264470/d .functor AND 1, L_0x2262310, L_0x2264e70, L_0x2262660, L_0x2262700;
L_0x2264470 .delay 1 (5,5,5) L_0x2264470/d;
L_0x2264640/0/0 .functor OR 1, L_0x2263830, L_0x22639e0, L_0x2263b90, L_0x2263eb0;
L_0x2264640/0/4 .functor OR 1, L_0x2264110, L_0x2263e40, L_0x2264470, L_0x2263d80;
L_0x2264640/d .functor OR 1, L_0x2264640/0/0, L_0x2264640/0/4, C4<0>, C4<0>;
L_0x2264640 .delay 1 (5,5,5) L_0x2264640/d;
v0x2203ab0_0 .net "a", 0 0, L_0x2264a30;  1 drivers
v0x2203ba0_0 .net "addSub", 0 0, L_0x2262d80;  1 drivers
v0x2203c70_0 .net "andRes", 0 0, L_0x2261cd0;  1 drivers
v0x2203d40_0 .net "b", 0 0, L_0x2264b90;  1 drivers
v0x2203e10_0 .net "carryIn", 0 0, L_0x2264d40;  1 drivers
v0x2203eb0_0 .net "carryOut", 0 0, L_0x2263260;  1 drivers
v0x2203f80_0 .net "initialResult", 0 0, L_0x2264640;  1 drivers
v0x2204020_0 .net "isAdd", 0 0, L_0x2263830;  1 drivers
v0x22040c0_0 .net "isAnd", 0 0, L_0x2263eb0;  1 drivers
v0x22041f0_0 .net "isNand", 0 0, L_0x2264110;  1 drivers
v0x2204290_0 .net "isNor", 0 0, L_0x2263e40;  1 drivers
v0x2204330_0 .net "isOr", 0 0, L_0x2264470;  1 drivers
v0x22043f0_0 .net "isSLT", 0 0, L_0x2263d80;  1 drivers
v0x22044b0_0 .net "isSub", 0 0, L_0x22639e0;  1 drivers
v0x2204570_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2204610_0 .net "isXor", 0 0, L_0x2263b90;  1 drivers
v0x22046d0_0 .net "nandRes", 0 0, L_0x224cd40;  1 drivers
v0x2204880_0 .net "norRes", 0 0, L_0x22624b0;  1 drivers
v0x2204920_0 .net "orRes", 0 0, L_0x2262310;  1 drivers
v0x22049c0_0 .net "s0", 0 0, L_0x2264e70;  1 drivers
v0x2204a60_0 .net "s0inv", 0 0, L_0x2263460;  1 drivers
v0x2204b20_0 .net "s1", 0 0, L_0x2262660;  1 drivers
v0x2204be0_0 .net "s1inv", 0 0, L_0x22635c0;  1 drivers
v0x2204ca0_0 .net "s2", 0 0, L_0x2262700;  1 drivers
v0x2204d60_0 .net "s2inv", 0 0, L_0x2263680;  1 drivers
v0x2204e20_0 .net "xorRes", 0 0, L_0x2262a00;  1 drivers
S_0x2202cf0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x22029f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2262b60/d .functor XOR 1, L_0x2264b90, L_0x228fb40, C4<0>, C4<0>;
L_0x2262b60 .delay 1 (5,5,5) L_0x2262b60/d;
L_0x2262c20/d .functor XOR 1, L_0x2264a30, L_0x2262b60, C4<0>, C4<0>;
L_0x2262c20 .delay 1 (5,5,5) L_0x2262c20/d;
L_0x2262d80/d .functor XOR 1, L_0x2262c20, L_0x2264d40, C4<0>, C4<0>;
L_0x2262d80 .delay 1 (5,5,5) L_0x2262d80/d;
L_0x2262f80/d .functor AND 1, L_0x2264a30, L_0x2262b60, C4<1>, C4<1>;
L_0x2262f80 .delay 1 (5,5,5) L_0x2262f80/d;
L_0x22631f0/d .functor AND 1, L_0x2262c20, L_0x2264d40, C4<1>, C4<1>;
L_0x22631f0 .delay 1 (5,5,5) L_0x22631f0/d;
L_0x2263260/d .functor OR 1, L_0x2262f80, L_0x22631f0, C4<0>, C4<0>;
L_0x2263260 .delay 1 (5,5,5) L_0x2263260/d;
v0x2202f60_0 .net "AandB", 0 0, L_0x2262f80;  1 drivers
v0x2203040_0 .net "BxorSub", 0 0, L_0x2262b60;  1 drivers
v0x2203100_0 .net "a", 0 0, L_0x2264a30;  alias, 1 drivers
v0x22031d0_0 .net "b", 0 0, L_0x2264b90;  alias, 1 drivers
v0x2203290_0 .net "carryin", 0 0, L_0x2264d40;  alias, 1 drivers
v0x22033a0_0 .net "carryout", 0 0, L_0x2263260;  alias, 1 drivers
v0x2203460_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x21efe70_0 .net "res", 0 0, L_0x2262d80;  alias, 1 drivers
v0x21eff30_0 .net "xAorB", 0 0, L_0x2262c20;  1 drivers
v0x2203910_0 .net "xAorBandCin", 0 0, L_0x22631f0;  1 drivers
S_0x2205000 .scope generate, "genblk1[17]" "genblk1[17]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22051c0 .param/l "i" 0 2 150, +C4<010001>;
S_0x2205280 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2205000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2264ad0/d .functor AND 1, L_0x2267550, L_0x22676b0, C4<1>, C4<1>;
L_0x2264ad0 .delay 1 (5,5,5) L_0x2264ad0/d;
L_0x2262840/d .functor NAND 1, L_0x2267550, L_0x22676b0, C4<1>, C4<1>;
L_0x2262840 .delay 1 (5,5,5) L_0x2262840/d;
L_0x22652a0/d .functor OR 1, L_0x2267550, L_0x22676b0, C4<0>, C4<0>;
L_0x22652a0 .delay 1 (5,5,5) L_0x22652a0/d;
L_0x2265430/d .functor NOR 1, L_0x2267550, L_0x22676b0, C4<0>, C4<0>;
L_0x2265430 .delay 1 (5,5,5) L_0x2265430/d;
L_0x22654f0/d .functor XOR 1, L_0x2267550, L_0x22676b0, C4<0>, C4<0>;
L_0x22654f0 .delay 1 (5,5,5) L_0x22654f0/d;
L_0x2265f50/d .functor NOT 1, L_0x2264fb0, C4<0>, C4<0>, C4<0>;
L_0x2265f50 .delay 1 (5,5,5) L_0x2265f50/d;
L_0x22660b0/d .functor NOT 1, L_0x2265050, C4<0>, C4<0>, C4<0>;
L_0x22660b0 .delay 1 (5,5,5) L_0x22660b0/d;
L_0x2266170/d .functor NOT 1, L_0x22650f0, C4<0>, C4<0>, C4<0>;
L_0x2266170 .delay 1 (5,5,5) L_0x2266170/d;
L_0x2266320/d .functor AND 1, L_0x2265870, L_0x2265f50, L_0x22660b0, L_0x2266170;
L_0x2266320 .delay 1 (5,5,5) L_0x2266320/d;
L_0x22664d0/d .functor AND 1, L_0x2265870, L_0x2264fb0, L_0x22660b0, L_0x2266170;
L_0x22664d0 .delay 1 (5,5,5) L_0x22664d0/d;
L_0x2266680/d .functor AND 1, L_0x22654f0, L_0x2265f50, L_0x2265050, L_0x2266170;
L_0x2266680 .delay 1 (5,5,5) L_0x2266680/d;
L_0x2266870/d .functor AND 1, L_0x2265870, L_0x2264fb0, L_0x2265050, L_0x2266170;
L_0x2266870 .delay 1 (5,5,5) L_0x2266870/d;
L_0x22669a0/d .functor AND 1, L_0x2264ad0, L_0x2265f50, L_0x22660b0, L_0x22650f0;
L_0x22669a0 .delay 1 (5,5,5) L_0x22669a0/d;
L_0x2266c00/d .functor AND 1, L_0x2262840, L_0x2264fb0, L_0x22660b0, L_0x22650f0;
L_0x2266c00 .delay 1 (5,5,5) L_0x2266c00/d;
L_0x2266930/d .functor AND 1, L_0x2265430, L_0x2265f50, L_0x2265050, L_0x22650f0;
L_0x2266930 .delay 1 (5,5,5) L_0x2266930/d;
L_0x2266f90/d .functor AND 1, L_0x22652a0, L_0x2264fb0, L_0x2265050, L_0x22650f0;
L_0x2266f90 .delay 1 (5,5,5) L_0x2266f90/d;
L_0x2267160/0/0 .functor OR 1, L_0x2266320, L_0x22664d0, L_0x2266680, L_0x22669a0;
L_0x2267160/0/4 .functor OR 1, L_0x2266c00, L_0x2266930, L_0x2266f90, L_0x2266870;
L_0x2267160/d .functor OR 1, L_0x2267160/0/0, L_0x2267160/0/4, C4<0>, C4<0>;
L_0x2267160 .delay 1 (5,5,5) L_0x2267160/d;
v0x2206180_0 .net "a", 0 0, L_0x2267550;  1 drivers
v0x2206240_0 .net "addSub", 0 0, L_0x2265870;  1 drivers
v0x2206310_0 .net "andRes", 0 0, L_0x2264ad0;  1 drivers
v0x22063e0_0 .net "b", 0 0, L_0x22676b0;  1 drivers
v0x22064b0_0 .net "carryIn", 0 0, L_0x2264f10;  1 drivers
v0x2206550_0 .net "carryOut", 0 0, L_0x2265d50;  1 drivers
v0x2206620_0 .net "initialResult", 0 0, L_0x2267160;  1 drivers
v0x22066c0_0 .net "isAdd", 0 0, L_0x2266320;  1 drivers
v0x2206760_0 .net "isAnd", 0 0, L_0x22669a0;  1 drivers
v0x2206890_0 .net "isNand", 0 0, L_0x2266c00;  1 drivers
v0x2206930_0 .net "isNor", 0 0, L_0x2266930;  1 drivers
v0x22069d0_0 .net "isOr", 0 0, L_0x2266f90;  1 drivers
v0x2206a90_0 .net "isSLT", 0 0, L_0x2266870;  1 drivers
v0x2206b50_0 .net "isSub", 0 0, L_0x22664d0;  1 drivers
v0x2206c10_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2206cb0_0 .net "isXor", 0 0, L_0x2266680;  1 drivers
v0x2206d70_0 .net "nandRes", 0 0, L_0x2262840;  1 drivers
v0x2206f20_0 .net "norRes", 0 0, L_0x2265430;  1 drivers
v0x2206fc0_0 .net "orRes", 0 0, L_0x22652a0;  1 drivers
v0x2207060_0 .net "s0", 0 0, L_0x2264fb0;  1 drivers
v0x2207100_0 .net "s0inv", 0 0, L_0x2265f50;  1 drivers
v0x22071c0_0 .net "s1", 0 0, L_0x2265050;  1 drivers
v0x2207280_0 .net "s1inv", 0 0, L_0x22660b0;  1 drivers
v0x2207340_0 .net "s2", 0 0, L_0x22650f0;  1 drivers
v0x2207400_0 .net "s2inv", 0 0, L_0x2266170;  1 drivers
v0x22074c0_0 .net "xorRes", 0 0, L_0x22654f0;  1 drivers
S_0x2205580 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2205280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2265650/d .functor XOR 1, L_0x22676b0, L_0x228fb40, C4<0>, C4<0>;
L_0x2265650 .delay 1 (5,5,5) L_0x2265650/d;
L_0x2265710/d .functor XOR 1, L_0x2267550, L_0x2265650, C4<0>, C4<0>;
L_0x2265710 .delay 1 (5,5,5) L_0x2265710/d;
L_0x2265870/d .functor XOR 1, L_0x2265710, L_0x2264f10, C4<0>, C4<0>;
L_0x2265870 .delay 1 (5,5,5) L_0x2265870/d;
L_0x2265a70/d .functor AND 1, L_0x2267550, L_0x2265650, C4<1>, C4<1>;
L_0x2265a70 .delay 1 (5,5,5) L_0x2265a70/d;
L_0x2265ce0/d .functor AND 1, L_0x2265710, L_0x2264f10, C4<1>, C4<1>;
L_0x2265ce0 .delay 1 (5,5,5) L_0x2265ce0/d;
L_0x2265d50/d .functor OR 1, L_0x2265a70, L_0x2265ce0, C4<0>, C4<0>;
L_0x2265d50 .delay 1 (5,5,5) L_0x2265d50/d;
v0x2205810_0 .net "AandB", 0 0, L_0x2265a70;  1 drivers
v0x22058f0_0 .net "BxorSub", 0 0, L_0x2265650;  1 drivers
v0x22059b0_0 .net "a", 0 0, L_0x2267550;  alias, 1 drivers
v0x2205a80_0 .net "b", 0 0, L_0x22676b0;  alias, 1 drivers
v0x2205b40_0 .net "carryin", 0 0, L_0x2264f10;  alias, 1 drivers
v0x2205c50_0 .net "carryout", 0 0, L_0x2265d50;  alias, 1 drivers
v0x2205d10_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2205db0_0 .net "res", 0 0, L_0x2265870;  alias, 1 drivers
v0x2205e70_0 .net "xAorB", 0 0, L_0x2265710;  1 drivers
v0x2205fc0_0 .net "xAorBandCin", 0 0, L_0x2265ce0;  1 drivers
S_0x22076a0 .scope generate, "genblk1[18]" "genblk1[18]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2207860 .param/l "i" 0 2 150, +C4<010010>;
S_0x2207920 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x22076a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x22675f0/d .functor AND 1, L_0x2269fe0, L_0x226a140, C4<1>, C4<1>;
L_0x22675f0 .delay 1 (5,5,5) L_0x22675f0/d;
L_0x2267bd0/d .functor NAND 1, L_0x2269fe0, L_0x226a140, C4<1>, C4<1>;
L_0x2267bd0 .delay 1 (5,5,5) L_0x2267bd0/d;
L_0x2267d30/d .functor OR 1, L_0x2269fe0, L_0x226a140, C4<0>, C4<0>;
L_0x2267d30 .delay 1 (5,5,5) L_0x2267d30/d;
L_0x2267ec0/d .functor NOR 1, L_0x2269fe0, L_0x226a140, C4<0>, C4<0>;
L_0x2267ec0 .delay 1 (5,5,5) L_0x2267ec0/d;
L_0x2267f80/d .functor XOR 1, L_0x2269fe0, L_0x226a140, C4<0>, C4<0>;
L_0x2267f80 .delay 1 (5,5,5) L_0x2267f80/d;
L_0x22689e0/d .functor NOT 1, L_0x2267900, C4<0>, C4<0>, C4<0>;
L_0x22689e0 .delay 1 (5,5,5) L_0x22689e0/d;
L_0x2268b40/d .functor NOT 1, L_0x22679a0, C4<0>, C4<0>, C4<0>;
L_0x2268b40 .delay 1 (5,5,5) L_0x2268b40/d;
L_0x2268c00/d .functor NOT 1, L_0x2267a40, C4<0>, C4<0>, C4<0>;
L_0x2268c00 .delay 1 (5,5,5) L_0x2268c00/d;
L_0x2268db0/d .functor AND 1, L_0x2268300, L_0x22689e0, L_0x2268b40, L_0x2268c00;
L_0x2268db0 .delay 1 (5,5,5) L_0x2268db0/d;
L_0x2268f60/d .functor AND 1, L_0x2268300, L_0x2267900, L_0x2268b40, L_0x2268c00;
L_0x2268f60 .delay 1 (5,5,5) L_0x2268f60/d;
L_0x2269110/d .functor AND 1, L_0x2267f80, L_0x22689e0, L_0x22679a0, L_0x2268c00;
L_0x2269110 .delay 1 (5,5,5) L_0x2269110/d;
L_0x2269300/d .functor AND 1, L_0x2268300, L_0x2267900, L_0x22679a0, L_0x2268c00;
L_0x2269300 .delay 1 (5,5,5) L_0x2269300/d;
L_0x2269430/d .functor AND 1, L_0x22675f0, L_0x22689e0, L_0x2268b40, L_0x2267a40;
L_0x2269430 .delay 1 (5,5,5) L_0x2269430/d;
L_0x2269690/d .functor AND 1, L_0x2267bd0, L_0x2267900, L_0x2268b40, L_0x2267a40;
L_0x2269690 .delay 1 (5,5,5) L_0x2269690/d;
L_0x22693c0/d .functor AND 1, L_0x2267ec0, L_0x22689e0, L_0x22679a0, L_0x2267a40;
L_0x22693c0 .delay 1 (5,5,5) L_0x22693c0/d;
L_0x2269a20/d .functor AND 1, L_0x2267d30, L_0x2267900, L_0x22679a0, L_0x2267a40;
L_0x2269a20 .delay 1 (5,5,5) L_0x2269a20/d;
L_0x2269bf0/0/0 .functor OR 1, L_0x2268db0, L_0x2268f60, L_0x2269110, L_0x2269430;
L_0x2269bf0/0/4 .functor OR 1, L_0x2269690, L_0x22693c0, L_0x2269a20, L_0x2269300;
L_0x2269bf0/d .functor OR 1, L_0x2269bf0/0/0, L_0x2269bf0/0/4, C4<0>, C4<0>;
L_0x2269bf0 .delay 1 (5,5,5) L_0x2269bf0/d;
v0x2208820_0 .net "a", 0 0, L_0x2269fe0;  1 drivers
v0x22088e0_0 .net "addSub", 0 0, L_0x2268300;  1 drivers
v0x22089b0_0 .net "andRes", 0 0, L_0x22675f0;  1 drivers
v0x2208a80_0 .net "b", 0 0, L_0x226a140;  1 drivers
v0x2208b50_0 .net "carryIn", 0 0, L_0x2267860;  1 drivers
v0x2208bf0_0 .net "carryOut", 0 0, L_0x22687e0;  1 drivers
v0x2208cc0_0 .net "initialResult", 0 0, L_0x2269bf0;  1 drivers
v0x2208d60_0 .net "isAdd", 0 0, L_0x2268db0;  1 drivers
v0x2208e00_0 .net "isAnd", 0 0, L_0x2269430;  1 drivers
v0x2208f30_0 .net "isNand", 0 0, L_0x2269690;  1 drivers
v0x2208fd0_0 .net "isNor", 0 0, L_0x22693c0;  1 drivers
v0x2209070_0 .net "isOr", 0 0, L_0x2269a20;  1 drivers
v0x2209130_0 .net "isSLT", 0 0, L_0x2269300;  1 drivers
v0x22091f0_0 .net "isSub", 0 0, L_0x2268f60;  1 drivers
v0x22092b0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2209350_0 .net "isXor", 0 0, L_0x2269110;  1 drivers
v0x2209410_0 .net "nandRes", 0 0, L_0x2267bd0;  1 drivers
v0x22095c0_0 .net "norRes", 0 0, L_0x2267ec0;  1 drivers
v0x2209660_0 .net "orRes", 0 0, L_0x2267d30;  1 drivers
v0x2209700_0 .net "s0", 0 0, L_0x2267900;  1 drivers
v0x22097a0_0 .net "s0inv", 0 0, L_0x22689e0;  1 drivers
v0x2209860_0 .net "s1", 0 0, L_0x22679a0;  1 drivers
v0x2209920_0 .net "s1inv", 0 0, L_0x2268b40;  1 drivers
v0x22099e0_0 .net "s2", 0 0, L_0x2267a40;  1 drivers
v0x2209aa0_0 .net "s2inv", 0 0, L_0x2268c00;  1 drivers
v0x2209b60_0 .net "xorRes", 0 0, L_0x2267f80;  1 drivers
S_0x2207c20 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2207920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x22680e0/d .functor XOR 1, L_0x226a140, L_0x228fb40, C4<0>, C4<0>;
L_0x22680e0 .delay 1 (5,5,5) L_0x22680e0/d;
L_0x22681a0/d .functor XOR 1, L_0x2269fe0, L_0x22680e0, C4<0>, C4<0>;
L_0x22681a0 .delay 1 (5,5,5) L_0x22681a0/d;
L_0x2268300/d .functor XOR 1, L_0x22681a0, L_0x2267860, C4<0>, C4<0>;
L_0x2268300 .delay 1 (5,5,5) L_0x2268300/d;
L_0x2268500/d .functor AND 1, L_0x2269fe0, L_0x22680e0, C4<1>, C4<1>;
L_0x2268500 .delay 1 (5,5,5) L_0x2268500/d;
L_0x2268770/d .functor AND 1, L_0x22681a0, L_0x2267860, C4<1>, C4<1>;
L_0x2268770 .delay 1 (5,5,5) L_0x2268770/d;
L_0x22687e0/d .functor OR 1, L_0x2268500, L_0x2268770, C4<0>, C4<0>;
L_0x22687e0 .delay 1 (5,5,5) L_0x22687e0/d;
v0x2207eb0_0 .net "AandB", 0 0, L_0x2268500;  1 drivers
v0x2207f90_0 .net "BxorSub", 0 0, L_0x22680e0;  1 drivers
v0x2208050_0 .net "a", 0 0, L_0x2269fe0;  alias, 1 drivers
v0x2208120_0 .net "b", 0 0, L_0x226a140;  alias, 1 drivers
v0x22081e0_0 .net "carryin", 0 0, L_0x2267860;  alias, 1 drivers
v0x22082f0_0 .net "carryout", 0 0, L_0x22687e0;  alias, 1 drivers
v0x22083b0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2208450_0 .net "res", 0 0, L_0x2268300;  alias, 1 drivers
v0x2208510_0 .net "xAorB", 0 0, L_0x22681a0;  1 drivers
v0x2208660_0 .net "xAorBandCin", 0 0, L_0x2268770;  1 drivers
S_0x2209d40 .scope generate, "genblk1[19]" "genblk1[19]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2209f00 .param/l "i" 0 2 150, +C4<010011>;
S_0x2209fc0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2209d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x226a080/d .functor AND 1, L_0x226ca10, L_0x226cb70, C4<1>, C4<1>;
L_0x226a080 .delay 1 (5,5,5) L_0x226a080/d;
L_0x226a690/d .functor NAND 1, L_0x226ca10, L_0x226cb70, C4<1>, C4<1>;
L_0x226a690 .delay 1 (5,5,5) L_0x226a690/d;
L_0x226a750/d .functor OR 1, L_0x226ca10, L_0x226cb70, C4<0>, C4<0>;
L_0x226a750 .delay 1 (5,5,5) L_0x226a750/d;
L_0x226a940/d .functor NOR 1, L_0x226ca10, L_0x226cb70, C4<0>, C4<0>;
L_0x226a940 .delay 1 (5,5,5) L_0x226a940/d;
L_0x226aa00/d .functor XOR 1, L_0x226ca10, L_0x226cb70, C4<0>, C4<0>;
L_0x226aa00 .delay 1 (5,5,5) L_0x226aa00/d;
L_0x226b440/d .functor NOT 1, L_0x226a390, C4<0>, C4<0>, C4<0>;
L_0x226b440 .delay 1 (5,5,5) L_0x226b440/d;
L_0x226b5a0/d .functor NOT 1, L_0x226a430, C4<0>, C4<0>, C4<0>;
L_0x226b5a0 .delay 1 (5,5,5) L_0x226b5a0/d;
L_0x226b660/d .functor NOT 1, L_0x226a4d0, C4<0>, C4<0>, C4<0>;
L_0x226b660 .delay 1 (5,5,5) L_0x226b660/d;
L_0x226b810/d .functor AND 1, L_0x226ad80, L_0x226b440, L_0x226b5a0, L_0x226b660;
L_0x226b810 .delay 1 (5,5,5) L_0x226b810/d;
L_0x226b9c0/d .functor AND 1, L_0x226ad80, L_0x226a390, L_0x226b5a0, L_0x226b660;
L_0x226b9c0 .delay 1 (5,5,5) L_0x226b9c0/d;
L_0x226bb70/d .functor AND 1, L_0x226aa00, L_0x226b440, L_0x226a430, L_0x226b660;
L_0x226bb70 .delay 1 (5,5,5) L_0x226bb70/d;
L_0x226bd60/d .functor AND 1, L_0x226ad80, L_0x226a390, L_0x226a430, L_0x226b660;
L_0x226bd60 .delay 1 (5,5,5) L_0x226bd60/d;
L_0x226be90/d .functor AND 1, L_0x226a080, L_0x226b440, L_0x226b5a0, L_0x226a4d0;
L_0x226be90 .delay 1 (5,5,5) L_0x226be90/d;
L_0x226c0f0/d .functor AND 1, L_0x226a690, L_0x226a390, L_0x226b5a0, L_0x226a4d0;
L_0x226c0f0 .delay 1 (5,5,5) L_0x226c0f0/d;
L_0x226be20/d .functor AND 1, L_0x226a940, L_0x226b440, L_0x226a430, L_0x226a4d0;
L_0x226be20 .delay 1 (5,5,5) L_0x226be20/d;
L_0x226c450/d .functor AND 1, L_0x226a750, L_0x226a390, L_0x226a430, L_0x226a4d0;
L_0x226c450 .delay 1 (5,5,5) L_0x226c450/d;
L_0x226c620/0/0 .functor OR 1, L_0x226b810, L_0x226b9c0, L_0x226bb70, L_0x226be90;
L_0x226c620/0/4 .functor OR 1, L_0x226c0f0, L_0x226be20, L_0x226c450, L_0x226bd60;
L_0x226c620/d .functor OR 1, L_0x226c620/0/0, L_0x226c620/0/4, C4<0>, C4<0>;
L_0x226c620 .delay 1 (5,5,5) L_0x226c620/d;
v0x220aec0_0 .net "a", 0 0, L_0x226ca10;  1 drivers
v0x220af80_0 .net "addSub", 0 0, L_0x226ad80;  1 drivers
v0x220b050_0 .net "andRes", 0 0, L_0x226a080;  1 drivers
v0x220b120_0 .net "b", 0 0, L_0x226cb70;  1 drivers
v0x220b1f0_0 .net "carryIn", 0 0, L_0x226a2f0;  1 drivers
v0x220b290_0 .net "carryOut", 0 0, L_0x226b240;  1 drivers
v0x220b360_0 .net "initialResult", 0 0, L_0x226c620;  1 drivers
v0x220b400_0 .net "isAdd", 0 0, L_0x226b810;  1 drivers
v0x220b4a0_0 .net "isAnd", 0 0, L_0x226be90;  1 drivers
v0x220b5d0_0 .net "isNand", 0 0, L_0x226c0f0;  1 drivers
v0x220b670_0 .net "isNor", 0 0, L_0x226be20;  1 drivers
v0x220b710_0 .net "isOr", 0 0, L_0x226c450;  1 drivers
v0x220b7d0_0 .net "isSLT", 0 0, L_0x226bd60;  1 drivers
v0x220b890_0 .net "isSub", 0 0, L_0x226b9c0;  1 drivers
v0x220b950_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x220b9f0_0 .net "isXor", 0 0, L_0x226bb70;  1 drivers
v0x220bab0_0 .net "nandRes", 0 0, L_0x226a690;  1 drivers
v0x220bc60_0 .net "norRes", 0 0, L_0x226a940;  1 drivers
v0x220bd00_0 .net "orRes", 0 0, L_0x226a750;  1 drivers
v0x220bda0_0 .net "s0", 0 0, L_0x226a390;  1 drivers
v0x220be40_0 .net "s0inv", 0 0, L_0x226b440;  1 drivers
v0x220bf00_0 .net "s1", 0 0, L_0x226a430;  1 drivers
v0x220bfc0_0 .net "s1inv", 0 0, L_0x226b5a0;  1 drivers
v0x220c060_0 .net "s2", 0 0, L_0x226a4d0;  1 drivers
v0x220c100_0 .net "s2inv", 0 0, L_0x226b660;  1 drivers
v0x220c1a0_0 .net "xorRes", 0 0, L_0x226aa00;  1 drivers
S_0x220a2c0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2209fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x226ab60/d .functor XOR 1, L_0x226cb70, L_0x228fb40, C4<0>, C4<0>;
L_0x226ab60 .delay 1 (5,5,5) L_0x226ab60/d;
L_0x226ac20/d .functor XOR 1, L_0x226ca10, L_0x226ab60, C4<0>, C4<0>;
L_0x226ac20 .delay 1 (5,5,5) L_0x226ac20/d;
L_0x226ad80/d .functor XOR 1, L_0x226ac20, L_0x226a2f0, C4<0>, C4<0>;
L_0x226ad80 .delay 1 (5,5,5) L_0x226ad80/d;
L_0x226af80/d .functor AND 1, L_0x226ca10, L_0x226ab60, C4<1>, C4<1>;
L_0x226af80 .delay 1 (5,5,5) L_0x226af80/d;
L_0x226a7c0/d .functor AND 1, L_0x226ac20, L_0x226a2f0, C4<1>, C4<1>;
L_0x226a7c0 .delay 1 (5,5,5) L_0x226a7c0/d;
L_0x226b240/d .functor OR 1, L_0x226af80, L_0x226a7c0, C4<0>, C4<0>;
L_0x226b240 .delay 1 (5,5,5) L_0x226b240/d;
v0x220a550_0 .net "AandB", 0 0, L_0x226af80;  1 drivers
v0x220a630_0 .net "BxorSub", 0 0, L_0x226ab60;  1 drivers
v0x220a6f0_0 .net "a", 0 0, L_0x226ca10;  alias, 1 drivers
v0x220a7c0_0 .net "b", 0 0, L_0x226cb70;  alias, 1 drivers
v0x220a880_0 .net "carryin", 0 0, L_0x226a2f0;  alias, 1 drivers
v0x220a990_0 .net "carryout", 0 0, L_0x226b240;  alias, 1 drivers
v0x220aa50_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x220aaf0_0 .net "res", 0 0, L_0x226ad80;  alias, 1 drivers
v0x220abb0_0 .net "xAorB", 0 0, L_0x226ac20;  1 drivers
v0x220ad00_0 .net "xAorBandCin", 0 0, L_0x226a7c0;  1 drivers
S_0x220c3b0 .scope generate, "genblk1[20]" "genblk1[20]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x220c570 .param/l "i" 0 2 150, +C4<010100>;
S_0x220c630 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x220c3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x226cab0/d .functor AND 1, L_0x226f3d0, L_0x226f530, C4<1>, C4<1>;
L_0x226cab0 .delay 1 (5,5,5) L_0x226cab0/d;
L_0x226d0f0/d .functor NAND 1, L_0x226f3d0, L_0x226f530, C4<1>, C4<1>;
L_0x226d0f0 .delay 1 (5,5,5) L_0x226d0f0/d;
L_0x226d1b0/d .functor OR 1, L_0x226f3d0, L_0x226f530, C4<0>, C4<0>;
L_0x226d1b0 .delay 1 (5,5,5) L_0x226d1b0/d;
L_0x226d3a0/d .functor NOR 1, L_0x226f3d0, L_0x226f530, C4<0>, C4<0>;
L_0x226d3a0 .delay 1 (5,5,5) L_0x226d3a0/d;
L_0x226d460/d .functor XOR 1, L_0x226f3d0, L_0x226f530, C4<0>, C4<0>;
L_0x226d460 .delay 1 (5,5,5) L_0x226d460/d;
L_0x2262980/d .functor NOT 1, L_0x226cdc0, C4<0>, C4<0>, C4<0>;
L_0x2262980 .delay 1 (5,5,5) L_0x2262980/d;
L_0x226dea0/d .functor NOT 1, L_0x226ce60, C4<0>, C4<0>, C4<0>;
L_0x226dea0 .delay 1 (5,5,5) L_0x226dea0/d;
L_0x226e000/d .functor NOT 1, L_0x226cf00, C4<0>, C4<0>, C4<0>;
L_0x226e000 .delay 1 (5,5,5) L_0x226e000/d;
L_0x226e110/d .functor AND 1, L_0x226d7e0, L_0x2262980, L_0x226dea0, L_0x226e000;
L_0x226e110 .delay 1 (5,5,5) L_0x226e110/d;
L_0x226e310/d .functor AND 1, L_0x226d7e0, L_0x226cdc0, L_0x226dea0, L_0x226e000;
L_0x226e310 .delay 1 (5,5,5) L_0x226e310/d;
L_0x226e520/d .functor AND 1, L_0x226d460, L_0x2262980, L_0x226ce60, L_0x226e000;
L_0x226e520 .delay 1 (5,5,5) L_0x226e520/d;
L_0x226e700/d .functor AND 1, L_0x226d7e0, L_0x226cdc0, L_0x226ce60, L_0x226e000;
L_0x226e700 .delay 1 (5,5,5) L_0x226e700/d;
L_0x226e8d0/d .functor AND 1, L_0x226cab0, L_0x2262980, L_0x226dea0, L_0x226cf00;
L_0x226e8d0 .delay 1 (5,5,5) L_0x226e8d0/d;
L_0x226eab0/d .functor AND 1, L_0x226d0f0, L_0x226cdc0, L_0x226dea0, L_0x226cf00;
L_0x226eab0 .delay 1 (5,5,5) L_0x226eab0/d;
L_0x226e860/d .functor AND 1, L_0x226d3a0, L_0x2262980, L_0x226ce60, L_0x226cf00;
L_0x226e860 .delay 1 (5,5,5) L_0x226e860/d;
L_0x226ee40/d .functor AND 1, L_0x226d1b0, L_0x226cdc0, L_0x226ce60, L_0x226cf00;
L_0x226ee40 .delay 1 (5,5,5) L_0x226ee40/d;
L_0x226efe0/0/0 .functor OR 1, L_0x226e110, L_0x226e310, L_0x226e520, L_0x226e8d0;
L_0x226efe0/0/4 .functor OR 1, L_0x226eab0, L_0x226e860, L_0x226ee40, L_0x226e700;
L_0x226efe0/d .functor OR 1, L_0x226efe0/0/0, L_0x226efe0/0/4, C4<0>, C4<0>;
L_0x226efe0 .delay 1 (5,5,5) L_0x226efe0/d;
v0x220d570_0 .net "a", 0 0, L_0x226f3d0;  1 drivers
v0x220d630_0 .net "addSub", 0 0, L_0x226d7e0;  1 drivers
v0x220d700_0 .net "andRes", 0 0, L_0x226cab0;  1 drivers
v0x220d7d0_0 .net "b", 0 0, L_0x226f530;  1 drivers
v0x220d8a0_0 .net "carryIn", 0 0, L_0x226cd20;  1 drivers
v0x220d940_0 .net "carryOut", 0 0, L_0x226dca0;  1 drivers
v0x220da10_0 .net "initialResult", 0 0, L_0x226efe0;  1 drivers
v0x220dab0_0 .net "isAdd", 0 0, L_0x226e110;  1 drivers
v0x220db50_0 .net "isAnd", 0 0, L_0x226e8d0;  1 drivers
v0x220dc80_0 .net "isNand", 0 0, L_0x226eab0;  1 drivers
v0x220dd20_0 .net "isNor", 0 0, L_0x226e860;  1 drivers
v0x220ddc0_0 .net "isOr", 0 0, L_0x226ee40;  1 drivers
v0x220de80_0 .net "isSLT", 0 0, L_0x226e700;  1 drivers
v0x220df40_0 .net "isSub", 0 0, L_0x226e310;  1 drivers
v0x220e000_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x220e0a0_0 .net "isXor", 0 0, L_0x226e520;  1 drivers
v0x220e160_0 .net "nandRes", 0 0, L_0x226d0f0;  1 drivers
v0x220e310_0 .net "norRes", 0 0, L_0x226d3a0;  1 drivers
v0x220e3b0_0 .net "orRes", 0 0, L_0x226d1b0;  1 drivers
v0x220e450_0 .net "s0", 0 0, L_0x226cdc0;  1 drivers
v0x220e4f0_0 .net "s0inv", 0 0, L_0x2262980;  1 drivers
v0x220e5b0_0 .net "s1", 0 0, L_0x226ce60;  1 drivers
v0x220e670_0 .net "s1inv", 0 0, L_0x226dea0;  1 drivers
v0x220e730_0 .net "s2", 0 0, L_0x226cf00;  1 drivers
v0x220e7f0_0 .net "s2inv", 0 0, L_0x226e000;  1 drivers
v0x220e8b0_0 .net "xorRes", 0 0, L_0x226d460;  1 drivers
S_0x220c930 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x220c630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x226d5c0/d .functor XOR 1, L_0x226f530, L_0x228fb40, C4<0>, C4<0>;
L_0x226d5c0 .delay 1 (5,5,5) L_0x226d5c0/d;
L_0x226d680/d .functor XOR 1, L_0x226f3d0, L_0x226d5c0, C4<0>, C4<0>;
L_0x226d680 .delay 1 (5,5,5) L_0x226d680/d;
L_0x226d7e0/d .functor XOR 1, L_0x226d680, L_0x226cd20, C4<0>, C4<0>;
L_0x226d7e0 .delay 1 (5,5,5) L_0x226d7e0/d;
L_0x226d9e0/d .functor AND 1, L_0x226f3d0, L_0x226d5c0, C4<1>, C4<1>;
L_0x226d9e0 .delay 1 (5,5,5) L_0x226d9e0/d;
L_0x226d220/d .functor AND 1, L_0x226d680, L_0x226cd20, C4<1>, C4<1>;
L_0x226d220 .delay 1 (5,5,5) L_0x226d220/d;
L_0x226dca0/d .functor OR 1, L_0x226d9e0, L_0x226d220, C4<0>, C4<0>;
L_0x226dca0 .delay 1 (5,5,5) L_0x226dca0/d;
v0x220cc00_0 .net "AandB", 0 0, L_0x226d9e0;  1 drivers
v0x220cce0_0 .net "BxorSub", 0 0, L_0x226d5c0;  1 drivers
v0x220cda0_0 .net "a", 0 0, L_0x226f3d0;  alias, 1 drivers
v0x220ce70_0 .net "b", 0 0, L_0x226f530;  alias, 1 drivers
v0x220cf30_0 .net "carryin", 0 0, L_0x226cd20;  alias, 1 drivers
v0x220d040_0 .net "carryout", 0 0, L_0x226dca0;  alias, 1 drivers
v0x220d100_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x220d1a0_0 .net "res", 0 0, L_0x226d7e0;  alias, 1 drivers
v0x220d260_0 .net "xAorB", 0 0, L_0x226d680;  1 drivers
v0x220d3b0_0 .net "xAorBandCin", 0 0, L_0x226d220;  1 drivers
S_0x220ea90 .scope generate, "genblk1[21]" "genblk1[21]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x220ec50 .param/l "i" 0 2 150, +C4<010101>;
S_0x220ed10 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x220ea90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x226f470/d .functor AND 1, L_0x2271da0, L_0x2271f00, C4<1>, C4<1>;
L_0x226f470 .delay 1 (5,5,5) L_0x226f470/d;
L_0x226eca0/d .functor NAND 1, L_0x2271da0, L_0x2271f00, C4<1>, C4<1>;
L_0x226eca0 .delay 1 (5,5,5) L_0x226eca0/d;
L_0x226fae0/d .functor OR 1, L_0x2271da0, L_0x2271f00, C4<0>, C4<0>;
L_0x226fae0 .delay 1 (5,5,5) L_0x226fae0/d;
L_0x226fcd0/d .functor NOR 1, L_0x2271da0, L_0x2271f00, C4<0>, C4<0>;
L_0x226fcd0 .delay 1 (5,5,5) L_0x226fcd0/d;
L_0x226fd90/d .functor XOR 1, L_0x2271da0, L_0x2271f00, C4<0>, C4<0>;
L_0x226fd90 .delay 1 (5,5,5) L_0x226fd90/d;
L_0x22707d0/d .functor NOT 1, L_0x226f780, C4<0>, C4<0>, C4<0>;
L_0x22707d0 .delay 1 (5,5,5) L_0x22707d0/d;
L_0x22102b0/d .functor NOT 1, L_0x226f820, C4<0>, C4<0>, C4<0>;
L_0x22102b0 .delay 1 (5,5,5) L_0x22102b0/d;
L_0x2270980/d .functor NOT 1, L_0x226f8c0, C4<0>, C4<0>, C4<0>;
L_0x2270980 .delay 1 (5,5,5) L_0x2270980/d;
L_0x2270b30/d .functor AND 1, L_0x2270110, L_0x22707d0, L_0x22102b0, L_0x2270980;
L_0x2270b30 .delay 1 (5,5,5) L_0x2270b30/d;
L_0x2270ce0/d .functor AND 1, L_0x2270110, L_0x226f780, L_0x22102b0, L_0x2270980;
L_0x2270ce0 .delay 1 (5,5,5) L_0x2270ce0/d;
L_0x2270ef0/d .functor AND 1, L_0x226fd90, L_0x22707d0, L_0x226f820, L_0x2270980;
L_0x2270ef0 .delay 1 (5,5,5) L_0x2270ef0/d;
L_0x22710d0/d .functor AND 1, L_0x2270110, L_0x226f780, L_0x226f820, L_0x2270980;
L_0x22710d0 .delay 1 (5,5,5) L_0x22710d0/d;
L_0x22712a0/d .functor AND 1, L_0x226f470, L_0x22707d0, L_0x22102b0, L_0x226f8c0;
L_0x22712a0 .delay 1 (5,5,5) L_0x22712a0/d;
L_0x2271480/d .functor AND 1, L_0x226eca0, L_0x226f780, L_0x22102b0, L_0x226f8c0;
L_0x2271480 .delay 1 (5,5,5) L_0x2271480/d;
L_0x2271230/d .functor AND 1, L_0x226fcd0, L_0x22707d0, L_0x226f820, L_0x226f8c0;
L_0x2271230 .delay 1 (5,5,5) L_0x2271230/d;
L_0x2271810/d .functor AND 1, L_0x226fae0, L_0x226f780, L_0x226f820, L_0x226f8c0;
L_0x2271810 .delay 1 (5,5,5) L_0x2271810/d;
L_0x22719b0/0/0 .functor OR 1, L_0x2270b30, L_0x2270ce0, L_0x2270ef0, L_0x22712a0;
L_0x22719b0/0/4 .functor OR 1, L_0x2271480, L_0x2271230, L_0x2271810, L_0x22710d0;
L_0x22719b0/d .functor OR 1, L_0x22719b0/0/0, L_0x22719b0/0/4, C4<0>, C4<0>;
L_0x22719b0 .delay 1 (5,5,5) L_0x22719b0/d;
v0x220fc10_0 .net "a", 0 0, L_0x2271da0;  1 drivers
v0x220fcd0_0 .net "addSub", 0 0, L_0x2270110;  1 drivers
v0x220fda0_0 .net "andRes", 0 0, L_0x226f470;  1 drivers
v0x220fe70_0 .net "b", 0 0, L_0x2271f00;  1 drivers
v0x220ff40_0 .net "carryIn", 0 0, L_0x226f6e0;  1 drivers
v0x220ffe0_0 .net "carryOut", 0 0, L_0x22705d0;  1 drivers
v0x22100b0_0 .net "initialResult", 0 0, L_0x22719b0;  1 drivers
v0x2210150_0 .net "isAdd", 0 0, L_0x2270b30;  1 drivers
v0x22101f0_0 .net "isAnd", 0 0, L_0x22712a0;  1 drivers
v0x2210320_0 .net "isNand", 0 0, L_0x2271480;  1 drivers
v0x22103c0_0 .net "isNor", 0 0, L_0x2271230;  1 drivers
v0x2210460_0 .net "isOr", 0 0, L_0x2271810;  1 drivers
v0x2210520_0 .net "isSLT", 0 0, L_0x22710d0;  1 drivers
v0x22105e0_0 .net "isSub", 0 0, L_0x2270ce0;  1 drivers
v0x22106a0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2210740_0 .net "isXor", 0 0, L_0x2270ef0;  1 drivers
v0x2210800_0 .net "nandRes", 0 0, L_0x226eca0;  1 drivers
v0x22109b0_0 .net "norRes", 0 0, L_0x226fcd0;  1 drivers
v0x2210a50_0 .net "orRes", 0 0, L_0x226fae0;  1 drivers
v0x2210af0_0 .net "s0", 0 0, L_0x226f780;  1 drivers
v0x2210b90_0 .net "s0inv", 0 0, L_0x22707d0;  1 drivers
v0x2210c50_0 .net "s1", 0 0, L_0x226f820;  1 drivers
v0x2210d10_0 .net "s1inv", 0 0, L_0x22102b0;  1 drivers
v0x2210dd0_0 .net "s2", 0 0, L_0x226f8c0;  1 drivers
v0x2210e90_0 .net "s2inv", 0 0, L_0x2270980;  1 drivers
v0x2210f50_0 .net "xorRes", 0 0, L_0x226fd90;  1 drivers
S_0x220f010 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x220ed10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x226fef0/d .functor XOR 1, L_0x2271f00, L_0x228fb40, C4<0>, C4<0>;
L_0x226fef0 .delay 1 (5,5,5) L_0x226fef0/d;
L_0x226ffb0/d .functor XOR 1, L_0x2271da0, L_0x226fef0, C4<0>, C4<0>;
L_0x226ffb0 .delay 1 (5,5,5) L_0x226ffb0/d;
L_0x2270110/d .functor XOR 1, L_0x226ffb0, L_0x226f6e0, C4<0>, C4<0>;
L_0x2270110 .delay 1 (5,5,5) L_0x2270110/d;
L_0x2270310/d .functor AND 1, L_0x2271da0, L_0x226fef0, C4<1>, C4<1>;
L_0x2270310 .delay 1 (5,5,5) L_0x2270310/d;
L_0x226fb50/d .functor AND 1, L_0x226ffb0, L_0x226f6e0, C4<1>, C4<1>;
L_0x226fb50 .delay 1 (5,5,5) L_0x226fb50/d;
L_0x22705d0/d .functor OR 1, L_0x2270310, L_0x226fb50, C4<0>, C4<0>;
L_0x22705d0 .delay 1 (5,5,5) L_0x22705d0/d;
v0x220f2a0_0 .net "AandB", 0 0, L_0x2270310;  1 drivers
v0x220f380_0 .net "BxorSub", 0 0, L_0x226fef0;  1 drivers
v0x220f440_0 .net "a", 0 0, L_0x2271da0;  alias, 1 drivers
v0x220f510_0 .net "b", 0 0, L_0x2271f00;  alias, 1 drivers
v0x220f5d0_0 .net "carryin", 0 0, L_0x226f6e0;  alias, 1 drivers
v0x220f6e0_0 .net "carryout", 0 0, L_0x22705d0;  alias, 1 drivers
v0x220f7a0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x220f840_0 .net "res", 0 0, L_0x2270110;  alias, 1 drivers
v0x220f900_0 .net "xAorB", 0 0, L_0x226ffb0;  1 drivers
v0x220fa50_0 .net "xAorBandCin", 0 0, L_0x226fb50;  1 drivers
S_0x2211130 .scope generate, "genblk1[22]" "genblk1[22]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22112f0 .param/l "i" 0 2 150, +C4<010110>;
S_0x22113b0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2211130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2271e40/d .functor AND 1, L_0x2274ca0, L_0x2274e00, C4<1>, C4<1>;
L_0x2271e40 .delay 1 (5,5,5) L_0x2271e40/d;
L_0x2271670/d .functor NAND 1, L_0x2274ca0, L_0x2274e00, C4<1>, C4<1>;
L_0x2271670 .delay 1 (5,5,5) L_0x2271670/d;
L_0x22720b0/d .functor OR 1, L_0x2274ca0, L_0x2274e00, C4<0>, C4<0>;
L_0x22720b0 .delay 1 (5,5,5) L_0x22720b0/d;
L_0x22722a0/d .functor NOR 1, L_0x2274ca0, L_0x2274e00, C4<0>, C4<0>;
L_0x22722a0 .delay 1 (5,5,5) L_0x22722a0/d;
L_0x2272360/d .functor XOR 1, L_0x2274ca0, L_0x2274e00, C4<0>, C4<0>;
L_0x2272360 .delay 1 (5,5,5) L_0x2272360/d;
L_0x2273660/d .functor NOT 1, L_0x2272d70, C4<0>, C4<0>, C4<0>;
L_0x2273660 .delay 1 (5,5,5) L_0x2273660/d;
L_0x22737c0/d .functor NOT 1, L_0x2272e10, C4<0>, C4<0>, C4<0>;
L_0x22737c0 .delay 1 (5,5,5) L_0x22737c0/d;
L_0x2273880/d .functor NOT 1, L_0x2272eb0, C4<0>, C4<0>, C4<0>;
L_0x2273880 .delay 1 (5,5,5) L_0x2273880/d;
L_0x2273a30/d .functor AND 1, L_0x2254df0, L_0x2273660, L_0x22737c0, L_0x2273880;
L_0x2273a30 .delay 1 (5,5,5) L_0x2273a30/d;
L_0x2273be0/d .functor AND 1, L_0x2254df0, L_0x2272d70, L_0x22737c0, L_0x2273880;
L_0x2273be0 .delay 1 (5,5,5) L_0x2273be0/d;
L_0x2273df0/d .functor AND 1, L_0x2272360, L_0x2273660, L_0x2272e10, L_0x2273880;
L_0x2273df0 .delay 1 (5,5,5) L_0x2273df0/d;
L_0x2273fd0/d .functor AND 1, L_0x2254df0, L_0x2272d70, L_0x2272e10, L_0x2273880;
L_0x2273fd0 .delay 1 (5,5,5) L_0x2273fd0/d;
L_0x22741a0/d .functor AND 1, L_0x2271e40, L_0x2273660, L_0x22737c0, L_0x2272eb0;
L_0x22741a0 .delay 1 (5,5,5) L_0x22741a0/d;
L_0x2274380/d .functor AND 1, L_0x2271670, L_0x2272d70, L_0x22737c0, L_0x2272eb0;
L_0x2274380 .delay 1 (5,5,5) L_0x2274380/d;
L_0x2274130/d .functor AND 1, L_0x22722a0, L_0x2273660, L_0x2272e10, L_0x2272eb0;
L_0x2274130 .delay 1 (5,5,5) L_0x2274130/d;
L_0x2274710/d .functor AND 1, L_0x22720b0, L_0x2272d70, L_0x2272e10, L_0x2272eb0;
L_0x2274710 .delay 1 (5,5,5) L_0x2274710/d;
L_0x22748b0/0/0 .functor OR 1, L_0x2273a30, L_0x2273be0, L_0x2273df0, L_0x22741a0;
L_0x22748b0/0/4 .functor OR 1, L_0x2274380, L_0x2274130, L_0x2274710, L_0x2273fd0;
L_0x22748b0/d .functor OR 1, L_0x22748b0/0/0, L_0x22748b0/0/4, C4<0>, C4<0>;
L_0x22748b0 .delay 1 (5,5,5) L_0x22748b0/d;
v0x22122b0_0 .net "a", 0 0, L_0x2274ca0;  1 drivers
v0x2212370_0 .net "addSub", 0 0, L_0x2254df0;  1 drivers
v0x2212440_0 .net "andRes", 0 0, L_0x2271e40;  1 drivers
v0x2212510_0 .net "b", 0 0, L_0x2274e00;  1 drivers
v0x22125e0_0 .net "carryIn", 0 0, L_0x2272cd0;  1 drivers
v0x2212680_0 .net "carryOut", 0 0, L_0x2273460;  1 drivers
v0x2212750_0 .net "initialResult", 0 0, L_0x22748b0;  1 drivers
v0x22127f0_0 .net "isAdd", 0 0, L_0x2273a30;  1 drivers
v0x2212890_0 .net "isAnd", 0 0, L_0x22741a0;  1 drivers
v0x22129c0_0 .net "isNand", 0 0, L_0x2274380;  1 drivers
v0x2212a60_0 .net "isNor", 0 0, L_0x2274130;  1 drivers
v0x2212b00_0 .net "isOr", 0 0, L_0x2274710;  1 drivers
v0x2212bc0_0 .net "isSLT", 0 0, L_0x2273fd0;  1 drivers
v0x2212c80_0 .net "isSub", 0 0, L_0x2273be0;  1 drivers
v0x2212d40_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2212de0_0 .net "isXor", 0 0, L_0x2273df0;  1 drivers
v0x2212ea0_0 .net "nandRes", 0 0, L_0x2271670;  1 drivers
v0x2213050_0 .net "norRes", 0 0, L_0x22722a0;  1 drivers
v0x22130f0_0 .net "orRes", 0 0, L_0x22720b0;  1 drivers
v0x2213190_0 .net "s0", 0 0, L_0x2272d70;  1 drivers
v0x2213230_0 .net "s0inv", 0 0, L_0x2273660;  1 drivers
v0x22132f0_0 .net "s1", 0 0, L_0x2272e10;  1 drivers
v0x22133b0_0 .net "s1inv", 0 0, L_0x22737c0;  1 drivers
v0x2213470_0 .net "s2", 0 0, L_0x2272eb0;  1 drivers
v0x2213530_0 .net "s2inv", 0 0, L_0x2273880;  1 drivers
v0x22135f0_0 .net "xorRes", 0 0, L_0x2272360;  1 drivers
S_0x22116b0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x22113b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2254b80/d .functor XOR 1, L_0x2274e00, L_0x228fb40, C4<0>, C4<0>;
L_0x2254b80 .delay 1 (5,5,5) L_0x2254b80/d;
L_0x2254c40/d .functor XOR 1, L_0x2274ca0, L_0x2254b80, C4<0>, C4<0>;
L_0x2254c40 .delay 1 (5,5,5) L_0x2254c40/d;
L_0x2254df0/d .functor XOR 1, L_0x2254c40, L_0x2272cd0, C4<0>, C4<0>;
L_0x2254df0 .delay 1 (5,5,5) L_0x2254df0/d;
L_0x22731a0/d .functor AND 1, L_0x2274ca0, L_0x2254b80, C4<1>, C4<1>;
L_0x22731a0 .delay 1 (5,5,5) L_0x22731a0/d;
L_0x2272120/d .functor AND 1, L_0x2254c40, L_0x2272cd0, C4<1>, C4<1>;
L_0x2272120 .delay 1 (5,5,5) L_0x2272120/d;
L_0x2273460/d .functor OR 1, L_0x22731a0, L_0x2272120, C4<0>, C4<0>;
L_0x2273460 .delay 1 (5,5,5) L_0x2273460/d;
v0x2211940_0 .net "AandB", 0 0, L_0x22731a0;  1 drivers
v0x2211a20_0 .net "BxorSub", 0 0, L_0x2254b80;  1 drivers
v0x2211ae0_0 .net "a", 0 0, L_0x2274ca0;  alias, 1 drivers
v0x2211bb0_0 .net "b", 0 0, L_0x2274e00;  alias, 1 drivers
v0x2211c70_0 .net "carryin", 0 0, L_0x2272cd0;  alias, 1 drivers
v0x2211d80_0 .net "carryout", 0 0, L_0x2273460;  alias, 1 drivers
v0x2211e40_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2211ee0_0 .net "res", 0 0, L_0x2254df0;  alias, 1 drivers
v0x2211fa0_0 .net "xAorB", 0 0, L_0x2254c40;  1 drivers
v0x22120f0_0 .net "xAorBandCin", 0 0, L_0x2272120;  1 drivers
S_0x22137d0 .scope generate, "genblk1[23]" "genblk1[23]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2213990 .param/l "i" 0 2 150, +C4<010111>;
S_0x2213a50 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x22137d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2274d40/d .functor AND 1, L_0x22776b0, L_0x2277810, C4<1>, C4<1>;
L_0x2274d40 .delay 1 (5,5,5) L_0x2274d40/d;
L_0x2272ff0/d .functor NAND 1, L_0x22776b0, L_0x2277810, C4<1>, C4<1>;
L_0x2272ff0 .delay 1 (5,5,5) L_0x2272ff0/d;
L_0x2275410/d .functor OR 1, L_0x22776b0, L_0x2277810, C4<0>, C4<0>;
L_0x2275410 .delay 1 (5,5,5) L_0x2275410/d;
L_0x22755a0/d .functor NOR 1, L_0x22776b0, L_0x2277810, C4<0>, C4<0>;
L_0x22755a0 .delay 1 (5,5,5) L_0x22755a0/d;
L_0x2275660/d .functor XOR 1, L_0x22776b0, L_0x2277810, C4<0>, C4<0>;
L_0x2275660 .delay 1 (5,5,5) L_0x2275660/d;
L_0x2276070/d .functor NOT 1, L_0x2275040, C4<0>, C4<0>, C4<0>;
L_0x2276070 .delay 1 (5,5,5) L_0x2276070/d;
L_0x22761d0/d .functor NOT 1, L_0x22750e0, C4<0>, C4<0>, C4<0>;
L_0x22761d0 .delay 1 (5,5,5) L_0x22761d0/d;
L_0x2276290/d .functor NOT 1, L_0x2275180, C4<0>, C4<0>, C4<0>;
L_0x2276290 .delay 1 (5,5,5) L_0x2276290/d;
L_0x2276440/d .functor AND 1, L_0x2275990, L_0x2276070, L_0x22761d0, L_0x2276290;
L_0x2276440 .delay 1 (5,5,5) L_0x2276440/d;
L_0x22765f0/d .functor AND 1, L_0x2275990, L_0x2275040, L_0x22761d0, L_0x2276290;
L_0x22765f0 .delay 1 (5,5,5) L_0x22765f0/d;
L_0x2276800/d .functor AND 1, L_0x2275660, L_0x2276070, L_0x22750e0, L_0x2276290;
L_0x2276800 .delay 1 (5,5,5) L_0x2276800/d;
L_0x22769e0/d .functor AND 1, L_0x2275990, L_0x2275040, L_0x22750e0, L_0x2276290;
L_0x22769e0 .delay 1 (5,5,5) L_0x22769e0/d;
L_0x2276bb0/d .functor AND 1, L_0x2274d40, L_0x2276070, L_0x22761d0, L_0x2275180;
L_0x2276bb0 .delay 1 (5,5,5) L_0x2276bb0/d;
L_0x2276d90/d .functor AND 1, L_0x2272ff0, L_0x2275040, L_0x22761d0, L_0x2275180;
L_0x2276d90 .delay 1 (5,5,5) L_0x2276d90/d;
L_0x2276b40/d .functor AND 1, L_0x22755a0, L_0x2276070, L_0x22750e0, L_0x2275180;
L_0x2276b40 .delay 1 (5,5,5) L_0x2276b40/d;
L_0x2277120/d .functor AND 1, L_0x2275410, L_0x2275040, L_0x22750e0, L_0x2275180;
L_0x2277120 .delay 1 (5,5,5) L_0x2277120/d;
L_0x22772c0/0/0 .functor OR 1, L_0x2276440, L_0x22765f0, L_0x2276800, L_0x2276bb0;
L_0x22772c0/0/4 .functor OR 1, L_0x2276d90, L_0x2276b40, L_0x2277120, L_0x22769e0;
L_0x22772c0/d .functor OR 1, L_0x22772c0/0/0, L_0x22772c0/0/4, C4<0>, C4<0>;
L_0x22772c0 .delay 1 (5,5,5) L_0x22772c0/d;
v0x2214950_0 .net "a", 0 0, L_0x22776b0;  1 drivers
v0x2214a10_0 .net "addSub", 0 0, L_0x2275990;  1 drivers
v0x2214ae0_0 .net "andRes", 0 0, L_0x2274d40;  1 drivers
v0x2214bb0_0 .net "b", 0 0, L_0x2277810;  1 drivers
v0x2214c80_0 .net "carryIn", 0 0, L_0x22754d0;  1 drivers
v0x2214d20_0 .net "carryOut", 0 0, L_0x2275e70;  1 drivers
v0x2214df0_0 .net "initialResult", 0 0, L_0x22772c0;  1 drivers
v0x2214e90_0 .net "isAdd", 0 0, L_0x2276440;  1 drivers
v0x2214f30_0 .net "isAnd", 0 0, L_0x2276bb0;  1 drivers
v0x2215060_0 .net "isNand", 0 0, L_0x2276d90;  1 drivers
v0x2215100_0 .net "isNor", 0 0, L_0x2276b40;  1 drivers
v0x22151a0_0 .net "isOr", 0 0, L_0x2277120;  1 drivers
v0x2215260_0 .net "isSLT", 0 0, L_0x22769e0;  1 drivers
v0x2215320_0 .net "isSub", 0 0, L_0x22765f0;  1 drivers
v0x22153e0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2215480_0 .net "isXor", 0 0, L_0x2276800;  1 drivers
v0x2215540_0 .net "nandRes", 0 0, L_0x2272ff0;  1 drivers
v0x22156f0_0 .net "norRes", 0 0, L_0x22755a0;  1 drivers
v0x2215790_0 .net "orRes", 0 0, L_0x2275410;  1 drivers
v0x2215830_0 .net "s0", 0 0, L_0x2275040;  1 drivers
v0x22158d0_0 .net "s0inv", 0 0, L_0x2276070;  1 drivers
v0x2215990_0 .net "s1", 0 0, L_0x22750e0;  1 drivers
v0x2215a50_0 .net "s1inv", 0 0, L_0x22761d0;  1 drivers
v0x2215b10_0 .net "s2", 0 0, L_0x2275180;  1 drivers
v0x2215bd0_0 .net "s2inv", 0 0, L_0x2276290;  1 drivers
v0x2215c90_0 .net "xorRes", 0 0, L_0x2275660;  1 drivers
S_0x2213d50 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2213a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x22757c0/d .functor XOR 1, L_0x2277810, L_0x228fb40, C4<0>, C4<0>;
L_0x22757c0 .delay 1 (5,5,5) L_0x22757c0/d;
L_0x2275830/d .functor XOR 1, L_0x22776b0, L_0x22757c0, C4<0>, C4<0>;
L_0x2275830 .delay 1 (5,5,5) L_0x2275830/d;
L_0x2275990/d .functor XOR 1, L_0x2275830, L_0x22754d0, C4<0>, C4<0>;
L_0x2275990 .delay 1 (5,5,5) L_0x2275990/d;
L_0x2275b90/d .functor AND 1, L_0x22776b0, L_0x22757c0, C4<1>, C4<1>;
L_0x2275b90 .delay 1 (5,5,5) L_0x2275b90/d;
L_0x2275e00/d .functor AND 1, L_0x2275830, L_0x22754d0, C4<1>, C4<1>;
L_0x2275e00 .delay 1 (5,5,5) L_0x2275e00/d;
L_0x2275e70/d .functor OR 1, L_0x2275b90, L_0x2275e00, C4<0>, C4<0>;
L_0x2275e70 .delay 1 (5,5,5) L_0x2275e70/d;
v0x2213fe0_0 .net "AandB", 0 0, L_0x2275b90;  1 drivers
v0x22140c0_0 .net "BxorSub", 0 0, L_0x22757c0;  1 drivers
v0x2214180_0 .net "a", 0 0, L_0x22776b0;  alias, 1 drivers
v0x2214250_0 .net "b", 0 0, L_0x2277810;  alias, 1 drivers
v0x2214310_0 .net "carryin", 0 0, L_0x22754d0;  alias, 1 drivers
v0x2214420_0 .net "carryout", 0 0, L_0x2275e70;  alias, 1 drivers
v0x22144e0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2214580_0 .net "res", 0 0, L_0x2275990;  alias, 1 drivers
v0x2214640_0 .net "xAorB", 0 0, L_0x2275830;  1 drivers
v0x2214790_0 .net "xAorBandCin", 0 0, L_0x2275e00;  1 drivers
S_0x2215e70 .scope generate, "genblk1[24]" "genblk1[24]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2216030 .param/l "i" 0 2 150, +C4<011000>;
S_0x22160f0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2215e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2277750/d .functor AND 1, L_0x227a0f0, L_0x227a250, C4<1>, C4<1>;
L_0x2277750 .delay 1 (5,5,5) L_0x2277750/d;
L_0x22752c0/d .functor NAND 1, L_0x227a0f0, L_0x227a250, C4<1>, C4<1>;
L_0x22752c0 .delay 1 (5,5,5) L_0x22752c0/d;
L_0x2277e50/d .functor OR 1, L_0x227a0f0, L_0x227a250, C4<0>, C4<0>;
L_0x2277e50 .delay 1 (5,5,5) L_0x2277e50/d;
L_0x2277fe0/d .functor NOR 1, L_0x227a0f0, L_0x227a250, C4<0>, C4<0>;
L_0x2277fe0 .delay 1 (5,5,5) L_0x2277fe0/d;
L_0x22780a0/d .functor XOR 1, L_0x227a0f0, L_0x227a250, C4<0>, C4<0>;
L_0x22780a0 .delay 1 (5,5,5) L_0x22780a0/d;
L_0x2278ab0/d .functor NOT 1, L_0x2277a50, C4<0>, C4<0>, C4<0>;
L_0x2278ab0 .delay 1 (5,5,5) L_0x2278ab0/d;
L_0x2278c10/d .functor NOT 1, L_0x2277af0, C4<0>, C4<0>, C4<0>;
L_0x2278c10 .delay 1 (5,5,5) L_0x2278c10/d;
L_0x2278cd0/d .functor NOT 1, L_0x2277b90, C4<0>, C4<0>, C4<0>;
L_0x2278cd0 .delay 1 (5,5,5) L_0x2278cd0/d;
L_0x2278e80/d .functor AND 1, L_0x22783d0, L_0x2278ab0, L_0x2278c10, L_0x2278cd0;
L_0x2278e80 .delay 1 (5,5,5) L_0x2278e80/d;
L_0x2279030/d .functor AND 1, L_0x22783d0, L_0x2277a50, L_0x2278c10, L_0x2278cd0;
L_0x2279030 .delay 1 (5,5,5) L_0x2279030/d;
L_0x2279240/d .functor AND 1, L_0x22780a0, L_0x2278ab0, L_0x2277af0, L_0x2278cd0;
L_0x2279240 .delay 1 (5,5,5) L_0x2279240/d;
L_0x2279420/d .functor AND 1, L_0x22783d0, L_0x2277a50, L_0x2277af0, L_0x2278cd0;
L_0x2279420 .delay 1 (5,5,5) L_0x2279420/d;
L_0x22795f0/d .functor AND 1, L_0x2277750, L_0x2278ab0, L_0x2278c10, L_0x2277b90;
L_0x22795f0 .delay 1 (5,5,5) L_0x22795f0/d;
L_0x22797d0/d .functor AND 1, L_0x22752c0, L_0x2277a50, L_0x2278c10, L_0x2277b90;
L_0x22797d0 .delay 1 (5,5,5) L_0x22797d0/d;
L_0x2279580/d .functor AND 1, L_0x2277fe0, L_0x2278ab0, L_0x2277af0, L_0x2277b90;
L_0x2279580 .delay 1 (5,5,5) L_0x2279580/d;
L_0x2279b60/d .functor AND 1, L_0x2277e50, L_0x2277a50, L_0x2277af0, L_0x2277b90;
L_0x2279b60 .delay 1 (5,5,5) L_0x2279b60/d;
L_0x2279d00/0/0 .functor OR 1, L_0x2278e80, L_0x2279030, L_0x2279240, L_0x22795f0;
L_0x2279d00/0/4 .functor OR 1, L_0x22797d0, L_0x2279580, L_0x2279b60, L_0x2279420;
L_0x2279d00/d .functor OR 1, L_0x2279d00/0/0, L_0x2279d00/0/4, C4<0>, C4<0>;
L_0x2279d00 .delay 1 (5,5,5) L_0x2279d00/d;
v0x2216ff0_0 .net "a", 0 0, L_0x227a0f0;  1 drivers
v0x22170b0_0 .net "addSub", 0 0, L_0x22783d0;  1 drivers
v0x2217180_0 .net "andRes", 0 0, L_0x2277750;  1 drivers
v0x2217250_0 .net "b", 0 0, L_0x227a250;  1 drivers
v0x2217320_0 .net "carryIn", 0 0, L_0x2277f10;  1 drivers
v0x22173c0_0 .net "carryOut", 0 0, L_0x22788b0;  1 drivers
v0x2217490_0 .net "initialResult", 0 0, L_0x2279d00;  1 drivers
v0x2217530_0 .net "isAdd", 0 0, L_0x2278e80;  1 drivers
v0x22175d0_0 .net "isAnd", 0 0, L_0x22795f0;  1 drivers
v0x2217700_0 .net "isNand", 0 0, L_0x22797d0;  1 drivers
v0x22177a0_0 .net "isNor", 0 0, L_0x2279580;  1 drivers
v0x2217840_0 .net "isOr", 0 0, L_0x2279b60;  1 drivers
v0x2217900_0 .net "isSLT", 0 0, L_0x2279420;  1 drivers
v0x22179c0_0 .net "isSub", 0 0, L_0x2279030;  1 drivers
v0x2217a80_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2217b20_0 .net "isXor", 0 0, L_0x2279240;  1 drivers
v0x2217be0_0 .net "nandRes", 0 0, L_0x22752c0;  1 drivers
v0x2217d90_0 .net "norRes", 0 0, L_0x2277fe0;  1 drivers
v0x2217e30_0 .net "orRes", 0 0, L_0x2277e50;  1 drivers
v0x2217ed0_0 .net "s0", 0 0, L_0x2277a50;  1 drivers
v0x2217f70_0 .net "s0inv", 0 0, L_0x2278ab0;  1 drivers
v0x2218030_0 .net "s1", 0 0, L_0x2277af0;  1 drivers
v0x22180f0_0 .net "s1inv", 0 0, L_0x2278c10;  1 drivers
v0x22181b0_0 .net "s2", 0 0, L_0x2277b90;  1 drivers
v0x2218270_0 .net "s2inv", 0 0, L_0x2278cd0;  1 drivers
v0x2218330_0 .net "xorRes", 0 0, L_0x22780a0;  1 drivers
S_0x22163f0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x22160f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2278200/d .functor XOR 1, L_0x227a250, L_0x228fb40, C4<0>, C4<0>;
L_0x2278200 .delay 1 (5,5,5) L_0x2278200/d;
L_0x2278270/d .functor XOR 1, L_0x227a0f0, L_0x2278200, C4<0>, C4<0>;
L_0x2278270 .delay 1 (5,5,5) L_0x2278270/d;
L_0x22783d0/d .functor XOR 1, L_0x2278270, L_0x2277f10, C4<0>, C4<0>;
L_0x22783d0 .delay 1 (5,5,5) L_0x22783d0/d;
L_0x22785d0/d .functor AND 1, L_0x227a0f0, L_0x2278200, C4<1>, C4<1>;
L_0x22785d0 .delay 1 (5,5,5) L_0x22785d0/d;
L_0x2278840/d .functor AND 1, L_0x2278270, L_0x2277f10, C4<1>, C4<1>;
L_0x2278840 .delay 1 (5,5,5) L_0x2278840/d;
L_0x22788b0/d .functor OR 1, L_0x22785d0, L_0x2278840, C4<0>, C4<0>;
L_0x22788b0 .delay 1 (5,5,5) L_0x22788b0/d;
v0x2216680_0 .net "AandB", 0 0, L_0x22785d0;  1 drivers
v0x2216760_0 .net "BxorSub", 0 0, L_0x2278200;  1 drivers
v0x2216820_0 .net "a", 0 0, L_0x227a0f0;  alias, 1 drivers
v0x22168f0_0 .net "b", 0 0, L_0x227a250;  alias, 1 drivers
v0x22169b0_0 .net "carryin", 0 0, L_0x2277f10;  alias, 1 drivers
v0x2216ac0_0 .net "carryout", 0 0, L_0x22788b0;  alias, 1 drivers
v0x2216b80_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2216c20_0 .net "res", 0 0, L_0x22783d0;  alias, 1 drivers
v0x2216ce0_0 .net "xAorB", 0 0, L_0x2278270;  1 drivers
v0x2216e30_0 .net "xAorBandCin", 0 0, L_0x2278840;  1 drivers
S_0x2218510 .scope generate, "genblk1[25]" "genblk1[25]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22186d0 .param/l "i" 0 2 150, +C4<011001>;
S_0x2218790 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2218510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x227a190/d .functor AND 1, L_0x227cb40, L_0x227cca0, C4<1>, C4<1>;
L_0x227a190 .delay 1 (5,5,5) L_0x227a190/d;
L_0x22799c0/d .functor NAND 1, L_0x227cb40, L_0x227cca0, C4<1>, C4<1>;
L_0x22799c0 .delay 1 (5,5,5) L_0x22799c0/d;
L_0x2277d70/d .functor OR 1, L_0x227cb40, L_0x227cca0, C4<0>, C4<0>;
L_0x2277d70 .delay 1 (5,5,5) L_0x2277d70/d;
L_0x227a9e0/d .functor NOR 1, L_0x227cb40, L_0x227cca0, C4<0>, C4<0>;
L_0x227a9e0 .delay 1 (5,5,5) L_0x227a9e0/d;
L_0x227aaa0/d .functor XOR 1, L_0x227cb40, L_0x227cca0, C4<0>, C4<0>;
L_0x227aaa0 .delay 1 (5,5,5) L_0x227aaa0/d;
L_0x227b500/d .functor NOT 1, L_0x227a490, C4<0>, C4<0>, C4<0>;
L_0x227b500 .delay 1 (5,5,5) L_0x227b500/d;
L_0x227b660/d .functor NOT 1, L_0x227a530, C4<0>, C4<0>, C4<0>;
L_0x227b660 .delay 1 (5,5,5) L_0x227b660/d;
L_0x227b720/d .functor NOT 1, L_0x227a5d0, C4<0>, C4<0>, C4<0>;
L_0x227b720 .delay 1 (5,5,5) L_0x227b720/d;
L_0x227b8d0/d .functor AND 1, L_0x227ae20, L_0x227b500, L_0x227b660, L_0x227b720;
L_0x227b8d0 .delay 1 (5,5,5) L_0x227b8d0/d;
L_0x227ba80/d .functor AND 1, L_0x227ae20, L_0x227a490, L_0x227b660, L_0x227b720;
L_0x227ba80 .delay 1 (5,5,5) L_0x227ba80/d;
L_0x227bc90/d .functor AND 1, L_0x227aaa0, L_0x227b500, L_0x227a530, L_0x227b720;
L_0x227bc90 .delay 1 (5,5,5) L_0x227bc90/d;
L_0x227be70/d .functor AND 1, L_0x227ae20, L_0x227a490, L_0x227a530, L_0x227b720;
L_0x227be70 .delay 1 (5,5,5) L_0x227be70/d;
L_0x227c040/d .functor AND 1, L_0x227a190, L_0x227b500, L_0x227b660, L_0x227a5d0;
L_0x227c040 .delay 1 (5,5,5) L_0x227c040/d;
L_0x227c220/d .functor AND 1, L_0x22799c0, L_0x227a490, L_0x227b660, L_0x227a5d0;
L_0x227c220 .delay 1 (5,5,5) L_0x227c220/d;
L_0x227bfd0/d .functor AND 1, L_0x227a9e0, L_0x227b500, L_0x227a530, L_0x227a5d0;
L_0x227bfd0 .delay 1 (5,5,5) L_0x227bfd0/d;
L_0x227c5b0/d .functor AND 1, L_0x2277d70, L_0x227a490, L_0x227a530, L_0x227a5d0;
L_0x227c5b0 .delay 1 (5,5,5) L_0x227c5b0/d;
L_0x227c750/0/0 .functor OR 1, L_0x227b8d0, L_0x227ba80, L_0x227bc90, L_0x227c040;
L_0x227c750/0/4 .functor OR 1, L_0x227c220, L_0x227bfd0, L_0x227c5b0, L_0x227be70;
L_0x227c750/d .functor OR 1, L_0x227c750/0/0, L_0x227c750/0/4, C4<0>, C4<0>;
L_0x227c750 .delay 1 (5,5,5) L_0x227c750/d;
v0x2219690_0 .net "a", 0 0, L_0x227cb40;  1 drivers
v0x2219750_0 .net "addSub", 0 0, L_0x227ae20;  1 drivers
v0x2219820_0 .net "andRes", 0 0, L_0x227a190;  1 drivers
v0x22198f0_0 .net "b", 0 0, L_0x227cca0;  1 drivers
v0x22199c0_0 .net "carryIn", 0 0, L_0x227a910;  1 drivers
v0x2219a60_0 .net "carryOut", 0 0, L_0x227b300;  1 drivers
v0x2219b30_0 .net "initialResult", 0 0, L_0x227c750;  1 drivers
v0x2219bd0_0 .net "isAdd", 0 0, L_0x227b8d0;  1 drivers
v0x2219c70_0 .net "isAnd", 0 0, L_0x227c040;  1 drivers
v0x2219da0_0 .net "isNand", 0 0, L_0x227c220;  1 drivers
v0x2219e40_0 .net "isNor", 0 0, L_0x227bfd0;  1 drivers
v0x2219ee0_0 .net "isOr", 0 0, L_0x227c5b0;  1 drivers
v0x2219fa0_0 .net "isSLT", 0 0, L_0x227be70;  1 drivers
v0x221a060_0 .net "isSub", 0 0, L_0x227ba80;  1 drivers
v0x221a120_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x221a1c0_0 .net "isXor", 0 0, L_0x227bc90;  1 drivers
v0x221a280_0 .net "nandRes", 0 0, L_0x22799c0;  1 drivers
v0x221a430_0 .net "norRes", 0 0, L_0x227a9e0;  1 drivers
v0x221a4d0_0 .net "orRes", 0 0, L_0x2277d70;  1 drivers
v0x221a570_0 .net "s0", 0 0, L_0x227a490;  1 drivers
v0x221a610_0 .net "s0inv", 0 0, L_0x227b500;  1 drivers
v0x221a6d0_0 .net "s1", 0 0, L_0x227a530;  1 drivers
v0x221a790_0 .net "s1inv", 0 0, L_0x227b660;  1 drivers
v0x221a850_0 .net "s2", 0 0, L_0x227a5d0;  1 drivers
v0x221a910_0 .net "s2inv", 0 0, L_0x227b720;  1 drivers
v0x221a9d0_0 .net "xorRes", 0 0, L_0x227aaa0;  1 drivers
S_0x2218a90 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2218790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x227ac00/d .functor XOR 1, L_0x227cca0, L_0x228fb40, C4<0>, C4<0>;
L_0x227ac00 .delay 1 (5,5,5) L_0x227ac00/d;
L_0x227ac70/d .functor XOR 1, L_0x227cb40, L_0x227ac00, C4<0>, C4<0>;
L_0x227ac70 .delay 1 (5,5,5) L_0x227ac70/d;
L_0x227ae20/d .functor XOR 1, L_0x227ac70, L_0x227a910, C4<0>, C4<0>;
L_0x227ae20 .delay 1 (5,5,5) L_0x227ae20/d;
L_0x227b020/d .functor AND 1, L_0x227cb40, L_0x227ac00, C4<1>, C4<1>;
L_0x227b020 .delay 1 (5,5,5) L_0x227b020/d;
L_0x227b290/d .functor AND 1, L_0x227ac70, L_0x227a910, C4<1>, C4<1>;
L_0x227b290 .delay 1 (5,5,5) L_0x227b290/d;
L_0x227b300/d .functor OR 1, L_0x227b020, L_0x227b290, C4<0>, C4<0>;
L_0x227b300 .delay 1 (5,5,5) L_0x227b300/d;
v0x2218d20_0 .net "AandB", 0 0, L_0x227b020;  1 drivers
v0x2218e00_0 .net "BxorSub", 0 0, L_0x227ac00;  1 drivers
v0x2218ec0_0 .net "a", 0 0, L_0x227cb40;  alias, 1 drivers
v0x2218f90_0 .net "b", 0 0, L_0x227cca0;  alias, 1 drivers
v0x2219050_0 .net "carryin", 0 0, L_0x227a910;  alias, 1 drivers
v0x2219160_0 .net "carryout", 0 0, L_0x227b300;  alias, 1 drivers
v0x2219220_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x22192c0_0 .net "res", 0 0, L_0x227ae20;  alias, 1 drivers
v0x2219380_0 .net "xAorB", 0 0, L_0x227ac70;  1 drivers
v0x22194d0_0 .net "xAorBandCin", 0 0, L_0x227b290;  1 drivers
S_0x221abb0 .scope generate, "genblk1[26]" "genblk1[26]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x221ad70 .param/l "i" 0 2 150, +C4<011010>;
S_0x221ae30 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x221abb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x227cbe0/d .functor AND 1, L_0x227f540, L_0x227f6a0, C4<1>, C4<1>;
L_0x227cbe0 .delay 1 (5,5,5) L_0x227cbe0/d;
L_0x227c410/d .functor NAND 1, L_0x227f540, L_0x227f6a0, C4<1>, C4<1>;
L_0x227c410 .delay 1 (5,5,5) L_0x227c410/d;
L_0x227a710/d .functor OR 1, L_0x227f540, L_0x227f6a0, C4<0>, C4<0>;
L_0x227a710 .delay 1 (5,5,5) L_0x227a710/d;
L_0x227d420/d .functor NOR 1, L_0x227f540, L_0x227f6a0, C4<0>, C4<0>;
L_0x227d420 .delay 1 (5,5,5) L_0x227d420/d;
L_0x227d4e0/d .functor XOR 1, L_0x227f540, L_0x227f6a0, C4<0>, C4<0>;
L_0x227d4e0 .delay 1 (5,5,5) L_0x227d4e0/d;
L_0x227df70/d .functor NOT 1, L_0x227cef0, C4<0>, C4<0>, C4<0>;
L_0x227df70 .delay 1 (5,5,5) L_0x227df70/d;
L_0x221c3d0/d .functor NOT 1, L_0x227cf90, C4<0>, C4<0>, C4<0>;
L_0x221c3d0 .delay 1 (5,5,5) L_0x221c3d0/d;
L_0x227e120/d .functor NOT 1, L_0x227d030, C4<0>, C4<0>, C4<0>;
L_0x227e120 .delay 1 (5,5,5) L_0x227e120/d;
L_0x227e2d0/d .functor AND 1, L_0x227d8b0, L_0x227df70, L_0x221c3d0, L_0x227e120;
L_0x227e2d0 .delay 1 (5,5,5) L_0x227e2d0/d;
L_0x227e480/d .functor AND 1, L_0x227d8b0, L_0x227cef0, L_0x221c3d0, L_0x227e120;
L_0x227e480 .delay 1 (5,5,5) L_0x227e480/d;
L_0x227e690/d .functor AND 1, L_0x227d4e0, L_0x227df70, L_0x227cf90, L_0x227e120;
L_0x227e690 .delay 1 (5,5,5) L_0x227e690/d;
L_0x227e870/d .functor AND 1, L_0x227d8b0, L_0x227cef0, L_0x227cf90, L_0x227e120;
L_0x227e870 .delay 1 (5,5,5) L_0x227e870/d;
L_0x227ea40/d .functor AND 1, L_0x227cbe0, L_0x227df70, L_0x221c3d0, L_0x227d030;
L_0x227ea40 .delay 1 (5,5,5) L_0x227ea40/d;
L_0x227ec20/d .functor AND 1, L_0x227c410, L_0x227cef0, L_0x221c3d0, L_0x227d030;
L_0x227ec20 .delay 1 (5,5,5) L_0x227ec20/d;
L_0x227e9d0/d .functor AND 1, L_0x227d420, L_0x227df70, L_0x227cf90, L_0x227d030;
L_0x227e9d0 .delay 1 (5,5,5) L_0x227e9d0/d;
L_0x227efb0/d .functor AND 1, L_0x227a710, L_0x227cef0, L_0x227cf90, L_0x227d030;
L_0x227efb0 .delay 1 (5,5,5) L_0x227efb0/d;
L_0x227f150/0/0 .functor OR 1, L_0x227e2d0, L_0x227e480, L_0x227e690, L_0x227ea40;
L_0x227f150/0/4 .functor OR 1, L_0x227ec20, L_0x227e9d0, L_0x227efb0, L_0x227e870;
L_0x227f150/d .functor OR 1, L_0x227f150/0/0, L_0x227f150/0/4, C4<0>, C4<0>;
L_0x227f150 .delay 1 (5,5,5) L_0x227f150/d;
v0x221bd30_0 .net "a", 0 0, L_0x227f540;  1 drivers
v0x221bdf0_0 .net "addSub", 0 0, L_0x227d8b0;  1 drivers
v0x221bec0_0 .net "andRes", 0 0, L_0x227cbe0;  1 drivers
v0x221bf90_0 .net "b", 0 0, L_0x227f6a0;  1 drivers
v0x221c060_0 .net "carryIn", 0 0, L_0x227ce50;  1 drivers
v0x221c100_0 .net "carryOut", 0 0, L_0x227dd70;  1 drivers
v0x221c1d0_0 .net "initialResult", 0 0, L_0x227f150;  1 drivers
v0x221c270_0 .net "isAdd", 0 0, L_0x227e2d0;  1 drivers
v0x221c310_0 .net "isAnd", 0 0, L_0x227ea40;  1 drivers
v0x221c440_0 .net "isNand", 0 0, L_0x227ec20;  1 drivers
v0x221c4e0_0 .net "isNor", 0 0, L_0x227e9d0;  1 drivers
v0x221c580_0 .net "isOr", 0 0, L_0x227efb0;  1 drivers
v0x221c640_0 .net "isSLT", 0 0, L_0x227e870;  1 drivers
v0x221c700_0 .net "isSub", 0 0, L_0x227e480;  1 drivers
v0x221c7c0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x221c860_0 .net "isXor", 0 0, L_0x227e690;  1 drivers
v0x221c920_0 .net "nandRes", 0 0, L_0x227c410;  1 drivers
v0x221cad0_0 .net "norRes", 0 0, L_0x227d420;  1 drivers
v0x221cb70_0 .net "orRes", 0 0, L_0x227a710;  1 drivers
v0x221cc10_0 .net "s0", 0 0, L_0x227cef0;  1 drivers
v0x221ccb0_0 .net "s0inv", 0 0, L_0x227df70;  1 drivers
v0x221cd70_0 .net "s1", 0 0, L_0x227cf90;  1 drivers
v0x221ce30_0 .net "s1inv", 0 0, L_0x221c3d0;  1 drivers
v0x221cef0_0 .net "s2", 0 0, L_0x227d030;  1 drivers
v0x221cfb0_0 .net "s2inv", 0 0, L_0x227e120;  1 drivers
v0x221d070_0 .net "xorRes", 0 0, L_0x227d4e0;  1 drivers
S_0x221b130 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x221ae30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x227d640/d .functor XOR 1, L_0x227f6a0, L_0x228fb40, C4<0>, C4<0>;
L_0x227d640 .delay 1 (5,5,5) L_0x227d640/d;
L_0x227d700/d .functor XOR 1, L_0x227f540, L_0x227d640, C4<0>, C4<0>;
L_0x227d700 .delay 1 (5,5,5) L_0x227d700/d;
L_0x227d8b0/d .functor XOR 1, L_0x227d700, L_0x227ce50, C4<0>, C4<0>;
L_0x227d8b0 .delay 1 (5,5,5) L_0x227d8b0/d;
L_0x227dab0/d .functor AND 1, L_0x227f540, L_0x227d640, C4<1>, C4<1>;
L_0x227dab0 .delay 1 (5,5,5) L_0x227dab0/d;
L_0x227a780/d .functor AND 1, L_0x227d700, L_0x227ce50, C4<1>, C4<1>;
L_0x227a780 .delay 1 (5,5,5) L_0x227a780/d;
L_0x227dd70/d .functor OR 1, L_0x227dab0, L_0x227a780, C4<0>, C4<0>;
L_0x227dd70 .delay 1 (5,5,5) L_0x227dd70/d;
v0x221b3c0_0 .net "AandB", 0 0, L_0x227dab0;  1 drivers
v0x221b4a0_0 .net "BxorSub", 0 0, L_0x227d640;  1 drivers
v0x221b560_0 .net "a", 0 0, L_0x227f540;  alias, 1 drivers
v0x221b630_0 .net "b", 0 0, L_0x227f6a0;  alias, 1 drivers
v0x221b6f0_0 .net "carryin", 0 0, L_0x227ce50;  alias, 1 drivers
v0x221b800_0 .net "carryout", 0 0, L_0x227dd70;  alias, 1 drivers
v0x221b8c0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x221b960_0 .net "res", 0 0, L_0x227d8b0;  alias, 1 drivers
v0x221ba20_0 .net "xAorB", 0 0, L_0x227d700;  1 drivers
v0x221bb70_0 .net "xAorBandCin", 0 0, L_0x227a780;  1 drivers
S_0x221d250 .scope generate, "genblk1[27]" "genblk1[27]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x221d410 .param/l "i" 0 2 150, +C4<011011>;
S_0x221d4d0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x221d250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x227f5e0/d .functor AND 1, L_0x2282030, L_0x2282190, C4<1>, C4<1>;
L_0x227f5e0 .delay 1 (5,5,5) L_0x227f5e0/d;
L_0x227d2d0/d .functor NAND 1, L_0x2282030, L_0x2282190, C4<1>, C4<1>;
L_0x227d2d0 .delay 1 (5,5,5) L_0x227d2d0/d;
L_0x227d170/d .functor OR 1, L_0x2282030, L_0x2282190, C4<0>, C4<0>;
L_0x227d170 .delay 1 (5,5,5) L_0x227d170/d;
L_0x227fe50/d .functor NOR 1, L_0x2282030, L_0x2282190, C4<0>, C4<0>;
L_0x227fe50 .delay 1 (5,5,5) L_0x227fe50/d;
L_0x227ff10/d .functor XOR 1, L_0x2282030, L_0x2282190, C4<0>, C4<0>;
L_0x227ff10 .delay 1 (5,5,5) L_0x227ff10/d;
L_0x22809a0/d .functor NOT 1, L_0x227f8f0, C4<0>, C4<0>, C4<0>;
L_0x22809a0 .delay 1 (5,5,5) L_0x22809a0/d;
L_0x2280b00/d .functor NOT 1, L_0x227f990, C4<0>, C4<0>, C4<0>;
L_0x2280b00 .delay 1 (5,5,5) L_0x2280b00/d;
L_0x2280bc0/d .functor NOT 1, L_0x227fa30, C4<0>, C4<0>, C4<0>;
L_0x2280bc0 .delay 1 (5,5,5) L_0x2280bc0/d;
L_0x2280d70/d .functor AND 1, L_0x22802e0, L_0x22809a0, L_0x2280b00, L_0x2280bc0;
L_0x2280d70 .delay 1 (5,5,5) L_0x2280d70/d;
L_0x2280f20/d .functor AND 1, L_0x22802e0, L_0x227f8f0, L_0x2280b00, L_0x2280bc0;
L_0x2280f20 .delay 1 (5,5,5) L_0x2280f20/d;
L_0x2281130/d .functor AND 1, L_0x227ff10, L_0x22809a0, L_0x227f990, L_0x2280bc0;
L_0x2281130 .delay 1 (5,5,5) L_0x2281130/d;
L_0x2281310/d .functor AND 1, L_0x22802e0, L_0x227f8f0, L_0x227f990, L_0x2280bc0;
L_0x2281310 .delay 1 (5,5,5) L_0x2281310/d;
L_0x22814e0/d .functor AND 1, L_0x227f5e0, L_0x22809a0, L_0x2280b00, L_0x227fa30;
L_0x22814e0 .delay 1 (5,5,5) L_0x22814e0/d;
L_0x22816c0/d .functor AND 1, L_0x227d2d0, L_0x227f8f0, L_0x2280b00, L_0x227fa30;
L_0x22816c0 .delay 1 (5,5,5) L_0x22816c0/d;
L_0x2281470/d .functor AND 1, L_0x227fe50, L_0x22809a0, L_0x227f990, L_0x227fa30;
L_0x2281470 .delay 1 (5,5,5) L_0x2281470/d;
L_0x2281aa0/d .functor AND 1, L_0x227d170, L_0x227f8f0, L_0x227f990, L_0x227fa30;
L_0x2281aa0 .delay 1 (5,5,5) L_0x2281aa0/d;
L_0x2281c40/0/0 .functor OR 1, L_0x2280d70, L_0x2280f20, L_0x2281130, L_0x22814e0;
L_0x2281c40/0/4 .functor OR 1, L_0x22816c0, L_0x2281470, L_0x2281aa0, L_0x2281310;
L_0x2281c40/d .functor OR 1, L_0x2281c40/0/0, L_0x2281c40/0/4, C4<0>, C4<0>;
L_0x2281c40 .delay 1 (5,5,5) L_0x2281c40/d;
v0x221e3d0_0 .net "a", 0 0, L_0x2282030;  1 drivers
v0x221e490_0 .net "addSub", 0 0, L_0x22802e0;  1 drivers
v0x221e560_0 .net "andRes", 0 0, L_0x227f5e0;  1 drivers
v0x221e630_0 .net "b", 0 0, L_0x2282190;  1 drivers
v0x221e700_0 .net "carryIn", 0 0, L_0x227f850;  1 drivers
v0x221e7a0_0 .net "carryOut", 0 0, L_0x22807a0;  1 drivers
v0x221e870_0 .net "initialResult", 0 0, L_0x2281c40;  1 drivers
v0x221e910_0 .net "isAdd", 0 0, L_0x2280d70;  1 drivers
v0x221e9b0_0 .net "isAnd", 0 0, L_0x22814e0;  1 drivers
v0x221eae0_0 .net "isNand", 0 0, L_0x22816c0;  1 drivers
v0x221eb80_0 .net "isNor", 0 0, L_0x2281470;  1 drivers
v0x221ec20_0 .net "isOr", 0 0, L_0x2281aa0;  1 drivers
v0x221ece0_0 .net "isSLT", 0 0, L_0x2281310;  1 drivers
v0x221eda0_0 .net "isSub", 0 0, L_0x2280f20;  1 drivers
v0x221ee60_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x221ef00_0 .net "isXor", 0 0, L_0x2281130;  1 drivers
v0x221efc0_0 .net "nandRes", 0 0, L_0x227d2d0;  1 drivers
v0x221f170_0 .net "norRes", 0 0, L_0x227fe50;  1 drivers
v0x221f210_0 .net "orRes", 0 0, L_0x227d170;  1 drivers
v0x221f2b0_0 .net "s0", 0 0, L_0x227f8f0;  1 drivers
v0x221f350_0 .net "s0inv", 0 0, L_0x22809a0;  1 drivers
v0x221f410_0 .net "s1", 0 0, L_0x227f990;  1 drivers
v0x221f4d0_0 .net "s1inv", 0 0, L_0x2280b00;  1 drivers
v0x221f590_0 .net "s2", 0 0, L_0x227fa30;  1 drivers
v0x221f650_0 .net "s2inv", 0 0, L_0x2280bc0;  1 drivers
v0x221f710_0 .net "xorRes", 0 0, L_0x227ff10;  1 drivers
S_0x221d7d0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x221d4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2280070/d .functor XOR 1, L_0x2282190, L_0x228fb40, C4<0>, C4<0>;
L_0x2280070 .delay 1 (5,5,5) L_0x2280070/d;
L_0x2280130/d .functor XOR 1, L_0x2282030, L_0x2280070, C4<0>, C4<0>;
L_0x2280130 .delay 1 (5,5,5) L_0x2280130/d;
L_0x22802e0/d .functor XOR 1, L_0x2280130, L_0x227f850, C4<0>, C4<0>;
L_0x22802e0 .delay 1 (5,5,5) L_0x22802e0/d;
L_0x22804e0/d .functor AND 1, L_0x2282030, L_0x2280070, C4<1>, C4<1>;
L_0x22804e0 .delay 1 (5,5,5) L_0x22804e0/d;
L_0x227d1e0/d .functor AND 1, L_0x2280130, L_0x227f850, C4<1>, C4<1>;
L_0x227d1e0 .delay 1 (5,5,5) L_0x227d1e0/d;
L_0x22807a0/d .functor OR 1, L_0x22804e0, L_0x227d1e0, C4<0>, C4<0>;
L_0x22807a0 .delay 1 (5,5,5) L_0x22807a0/d;
v0x221da60_0 .net "AandB", 0 0, L_0x22804e0;  1 drivers
v0x221db40_0 .net "BxorSub", 0 0, L_0x2280070;  1 drivers
v0x221dc00_0 .net "a", 0 0, L_0x2282030;  alias, 1 drivers
v0x221dcd0_0 .net "b", 0 0, L_0x2282190;  alias, 1 drivers
v0x221dd90_0 .net "carryin", 0 0, L_0x227f850;  alias, 1 drivers
v0x221dea0_0 .net "carryout", 0 0, L_0x22807a0;  alias, 1 drivers
v0x221df60_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x221e000_0 .net "res", 0 0, L_0x22802e0;  alias, 1 drivers
v0x221e0c0_0 .net "xAorB", 0 0, L_0x2280130;  1 drivers
v0x221e210_0 .net "xAorBandCin", 0 0, L_0x227d1e0;  1 drivers
S_0x221f8f0 .scope generate, "genblk1[28]" "genblk1[28]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x221fab0 .param/l "i" 0 2 150, +C4<011100>;
S_0x221fb70 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x221f8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x22820d0/d .functor AND 1, L_0x2284ab0, L_0x2284c10, C4<1>, C4<1>;
L_0x22820d0 .delay 1 (5,5,5) L_0x22820d0/d;
L_0x22818b0/d .functor NAND 1, L_0x2284ab0, L_0x2284c10, C4<1>, C4<1>;
L_0x22818b0 .delay 1 (5,5,5) L_0x22818b0/d;
L_0x227fb70/d .functor OR 1, L_0x2284ab0, L_0x2284c10, C4<0>, C4<0>;
L_0x227fb70 .delay 1 (5,5,5) L_0x227fb70/d;
L_0x2282920/d .functor NOR 1, L_0x2284ab0, L_0x2284c10, C4<0>, C4<0>;
L_0x2282920 .delay 1 (5,5,5) L_0x2282920/d;
L_0x2282990/d .functor XOR 1, L_0x2284ab0, L_0x2284c10, C4<0>, C4<0>;
L_0x2282990 .delay 1 (5,5,5) L_0x2282990/d;
L_0x2283420/d .functor NOT 1, L_0x2284ef0, C4<0>, C4<0>, C4<0>;
L_0x2283420 .delay 1 (5,5,5) L_0x2283420/d;
L_0x2283580/d .functor NOT 1, L_0x2282340, C4<0>, C4<0>, C4<0>;
L_0x2283580 .delay 1 (5,5,5) L_0x2283580/d;
L_0x2283640/d .functor NOT 1, L_0x22823e0, C4<0>, C4<0>, C4<0>;
L_0x2283640 .delay 1 (5,5,5) L_0x2283640/d;
L_0x22837f0/d .functor AND 1, L_0x2282d60, L_0x2283420, L_0x2283580, L_0x2283640;
L_0x22837f0 .delay 1 (5,5,5) L_0x22837f0/d;
L_0x22839a0/d .functor AND 1, L_0x2282d60, L_0x2284ef0, L_0x2283580, L_0x2283640;
L_0x22839a0 .delay 1 (5,5,5) L_0x22839a0/d;
L_0x2283bb0/d .functor AND 1, L_0x2282990, L_0x2283420, L_0x2282340, L_0x2283640;
L_0x2283bb0 .delay 1 (5,5,5) L_0x2283bb0/d;
L_0x2283d90/d .functor AND 1, L_0x2282d60, L_0x2284ef0, L_0x2282340, L_0x2283640;
L_0x2283d90 .delay 1 (5,5,5) L_0x2283d90/d;
L_0x2283f60/d .functor AND 1, L_0x22820d0, L_0x2283420, L_0x2283580, L_0x22823e0;
L_0x2283f60 .delay 1 (5,5,5) L_0x2283f60/d;
L_0x2284140/d .functor AND 1, L_0x22818b0, L_0x2284ef0, L_0x2283580, L_0x22823e0;
L_0x2284140 .delay 1 (5,5,5) L_0x2284140/d;
L_0x2283ef0/d .functor AND 1, L_0x2282920, L_0x2283420, L_0x2282340, L_0x22823e0;
L_0x2283ef0 .delay 1 (5,5,5) L_0x2283ef0/d;
L_0x2284520/d .functor AND 1, L_0x227fb70, L_0x2284ef0, L_0x2282340, L_0x22823e0;
L_0x2284520 .delay 1 (5,5,5) L_0x2284520/d;
L_0x22846c0/0/0 .functor OR 1, L_0x22837f0, L_0x22839a0, L_0x2283bb0, L_0x2283f60;
L_0x22846c0/0/4 .functor OR 1, L_0x2284140, L_0x2283ef0, L_0x2284520, L_0x2283d90;
L_0x22846c0/d .functor OR 1, L_0x22846c0/0/0, L_0x22846c0/0/4, C4<0>, C4<0>;
L_0x22846c0 .delay 1 (5,5,5) L_0x22846c0/d;
v0x2220a70_0 .net "a", 0 0, L_0x2284ab0;  1 drivers
v0x2220b30_0 .net "addSub", 0 0, L_0x2282d60;  1 drivers
v0x2220c00_0 .net "andRes", 0 0, L_0x22820d0;  1 drivers
v0x2220cd0_0 .net "b", 0 0, L_0x2284c10;  1 drivers
v0x2220da0_0 .net "carryIn", 0 0, L_0x2284dc0;  1 drivers
v0x2220e40_0 .net "carryOut", 0 0, L_0x2283220;  1 drivers
v0x2220f10_0 .net "initialResult", 0 0, L_0x22846c0;  1 drivers
v0x2220fb0_0 .net "isAdd", 0 0, L_0x22837f0;  1 drivers
v0x2221050_0 .net "isAnd", 0 0, L_0x2283f60;  1 drivers
v0x2221180_0 .net "isNand", 0 0, L_0x2284140;  1 drivers
v0x2221220_0 .net "isNor", 0 0, L_0x2283ef0;  1 drivers
v0x22212c0_0 .net "isOr", 0 0, L_0x2284520;  1 drivers
v0x2221380_0 .net "isSLT", 0 0, L_0x2283d90;  1 drivers
v0x2221440_0 .net "isSub", 0 0, L_0x22839a0;  1 drivers
v0x2221500_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x22215a0_0 .net "isXor", 0 0, L_0x2283bb0;  1 drivers
v0x2221660_0 .net "nandRes", 0 0, L_0x22818b0;  1 drivers
v0x2221810_0 .net "norRes", 0 0, L_0x2282920;  1 drivers
v0x22218b0_0 .net "orRes", 0 0, L_0x227fb70;  1 drivers
v0x2221950_0 .net "s0", 0 0, L_0x2284ef0;  1 drivers
v0x22219f0_0 .net "s0inv", 0 0, L_0x2283420;  1 drivers
v0x2221ab0_0 .net "s1", 0 0, L_0x2282340;  1 drivers
v0x2221b70_0 .net "s1inv", 0 0, L_0x2283580;  1 drivers
v0x2221c30_0 .net "s2", 0 0, L_0x22823e0;  1 drivers
v0x2221cf0_0 .net "s2inv", 0 0, L_0x2283640;  1 drivers
v0x2221db0_0 .net "xorRes", 0 0, L_0x2282990;  1 drivers
S_0x221fe70 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x221fb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2282af0/d .functor XOR 1, L_0x2284c10, L_0x228fb40, C4<0>, C4<0>;
L_0x2282af0 .delay 1 (5,5,5) L_0x2282af0/d;
L_0x2282bb0/d .functor XOR 1, L_0x2284ab0, L_0x2282af0, C4<0>, C4<0>;
L_0x2282bb0 .delay 1 (5,5,5) L_0x2282bb0/d;
L_0x2282d60/d .functor XOR 1, L_0x2282bb0, L_0x2284dc0, C4<0>, C4<0>;
L_0x2282d60 .delay 1 (5,5,5) L_0x2282d60/d;
L_0x2282f60/d .functor AND 1, L_0x2284ab0, L_0x2282af0, C4<1>, C4<1>;
L_0x2282f60 .delay 1 (5,5,5) L_0x2282f60/d;
L_0x227fbe0/d .functor AND 1, L_0x2282bb0, L_0x2284dc0, C4<1>, C4<1>;
L_0x227fbe0 .delay 1 (5,5,5) L_0x227fbe0/d;
L_0x2283220/d .functor OR 1, L_0x2282f60, L_0x227fbe0, C4<0>, C4<0>;
L_0x2283220 .delay 1 (5,5,5) L_0x2283220/d;
v0x2220100_0 .net "AandB", 0 0, L_0x2282f60;  1 drivers
v0x22201e0_0 .net "BxorSub", 0 0, L_0x2282af0;  1 drivers
v0x22202a0_0 .net "a", 0 0, L_0x2284ab0;  alias, 1 drivers
v0x2220370_0 .net "b", 0 0, L_0x2284c10;  alias, 1 drivers
v0x2220430_0 .net "carryin", 0 0, L_0x2284dc0;  alias, 1 drivers
v0x2220540_0 .net "carryout", 0 0, L_0x2283220;  alias, 1 drivers
v0x2220600_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x22206a0_0 .net "res", 0 0, L_0x2282d60;  alias, 1 drivers
v0x2220760_0 .net "xAorB", 0 0, L_0x2282bb0;  1 drivers
v0x22208b0_0 .net "xAorBandCin", 0 0, L_0x227fbe0;  1 drivers
S_0x2221f90 .scope generate, "genblk1[29]" "genblk1[29]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2222150 .param/l "i" 0 2 150, +C4<011101>;
S_0x2222210 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2221f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2284b50/d .functor AND 1, L_0x2287520, L_0x2287680, C4<1>, C4<1>;
L_0x2284b50 .delay 1 (5,5,5) L_0x2284b50/d;
L_0x2284330/d .functor NAND 1, L_0x2287520, L_0x2287680, C4<1>, C4<1>;
L_0x2284330 .delay 1 (5,5,5) L_0x2284330/d;
L_0x2282520/d .functor OR 1, L_0x2287520, L_0x2287680, C4<0>, C4<0>;
L_0x2282520 .delay 1 (5,5,5) L_0x2282520/d;
L_0x2282760/d .functor NOR 1, L_0x2287520, L_0x2287680, C4<0>, C4<0>;
L_0x2282760 .delay 1 (5,5,5) L_0x2282760/d;
L_0x2282870/d .functor XOR 1, L_0x2287520, L_0x2287680, C4<0>, C4<0>;
L_0x2282870 .delay 1 (5,5,5) L_0x2282870/d;
L_0x2285e90/d .functor NOT 1, L_0x2285030, C4<0>, C4<0>, C4<0>;
L_0x2285e90 .delay 1 (5,5,5) L_0x2285e90/d;
L_0x2285ff0/d .functor NOT 1, L_0x22850d0, C4<0>, C4<0>, C4<0>;
L_0x2285ff0 .delay 1 (5,5,5) L_0x2285ff0/d;
L_0x22860b0/d .functor NOT 1, L_0x2285170, C4<0>, C4<0>, C4<0>;
L_0x22860b0 .delay 1 (5,5,5) L_0x22860b0/d;
L_0x2286260/d .functor AND 1, L_0x22857d0, L_0x2285e90, L_0x2285ff0, L_0x22860b0;
L_0x2286260 .delay 1 (5,5,5) L_0x2286260/d;
L_0x2286410/d .functor AND 1, L_0x22857d0, L_0x2285030, L_0x2285ff0, L_0x22860b0;
L_0x2286410 .delay 1 (5,5,5) L_0x2286410/d;
L_0x2286620/d .functor AND 1, L_0x2282870, L_0x2285e90, L_0x22850d0, L_0x22860b0;
L_0x2286620 .delay 1 (5,5,5) L_0x2286620/d;
L_0x2286800/d .functor AND 1, L_0x22857d0, L_0x2285030, L_0x22850d0, L_0x22860b0;
L_0x2286800 .delay 1 (5,5,5) L_0x2286800/d;
L_0x22869d0/d .functor AND 1, L_0x2284b50, L_0x2285e90, L_0x2285ff0, L_0x2285170;
L_0x22869d0 .delay 1 (5,5,5) L_0x22869d0/d;
L_0x2286bb0/d .functor AND 1, L_0x2284330, L_0x2285030, L_0x2285ff0, L_0x2285170;
L_0x2286bb0 .delay 1 (5,5,5) L_0x2286bb0/d;
L_0x2286960/d .functor AND 1, L_0x2282760, L_0x2285e90, L_0x22850d0, L_0x2285170;
L_0x2286960 .delay 1 (5,5,5) L_0x2286960/d;
L_0x2286f90/d .functor AND 1, L_0x2282520, L_0x2285030, L_0x22850d0, L_0x2285170;
L_0x2286f90 .delay 1 (5,5,5) L_0x2286f90/d;
L_0x2287130/0/0 .functor OR 1, L_0x2286260, L_0x2286410, L_0x2286620, L_0x22869d0;
L_0x2287130/0/4 .functor OR 1, L_0x2286bb0, L_0x2286960, L_0x2286f90, L_0x2286800;
L_0x2287130/d .functor OR 1, L_0x2287130/0/0, L_0x2287130/0/4, C4<0>, C4<0>;
L_0x2287130 .delay 1 (5,5,5) L_0x2287130/d;
v0x2223110_0 .net "a", 0 0, L_0x2287520;  1 drivers
v0x22231d0_0 .net "addSub", 0 0, L_0x22857d0;  1 drivers
v0x22232a0_0 .net "andRes", 0 0, L_0x2284b50;  1 drivers
v0x2223370_0 .net "b", 0 0, L_0x2287680;  1 drivers
v0x2223440_0 .net "carryIn", 0 0, L_0x2284f90;  1 drivers
v0x22234e0_0 .net "carryOut", 0 0, L_0x2285c90;  1 drivers
v0x22235b0_0 .net "initialResult", 0 0, L_0x2287130;  1 drivers
v0x2223650_0 .net "isAdd", 0 0, L_0x2286260;  1 drivers
v0x22236f0_0 .net "isAnd", 0 0, L_0x22869d0;  1 drivers
v0x2223820_0 .net "isNand", 0 0, L_0x2286bb0;  1 drivers
v0x22238c0_0 .net "isNor", 0 0, L_0x2286960;  1 drivers
v0x2223960_0 .net "isOr", 0 0, L_0x2286f90;  1 drivers
v0x2223a20_0 .net "isSLT", 0 0, L_0x2286800;  1 drivers
v0x2223ae0_0 .net "isSub", 0 0, L_0x2286410;  1 drivers
v0x2223ba0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2223c40_0 .net "isXor", 0 0, L_0x2286620;  1 drivers
v0x2223d00_0 .net "nandRes", 0 0, L_0x2284330;  1 drivers
v0x2223eb0_0 .net "norRes", 0 0, L_0x2282760;  1 drivers
v0x2223f50_0 .net "orRes", 0 0, L_0x2282520;  1 drivers
v0x2223ff0_0 .net "s0", 0 0, L_0x2285030;  1 drivers
v0x2224090_0 .net "s0inv", 0 0, L_0x2285e90;  1 drivers
v0x2224150_0 .net "s1", 0 0, L_0x22850d0;  1 drivers
v0x2224210_0 .net "s1inv", 0 0, L_0x2285ff0;  1 drivers
v0x22242d0_0 .net "s2", 0 0, L_0x2285170;  1 drivers
v0x2224390_0 .net "s2inv", 0 0, L_0x22860b0;  1 drivers
v0x2224450_0 .net "xorRes", 0 0, L_0x2282870;  1 drivers
S_0x2222510 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2222210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2285560/d .functor XOR 1, L_0x2287680, L_0x228fb40, C4<0>, C4<0>;
L_0x2285560 .delay 1 (5,5,5) L_0x2285560/d;
L_0x22856c0/d .functor XOR 1, L_0x2287520, L_0x2285560, C4<0>, C4<0>;
L_0x22856c0 .delay 1 (5,5,5) L_0x22856c0/d;
L_0x22857d0/d .functor XOR 1, L_0x22856c0, L_0x2284f90, C4<0>, C4<0>;
L_0x22857d0 .delay 1 (5,5,5) L_0x22857d0/d;
L_0x22859d0/d .functor AND 1, L_0x2287520, L_0x2285560, C4<1>, C4<1>;
L_0x22859d0 .delay 1 (5,5,5) L_0x22859d0/d;
L_0x2282590/d .functor AND 1, L_0x22856c0, L_0x2284f90, C4<1>, C4<1>;
L_0x2282590 .delay 1 (5,5,5) L_0x2282590/d;
L_0x2285c90/d .functor OR 1, L_0x22859d0, L_0x2282590, C4<0>, C4<0>;
L_0x2285c90 .delay 1 (5,5,5) L_0x2285c90/d;
v0x22227a0_0 .net "AandB", 0 0, L_0x22859d0;  1 drivers
v0x2222880_0 .net "BxorSub", 0 0, L_0x2285560;  1 drivers
v0x2222940_0 .net "a", 0 0, L_0x2287520;  alias, 1 drivers
v0x2222a10_0 .net "b", 0 0, L_0x2287680;  alias, 1 drivers
v0x2222ad0_0 .net "carryin", 0 0, L_0x2284f90;  alias, 1 drivers
v0x2222be0_0 .net "carryout", 0 0, L_0x2285c90;  alias, 1 drivers
v0x2222ca0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2222d40_0 .net "res", 0 0, L_0x22857d0;  alias, 1 drivers
v0x2222e00_0 .net "xAorB", 0 0, L_0x22856c0;  1 drivers
v0x2222f50_0 .net "xAorBandCin", 0 0, L_0x2282590;  1 drivers
S_0x2224630 .scope generate, "genblk1[30]" "genblk1[30]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22247f0 .param/l "i" 0 2 150, +C4<011110>;
S_0x22248b0 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2224630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x22875c0/d .functor AND 1, L_0x228a000, L_0x228a160, C4<1>, C4<1>;
L_0x22875c0 .delay 1 (5,5,5) L_0x22875c0/d;
L_0x2286da0/d .functor NAND 1, L_0x228a000, L_0x228a160, C4<1>, C4<1>;
L_0x2286da0 .delay 1 (5,5,5) L_0x2286da0/d;
L_0x2285460/d .functor OR 1, L_0x228a000, L_0x228a160, C4<0>, C4<0>;
L_0x2285460 .delay 1 (5,5,5) L_0x2285460/d;
L_0x2285340/d .functor NOR 1, L_0x228a000, L_0x228a160, C4<0>, C4<0>;
L_0x2285340 .delay 1 (5,5,5) L_0x2285340/d;
L_0x2287ec0/d .functor XOR 1, L_0x228a000, L_0x228a160, C4<0>, C4<0>;
L_0x2287ec0 .delay 1 (5,5,5) L_0x2287ec0/d;
L_0x2288970/d .functor NOT 1, L_0x228a440, C4<0>, C4<0>, C4<0>;
L_0x2288970 .delay 1 (5,5,5) L_0x2288970/d;
L_0x2288ad0/d .functor NOT 1, L_0x2287830, C4<0>, C4<0>, C4<0>;
L_0x2288ad0 .delay 1 (5,5,5) L_0x2288ad0/d;
L_0x2288b90/d .functor NOT 1, L_0x22878d0, C4<0>, C4<0>, C4<0>;
L_0x2288b90 .delay 1 (5,5,5) L_0x2288b90/d;
L_0x2288d40/d .functor AND 1, L_0x2288290, L_0x2288970, L_0x2288ad0, L_0x2288b90;
L_0x2288d40 .delay 1 (5,5,5) L_0x2288d40/d;
L_0x2288ef0/d .functor AND 1, L_0x2288290, L_0x228a440, L_0x2288ad0, L_0x2288b90;
L_0x2288ef0 .delay 1 (5,5,5) L_0x2288ef0/d;
L_0x2289100/d .functor AND 1, L_0x2287ec0, L_0x2288970, L_0x2287830, L_0x2288b90;
L_0x2289100 .delay 1 (5,5,5) L_0x2289100/d;
L_0x22892e0/d .functor AND 1, L_0x2288290, L_0x228a440, L_0x2287830, L_0x2288b90;
L_0x22892e0 .delay 1 (5,5,5) L_0x22892e0/d;
L_0x22894b0/d .functor AND 1, L_0x22875c0, L_0x2288970, L_0x2288ad0, L_0x22878d0;
L_0x22894b0 .delay 1 (5,5,5) L_0x22894b0/d;
L_0x2289690/d .functor AND 1, L_0x2286da0, L_0x228a440, L_0x2288ad0, L_0x22878d0;
L_0x2289690 .delay 1 (5,5,5) L_0x2289690/d;
L_0x2289440/d .functor AND 1, L_0x2285340, L_0x2288970, L_0x2287830, L_0x22878d0;
L_0x2289440 .delay 1 (5,5,5) L_0x2289440/d;
L_0x2289a70/d .functor AND 1, L_0x2285460, L_0x228a440, L_0x2287830, L_0x22878d0;
L_0x2289a70 .delay 1 (5,5,5) L_0x2289a70/d;
L_0x2289c10/0/0 .functor OR 1, L_0x2288d40, L_0x2288ef0, L_0x2289100, L_0x22894b0;
L_0x2289c10/0/4 .functor OR 1, L_0x2289690, L_0x2289440, L_0x2289a70, L_0x22892e0;
L_0x2289c10/d .functor OR 1, L_0x2289c10/0/0, L_0x2289c10/0/4, C4<0>, C4<0>;
L_0x2289c10 .delay 1 (5,5,5) L_0x2289c10/d;
v0x22257b0_0 .net "a", 0 0, L_0x228a000;  1 drivers
v0x2225870_0 .net "addSub", 0 0, L_0x2288290;  1 drivers
v0x2225940_0 .net "andRes", 0 0, L_0x22875c0;  1 drivers
v0x2225a10_0 .net "b", 0 0, L_0x228a160;  1 drivers
v0x2225ae0_0 .net "carryIn", 0 0, L_0x228a310;  1 drivers
v0x2225b80_0 .net "carryOut", 0 0, L_0x2288770;  1 drivers
v0x2225c50_0 .net "initialResult", 0 0, L_0x2289c10;  1 drivers
v0x2225cf0_0 .net "isAdd", 0 0, L_0x2288d40;  1 drivers
v0x2225d90_0 .net "isAnd", 0 0, L_0x22894b0;  1 drivers
v0x2225ec0_0 .net "isNand", 0 0, L_0x2289690;  1 drivers
v0x2225f60_0 .net "isNor", 0 0, L_0x2289440;  1 drivers
v0x2226000_0 .net "isOr", 0 0, L_0x2289a70;  1 drivers
v0x22260c0_0 .net "isSLT", 0 0, L_0x22892e0;  1 drivers
v0x2226180_0 .net "isSub", 0 0, L_0x2288ef0;  1 drivers
v0x2226240_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x22262e0_0 .net "isXor", 0 0, L_0x2289100;  1 drivers
v0x22263a0_0 .net "nandRes", 0 0, L_0x2286da0;  1 drivers
v0x2226550_0 .net "norRes", 0 0, L_0x2285340;  1 drivers
v0x22265f0_0 .net "orRes", 0 0, L_0x2285460;  1 drivers
v0x2226690_0 .net "s0", 0 0, L_0x228a440;  1 drivers
v0x2226730_0 .net "s0inv", 0 0, L_0x2288970;  1 drivers
v0x22267f0_0 .net "s1", 0 0, L_0x2287830;  1 drivers
v0x22268b0_0 .net "s1inv", 0 0, L_0x2288ad0;  1 drivers
v0x2226970_0 .net "s2", 0 0, L_0x22878d0;  1 drivers
v0x2226a30_0 .net "s2inv", 0 0, L_0x2288b90;  1 drivers
v0x2226af0_0 .net "xorRes", 0 0, L_0x2287ec0;  1 drivers
S_0x2224bb0 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x22248b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2288020/d .functor XOR 1, L_0x228a160, L_0x228fb40, C4<0>, C4<0>;
L_0x2288020 .delay 1 (5,5,5) L_0x2288020/d;
L_0x22880e0/d .functor XOR 1, L_0x228a000, L_0x2288020, C4<0>, C4<0>;
L_0x22880e0 .delay 1 (5,5,5) L_0x22880e0/d;
L_0x2288290/d .functor XOR 1, L_0x22880e0, L_0x228a310, C4<0>, C4<0>;
L_0x2288290 .delay 1 (5,5,5) L_0x2288290/d;
L_0x2288490/d .functor AND 1, L_0x228a000, L_0x2288020, C4<1>, C4<1>;
L_0x2288490 .delay 1 (5,5,5) L_0x2288490/d;
L_0x2288700/d .functor AND 1, L_0x22880e0, L_0x228a310, C4<1>, C4<1>;
L_0x2288700 .delay 1 (5,5,5) L_0x2288700/d;
L_0x2288770/d .functor OR 1, L_0x2288490, L_0x2288700, C4<0>, C4<0>;
L_0x2288770 .delay 1 (5,5,5) L_0x2288770/d;
v0x2224e40_0 .net "AandB", 0 0, L_0x2288490;  1 drivers
v0x2224f20_0 .net "BxorSub", 0 0, L_0x2288020;  1 drivers
v0x2224fe0_0 .net "a", 0 0, L_0x228a000;  alias, 1 drivers
v0x22250b0_0 .net "b", 0 0, L_0x228a160;  alias, 1 drivers
v0x2225170_0 .net "carryin", 0 0, L_0x228a310;  alias, 1 drivers
v0x2225280_0 .net "carryout", 0 0, L_0x2288770;  alias, 1 drivers
v0x2225340_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x22253e0_0 .net "res", 0 0, L_0x2288290;  alias, 1 drivers
v0x22254a0_0 .net "xAorB", 0 0, L_0x22880e0;  1 drivers
v0x22255f0_0 .net "xAorBandCin", 0 0, L_0x2288700;  1 drivers
S_0x2226cd0 .scope generate, "genblk1[31]" "genblk1[31]" 2 150, 2 150 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2226e90 .param/l "i" 0 2 150, +C4<011111>;
S_0x2226f50 .scope module, "aluBitSlice" "aluBitSlice" 2 152, 2 56 0, S_0x2226cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x228a0a0/d .functor AND 1, L_0x228d6a0, L_0x2261d90, C4<1>, C4<1>;
L_0x228a0a0 .delay 1 (5,5,5) L_0x228a0a0/d;
L_0x2289880/d .functor NAND 1, L_0x228d6a0, L_0x2261d90, C4<1>, C4<1>;
L_0x2289880 .delay 1 (5,5,5) L_0x2289880/d;
L_0x2287a10/d .functor OR 1, L_0x228d6a0, L_0x2261d90, C4<0>, C4<0>;
L_0x2287a10 .delay 1 (5,5,5) L_0x2287a10/d;
L_0x2287c50/d .functor NOR 1, L_0x228d6a0, L_0x2261d90, C4<0>, C4<0>;
L_0x2287c50 .delay 1 (5,5,5) L_0x2287c50/d;
L_0x2287d10/d .functor XOR 1, L_0x228d6a0, L_0x2261d90, C4<0>, C4<0>;
L_0x2287d10 .delay 1 (5,5,5) L_0x2287d10/d;
L_0x228b3f0/d .functor NOT 1, L_0x228a990, C4<0>, C4<0>, C4<0>;
L_0x228b3f0 .delay 1 (5,5,5) L_0x228b3f0/d;
L_0x228b550/d .functor NOT 1, L_0x22620b0, C4<0>, C4<0>, C4<0>;
L_0x228b550 .delay 1 (5,5,5) L_0x228b550/d;
L_0x228b610/d .functor NOT 1, L_0x2262150, C4<0>, C4<0>, C4<0>;
L_0x228b610 .delay 1 (5,5,5) L_0x228b610/d;
L_0x228b7c0/d .functor AND 1, L_0x228ad30, L_0x228b3f0, L_0x228b550, L_0x228b610;
L_0x228b7c0 .delay 1 (5,5,5) L_0x228b7c0/d;
L_0x228b970/d .functor AND 1, L_0x228ad30, L_0x228a990, L_0x228b550, L_0x228b610;
L_0x228b970 .delay 1 (5,5,5) L_0x228b970/d;
L_0x228bb80/d .functor AND 1, L_0x2287d10, L_0x228b3f0, L_0x22620b0, L_0x228b610;
L_0x228bb80 .delay 1 (5,5,5) L_0x228bb80/d;
L_0x228bd60/d .functor AND 1, L_0x228ad30, L_0x228a990, L_0x22620b0, L_0x228b610;
L_0x228bd60 .delay 1 (5,5,5) L_0x228bd60/d;
L_0x228bf30/d .functor AND 1, L_0x228a0a0, L_0x228b3f0, L_0x228b550, L_0x2262150;
L_0x228bf30 .delay 1 (5,5,5) L_0x228bf30/d;
L_0x228c110/d .functor AND 1, L_0x2289880, L_0x228a990, L_0x228b550, L_0x2262150;
L_0x228c110 .delay 1 (5,5,5) L_0x228c110/d;
L_0x228bec0/d .functor AND 1, L_0x2287c50, L_0x228b3f0, L_0x22620b0, L_0x2262150;
L_0x228bec0 .delay 1 (5,5,5) L_0x228bec0/d;
L_0x228c4f0/d .functor AND 1, L_0x2287a10, L_0x228a990, L_0x22620b0, L_0x2262150;
L_0x228c4f0 .delay 1 (5,5,5) L_0x228c4f0/d;
L_0x228c690/0/0 .functor OR 1, L_0x228b7c0, L_0x228b970, L_0x228bb80, L_0x228bf30;
L_0x228c690/0/4 .functor OR 1, L_0x228c110, L_0x228bec0, L_0x228c4f0, L_0x228bd60;
L_0x228c690/d .functor OR 1, L_0x228c690/0/0, L_0x228c690/0/4, C4<0>, C4<0>;
L_0x228c690 .delay 1 (5,5,5) L_0x228c690/d;
v0x2227e50_0 .net "a", 0 0, L_0x228d6a0;  1 drivers
v0x2227f10_0 .net "addSub", 0 0, L_0x228ad30;  1 drivers
v0x2227fe0_0 .net "andRes", 0 0, L_0x228a0a0;  1 drivers
v0x22280b0_0 .net "b", 0 0, L_0x2261d90;  1 drivers
v0x2228180_0 .net "carryIn", 0 0, L_0x228a8f0;  1 drivers
v0x2228220_0 .net "carryOut", 0 0, L_0x228b1f0;  1 drivers
v0x22282f0_0 .net "initialResult", 0 0, L_0x228c690;  1 drivers
v0x2228390_0 .net "isAdd", 0 0, L_0x228b7c0;  1 drivers
v0x2228430_0 .net "isAnd", 0 0, L_0x228bf30;  1 drivers
v0x2228560_0 .net "isNand", 0 0, L_0x228c110;  1 drivers
v0x2228600_0 .net "isNor", 0 0, L_0x228bec0;  1 drivers
v0x22286a0_0 .net "isOr", 0 0, L_0x228c4f0;  1 drivers
v0x2228760_0 .net "isSLT", 0 0, L_0x228bd60;  1 drivers
v0x2228820_0 .net "isSub", 0 0, L_0x228b970;  1 drivers
v0x22288e0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2228980_0 .net "isXor", 0 0, L_0x228bb80;  1 drivers
v0x2228a40_0 .net "nandRes", 0 0, L_0x2289880;  1 drivers
v0x2228bf0_0 .net "norRes", 0 0, L_0x2287c50;  1 drivers
v0x2228c90_0 .net "orRes", 0 0, L_0x2287a10;  1 drivers
v0x2228d30_0 .net "s0", 0 0, L_0x228a990;  1 drivers
v0x2228dd0_0 .net "s0inv", 0 0, L_0x228b3f0;  1 drivers
v0x2228e90_0 .net "s1", 0 0, L_0x22620b0;  1 drivers
v0x2228f50_0 .net "s1inv", 0 0, L_0x228b550;  1 drivers
v0x2229010_0 .net "s2", 0 0, L_0x2262150;  1 drivers
v0x22290d0_0 .net "s2inv", 0 0, L_0x228b610;  1 drivers
v0x2229190_0 .net "xorRes", 0 0, L_0x2287d10;  1 drivers
S_0x2227250 .scope module, "adder" "AdderAndSubtractor" 2 95, 2 35 0, S_0x2226f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x228aac0/d .functor XOR 1, L_0x2261d90, L_0x228fb40, C4<0>, C4<0>;
L_0x228aac0 .delay 1 (5,5,5) L_0x228aac0/d;
L_0x228ab80/d .functor XOR 1, L_0x228d6a0, L_0x228aac0, C4<0>, C4<0>;
L_0x228ab80 .delay 1 (5,5,5) L_0x228ab80/d;
L_0x228ad30/d .functor XOR 1, L_0x228ab80, L_0x228a8f0, C4<0>, C4<0>;
L_0x228ad30 .delay 1 (5,5,5) L_0x228ad30/d;
L_0x228af30/d .functor AND 1, L_0x228d6a0, L_0x228aac0, C4<1>, C4<1>;
L_0x228af30 .delay 1 (5,5,5) L_0x228af30/d;
L_0x2287a80/d .functor AND 1, L_0x228ab80, L_0x228a8f0, C4<1>, C4<1>;
L_0x2287a80 .delay 1 (5,5,5) L_0x2287a80/d;
L_0x228b1f0/d .functor OR 1, L_0x228af30, L_0x2287a80, C4<0>, C4<0>;
L_0x228b1f0 .delay 1 (5,5,5) L_0x228b1f0/d;
v0x22274e0_0 .net "AandB", 0 0, L_0x228af30;  1 drivers
v0x22275c0_0 .net "BxorSub", 0 0, L_0x228aac0;  1 drivers
v0x2227680_0 .net "a", 0 0, L_0x228d6a0;  alias, 1 drivers
v0x2227750_0 .net "b", 0 0, L_0x2261d90;  alias, 1 drivers
v0x2227810_0 .net "carryin", 0 0, L_0x228a8f0;  alias, 1 drivers
v0x2227920_0 .net "carryout", 0 0, L_0x228b1f0;  alias, 1 drivers
v0x22279e0_0 .net "isSubtract", 0 0, L_0x228fb40;  alias, 1 drivers
v0x2227a80_0 .net "res", 0 0, L_0x228ad30;  alias, 1 drivers
v0x2227b40_0 .net "xAorB", 0 0, L_0x228ab80;  1 drivers
v0x2227c90_0 .net "xAorBandCin", 0 0, L_0x2287a80;  1 drivers
S_0x2229370 .scope generate, "genblk2[1]" "genblk2[1]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2202890 .param/l "j" 0 2 190, +C4<01>;
L_0x22621f0/d .functor AND 1, L_0x225f5e0, L_0x2294a50, C4<1>, C4<1>;
L_0x22621f0 .delay 1 (5,5,5) L_0x22621f0/d;
v0x2229740_0 .net *"_s1", 0 0, L_0x225f5e0;  1 drivers
S_0x22297e0 .scope generate, "genblk2[2]" "genblk2[2]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22299f0 .param/l "j" 0 2 190, +C4<010>;
L_0x228c300/d .functor AND 1, L_0x225f480, L_0x2294a50, C4<1>, C4<1>;
L_0x228c300 .delay 1 (5,5,5) L_0x228c300/d;
v0x2229ab0_0 .net *"_s1", 0 0, L_0x225f480;  1 drivers
S_0x2229b90 .scope generate, "genblk2[3]" "genblk2[3]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x2229da0 .param/l "j" 0 2 190, +C4<011>;
L_0x228dba0/d .functor AND 1, L_0x228dc60, L_0x2294a50, C4<1>, C4<1>;
L_0x228dba0 .delay 1 (5,5,5) L_0x228dba0/d;
v0x2229e60_0 .net *"_s1", 0 0, L_0x228dc60;  1 drivers
S_0x2229f40 .scope generate, "genblk2[4]" "genblk2[4]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222a150 .param/l "j" 0 2 190, +C4<0100>;
L_0x228de50/d .functor AND 1, L_0x228dfa0, L_0x2294a50, C4<1>, C4<1>;
L_0x228de50 .delay 1 (5,5,5) L_0x228de50/d;
v0x222a210_0 .net *"_s1", 0 0, L_0x228dfa0;  1 drivers
S_0x222a2f0 .scope generate, "genblk2[5]" "genblk2[5]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222a500 .param/l "j" 0 2 190, +C4<0101>;
L_0x228eb80/d .functor AND 1, L_0x228ec40, L_0x2294a50, C4<1>, C4<1>;
L_0x228eb80 .delay 1 (5,5,5) L_0x228eb80/d;
v0x222a5c0_0 .net *"_s1", 0 0, L_0x228ec40;  1 drivers
S_0x222a6a0 .scope generate, "genblk2[6]" "genblk2[6]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222a8b0 .param/l "j" 0 2 190, +C4<0110>;
L_0x228e550/d .functor AND 1, L_0x228e610, L_0x2294a50, C4<1>, C4<1>;
L_0x228e550 .delay 1 (5,5,5) L_0x228e550/d;
v0x222a970_0 .net *"_s1", 0 0, L_0x228e610;  1 drivers
S_0x222aa50 .scope generate, "genblk2[7]" "genblk2[7]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222ac60 .param/l "j" 0 2 190, +C4<0111>;
L_0x228e6b0/d .functor AND 1, L_0x228e770, L_0x2294a50, C4<1>, C4<1>;
L_0x228e6b0 .delay 1 (5,5,5) L_0x228e6b0/d;
v0x222ad20_0 .net *"_s1", 0 0, L_0x228e770;  1 drivers
S_0x222ae00 .scope generate, "genblk2[8]" "genblk2[8]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222b010 .param/l "j" 0 2 190, +C4<01000>;
L_0x228ddc0/d .functor AND 1, L_0x228f3f0, L_0x2294a50, C4<1>, C4<1>;
L_0x228ddc0 .delay 1 (5,5,5) L_0x228ddc0/d;
v0x222b0d0_0 .net *"_s1", 0 0, L_0x228f3f0;  1 drivers
S_0x222b1b0 .scope generate, "genblk2[9]" "genblk2[9]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222b3c0 .param/l "j" 0 2 190, +C4<01001>;
L_0x228f4e0/d .functor AND 1, L_0x228f5a0, L_0x2294a50, C4<1>, C4<1>;
L_0x228f4e0 .delay 1 (5,5,5) L_0x228f4e0/d;
v0x222b480_0 .net *"_s1", 0 0, L_0x228f5a0;  1 drivers
S_0x222b560 .scope generate, "genblk2[10]" "genblk2[10]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222b770 .param/l "j" 0 2 190, +C4<01010>;
L_0x228eda0/d .functor AND 1, L_0x228ee60, L_0x2294a50, C4<1>, C4<1>;
L_0x228eda0 .delay 1 (5,5,5) L_0x228eda0/d;
v0x222b830_0 .net *"_s1", 0 0, L_0x228ee60;  1 drivers
S_0x222b910 .scope generate, "genblk2[11]" "genblk2[11]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222bb20 .param/l "j" 0 2 190, +C4<01011>;
L_0x228efc0/d .functor AND 1, L_0x228f080, L_0x2294a50, C4<1>, C4<1>;
L_0x228efc0 .delay 1 (5,5,5) L_0x228efc0/d;
v0x222bbe0_0 .net *"_s1", 0 0, L_0x228f080;  1 drivers
S_0x222bcc0 .scope generate, "genblk2[12]" "genblk2[12]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222bed0 .param/l "j" 0 2 190, +C4<01100>;
L_0x228f1e0/d .functor AND 1, L_0x228f2a0, L_0x2294a50, C4<1>, C4<1>;
L_0x228f1e0 .delay 1 (5,5,5) L_0x228f1e0/d;
v0x222bf90_0 .net *"_s1", 0 0, L_0x228f2a0;  1 drivers
S_0x222c070 .scope generate, "genblk2[13]" "genblk2[13]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222c280 .param/l "j" 0 2 190, +C4<01101>;
L_0x228fdc0/d .functor AND 1, L_0x228fe30, L_0x2294a50, C4<1>, C4<1>;
L_0x228fdc0 .delay 1 (5,5,5) L_0x228fdc0/d;
v0x222c340_0 .net *"_s1", 0 0, L_0x228fe30;  1 drivers
S_0x222c420 .scope generate, "genblk2[14]" "genblk2[14]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222c630 .param/l "j" 0 2 190, +C4<01110>;
L_0x228f700/d .functor AND 1, L_0x228f7c0, L_0x2294a50, C4<1>, C4<1>;
L_0x228f700 .delay 1 (5,5,5) L_0x228f700/d;
v0x222c6f0_0 .net *"_s1", 0 0, L_0x228f7c0;  1 drivers
S_0x222c7d0 .scope generate, "genblk2[15]" "genblk2[15]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222c9e0 .param/l "j" 0 2 190, +C4<01111>;
L_0x228f920/d .functor AND 1, L_0x228f9e0, L_0x2294a50, C4<1>, C4<1>;
L_0x228f920 .delay 1 (5,5,5) L_0x228f920/d;
v0x222caa0_0 .net *"_s1", 0 0, L_0x228f9e0;  1 drivers
S_0x222cb80 .scope generate, "genblk2[16]" "genblk2[16]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222cd90 .param/l "j" 0 2 190, +C4<010000>;
L_0x228e8d0/d .functor AND 1, L_0x228e990, L_0x2294a50, C4<1>, C4<1>;
L_0x228e8d0 .delay 1 (5,5,5) L_0x228e8d0/d;
v0x222ce50_0 .net *"_s1", 0 0, L_0x228e990;  1 drivers
S_0x222cf30 .scope generate, "genblk2[17]" "genblk2[17]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222d100 .param/l "j" 0 2 190, +C4<010001>;
L_0x2290830/d .functor AND 1, L_0x22908f0, L_0x2294a50, C4<1>, C4<1>;
L_0x2290830 .delay 1 (5,5,5) L_0x2290830/d;
v0x222d1c0_0 .net *"_s1", 0 0, L_0x22908f0;  1 drivers
S_0x222d2a0 .scope generate, "genblk2[18]" "genblk2[18]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222d4b0 .param/l "j" 0 2 190, +C4<010010>;
L_0x228ff90/d .functor AND 1, L_0x2290050, L_0x2294a50, C4<1>, C4<1>;
L_0x228ff90 .delay 1 (5,5,5) L_0x228ff90/d;
v0x222d570_0 .net *"_s1", 0 0, L_0x2290050;  1 drivers
S_0x222d650 .scope generate, "genblk2[19]" "genblk2[19]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222d860 .param/l "j" 0 2 190, +C4<010011>;
L_0x22901b0/d .functor AND 1, L_0x2290270, L_0x2294a50, C4<1>, C4<1>;
L_0x22901b0 .delay 1 (5,5,5) L_0x22901b0/d;
v0x222d920_0 .net *"_s1", 0 0, L_0x2290270;  1 drivers
S_0x222da00 .scope generate, "genblk2[20]" "genblk2[20]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222dc10 .param/l "j" 0 2 190, +C4<010100>;
L_0x22903d0/d .functor AND 1, L_0x2290490, L_0x2294a50, C4<1>, C4<1>;
L_0x22903d0 .delay 1 (5,5,5) L_0x22903d0/d;
v0x222dcd0_0 .net *"_s1", 0 0, L_0x2290490;  1 drivers
S_0x222ddb0 .scope generate, "genblk2[21]" "genblk2[21]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222dfc0 .param/l "j" 0 2 190, +C4<010101>;
L_0x2291100/d .functor AND 1, L_0x22911c0, L_0x2294a50, C4<1>, C4<1>;
L_0x2291100 .delay 1 (5,5,5) L_0x2291100/d;
v0x222e080_0 .net *"_s1", 0 0, L_0x22911c0;  1 drivers
S_0x222e160 .scope generate, "genblk2[22]" "genblk2[22]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222e370 .param/l "j" 0 2 190, +C4<010110>;
L_0x2290a50/d .functor AND 1, L_0x2290b10, L_0x2294a50, C4<1>, C4<1>;
L_0x2290a50 .delay 1 (5,5,5) L_0x2290a50/d;
v0x222e430_0 .net *"_s1", 0 0, L_0x2290b10;  1 drivers
S_0x222e510 .scope generate, "genblk2[23]" "genblk2[23]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222e720 .param/l "j" 0 2 190, +C4<010111>;
L_0x2290c70/d .functor AND 1, L_0x2290d30, L_0x2294a50, C4<1>, C4<1>;
L_0x2290c70 .delay 1 (5,5,5) L_0x2290c70/d;
v0x222e7e0_0 .net *"_s1", 0 0, L_0x2290d30;  1 drivers
S_0x222e8c0 .scope generate, "genblk2[24]" "genblk2[24]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222ead0 .param/l "j" 0 2 190, +C4<011000>;
L_0x2290e90/d .functor AND 1, L_0x2290f50, L_0x2294a50, C4<1>, C4<1>;
L_0x2290e90 .delay 1 (5,5,5) L_0x2290e90/d;
v0x222eb90_0 .net *"_s1", 0 0, L_0x2290f50;  1 drivers
S_0x222ec70 .scope generate, "genblk2[25]" "genblk2[25]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222ee80 .param/l "j" 0 2 190, +C4<011001>;
L_0x2290ff0/d .functor AND 1, L_0x2291a40, L_0x2294a50, C4<1>, C4<1>;
L_0x2290ff0 .delay 1 (5,5,5) L_0x2290ff0/d;
v0x222ef40_0 .net *"_s1", 0 0, L_0x2291a40;  1 drivers
S_0x222f020 .scope generate, "genblk2[26]" "genblk2[26]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222f230 .param/l "j" 0 2 190, +C4<011010>;
L_0x2291320/d .functor AND 1, L_0x22913e0, L_0x2294a50, C4<1>, C4<1>;
L_0x2291320 .delay 1 (5,5,5) L_0x2291320/d;
v0x222f2f0_0 .net *"_s1", 0 0, L_0x22913e0;  1 drivers
S_0x222f3d0 .scope generate, "genblk2[27]" "genblk2[27]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222f5e0 .param/l "j" 0 2 190, +C4<011011>;
L_0x2291540/d .functor AND 1, L_0x2291600, L_0x2294a50, C4<1>, C4<1>;
L_0x2291540 .delay 1 (5,5,5) L_0x2291540/d;
v0x222f6a0_0 .net *"_s1", 0 0, L_0x2291600;  1 drivers
S_0x222f780 .scope generate, "genblk2[28]" "genblk2[28]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222f990 .param/l "j" 0 2 190, +C4<011100>;
L_0x2291760/d .functor AND 1, L_0x2291820, L_0x2294a50, C4<1>, C4<1>;
L_0x2291760 .delay 1 (5,5,5) L_0x2291760/d;
v0x222fa50_0 .net *"_s1", 0 0, L_0x2291820;  1 drivers
S_0x222fb30 .scope generate, "genblk2[29]" "genblk2[29]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x222fd40 .param/l "j" 0 2 190, +C4<011101>;
L_0x22918c0/d .functor AND 1, L_0x22922e0, L_0x2294a50, C4<1>, C4<1>;
L_0x22918c0 .delay 1 (5,5,5) L_0x22918c0/d;
v0x222fe00_0 .net *"_s1", 0 0, L_0x22922e0;  1 drivers
S_0x222fee0 .scope generate, "genblk2[30]" "genblk2[30]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22300f0 .param/l "j" 0 2 190, +C4<011110>;
L_0x2291ba0/d .functor AND 1, L_0x2291c60, L_0x2294a50, C4<1>, C4<1>;
L_0x2291ba0 .delay 1 (5,5,5) L_0x2291ba0/d;
v0x22301b0_0 .net *"_s1", 0 0, L_0x2291c60;  1 drivers
S_0x2230290 .scope generate, "genblk2[31]" "genblk2[31]" 2 190, 2 190 0, S_0x215f5c0;
 .timescale 0 0;
P_0x22304a0 .param/l "j" 0 2 190, +C4<011111>;
L_0x2291dc0/d .functor AND 1, L_0x2291e80, L_0x2294a50, C4<1>, C4<1>;
L_0x2291dc0 .delay 1 (5,5,5) L_0x2291dc0/d;
v0x2230560_0 .net *"_s1", 0 0, L_0x2291e80;  1 drivers
S_0x2230640 .scope module, "overflowCalc" "didOverflow" 2 168, 2 8 0, S_0x215f5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2292890/d .functor XOR 1, L_0x2292f50, L_0x228fb40, C4<0>, C4<0>;
L_0x2292890 .delay 1 (5,5,5) L_0x2292890/d;
L_0x2292ab0/d .functor NOT 1, L_0x22940f0, C4<0>, C4<0>, C4<0>;
L_0x2292ab0 .delay 1 (5,5,5) L_0x2292ab0/d;
L_0x22929f0/d .functor NOT 1, L_0x2292890, C4<0>, C4<0>, C4<0>;
L_0x22929f0 .delay 1 (5,5,5) L_0x22929f0/d;
L_0x2293720/d .functor NOT 1, L_0x2293040, C4<0>, C4<0>, C4<0>;
L_0x2293720 .delay 1 (5,5,5) L_0x2293720/d;
L_0x2293880/d .functor AND 1, L_0x22940f0, L_0x2292890, C4<1>, C4<1>;
L_0x2293880 .delay 1 (5,5,5) L_0x2293880/d;
L_0x2293990/d .functor AND 1, L_0x2292ab0, L_0x22929f0, C4<1>, C4<1>;
L_0x2293990 .delay 1 (5,5,5) L_0x2293990/d;
L_0x2293b40/d .functor AND 1, L_0x2293880, L_0x2293720, C4<1>, C4<1>;
L_0x2293b40 .delay 1 (5,5,5) L_0x2293b40/d;
L_0x2293cf0/d .functor AND 1, L_0x2293990, L_0x2293040, C4<1>, C4<1>;
L_0x2293cf0 .delay 1 (5,5,5) L_0x2293cf0/d;
L_0x2293ef0/d .functor OR 1, L_0x2293b40, L_0x2293cf0, C4<0>, C4<0>;
L_0x2293ef0 .delay 1 (5,5,5) L_0x2293ef0/d;
v0x22308c0_0 .net "BxorSub", 0 0, L_0x2292890;  1 drivers
v0x22309a0_0 .net "a", 0 0, L_0x22940f0;  1 drivers
v0x2230a60_0 .net "aAndB", 0 0, L_0x2293880;  1 drivers
v0x2230b30_0 .net "b", 0 0, L_0x2292f50;  1 drivers
v0x2230bf0_0 .net "negToPos", 0 0, L_0x2293b40;  1 drivers
v0x2230d00_0 .net "notA", 0 0, L_0x2292ab0;  1 drivers
v0x2230dc0_0 .net "notB", 0 0, L_0x22929f0;  1 drivers
v0x2230e80_0 .net "notS", 0 0, L_0x2293720;  1 drivers
v0x2230f40_0 .net "notaAndNotb", 0 0, L_0x2293990;  1 drivers
v0x2231090_0 .net "overflow", 0 0, L_0x2293ef0;  alias, 1 drivers
v0x2231150_0 .net "posToNeg", 0 0, L_0x2293cf0;  1 drivers
v0x2231210_0 .net "s", 0 0, L_0x2293040;  1 drivers
v0x22312d0_0 .net "sub", 0 0, L_0x228fb40;  alias, 1 drivers
S_0x2203560 .scope module, "zeroCalc" "isZero" 2 198, 2 121 0, S_0x215f5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x2295080/0/0 .functor AND 1, L_0x22952a0, L_0x2295400, L_0x2295580, L_0x2295620;
L_0x2295080/0/4 .functor AND 1, L_0x2295710, L_0x22966e0, L_0x22968e0, L_0x2296980;
L_0x2295080/0/8 .functor AND 1, L_0x2296ac0, L_0x2296bb0, L_0x2296d00, L_0x2296da0;
L_0x2295080/0/12 .functor AND 1, L_0x2296f00, L_0x2296ff0, L_0x22972f0, L_0x2297390;
L_0x2295080/0/16 .functor AND 1, L_0x2297510, L_0x2297600, L_0x2297790, L_0x2297830;
L_0x2295080/0/20 .functor AND 1, L_0x22976f0, L_0x2297a20, L_0x2297920, L_0x2297c20;
L_0x2295080/0/24 .functor AND 1, L_0x2297b10, L_0x2297e30, L_0x2297d10, L_0x2298050;
L_0x2295080/0/28 .functor AND 1, L_0x2297f20, L_0x2298280, L_0x2298140, L_0x22971e0;
L_0x2295080/1/0 .functor AND 1, L_0x2295080/0/0, L_0x2295080/0/4, L_0x2295080/0/8, L_0x2295080/0/12;
L_0x2295080/1/4 .functor AND 1, L_0x2295080/0/16, L_0x2295080/0/20, L_0x2295080/0/24, L_0x2295080/0/28;
L_0x2295080/d .functor NAND 1, L_0x2295080/1/0, L_0x2295080/1/4, C4<1>, C4<1>;
L_0x2295080 .delay 1 (5,5,5) L_0x2295080/d;
v0x2203770_0 .net *"_s10", 0 0, L_0x2295710;  1 drivers
v0x2203870_0 .net *"_s12", 0 0, L_0x22966e0;  1 drivers
v0x2229570_0 .net *"_s14", 0 0, L_0x22968e0;  1 drivers
v0x2229660_0 .net *"_s16", 0 0, L_0x2296980;  1 drivers
v0x2231f90_0 .net *"_s18", 0 0, L_0x2296ac0;  1 drivers
v0x22320c0_0 .net *"_s2", 0 0, L_0x22952a0;  1 drivers
v0x22321a0_0 .net *"_s20", 0 0, L_0x2296bb0;  1 drivers
v0x2232280_0 .net *"_s22", 0 0, L_0x2296d00;  1 drivers
v0x2232360_0 .net *"_s24", 0 0, L_0x2296da0;  1 drivers
v0x22324d0_0 .net *"_s26", 0 0, L_0x2296f00;  1 drivers
v0x22325b0_0 .net *"_s28", 0 0, L_0x2296ff0;  1 drivers
v0x2232690_0 .net *"_s30", 0 0, L_0x22972f0;  1 drivers
v0x2232770_0 .net *"_s32", 0 0, L_0x2297390;  1 drivers
v0x2232850_0 .net *"_s34", 0 0, L_0x2297510;  1 drivers
v0x2232930_0 .net *"_s36", 0 0, L_0x2297600;  1 drivers
v0x2232a10_0 .net *"_s38", 0 0, L_0x2297790;  1 drivers
v0x2232af0_0 .net *"_s4", 0 0, L_0x2295400;  1 drivers
v0x2232ca0_0 .net *"_s40", 0 0, L_0x2297830;  1 drivers
v0x2232d40_0 .net *"_s42", 0 0, L_0x22976f0;  1 drivers
v0x2232e20_0 .net *"_s44", 0 0, L_0x2297a20;  1 drivers
v0x2232f00_0 .net *"_s46", 0 0, L_0x2297920;  1 drivers
v0x2232fe0_0 .net *"_s48", 0 0, L_0x2297c20;  1 drivers
v0x22330c0_0 .net *"_s50", 0 0, L_0x2297b10;  1 drivers
v0x22331a0_0 .net *"_s52", 0 0, L_0x2297e30;  1 drivers
v0x2233280_0 .net *"_s54", 0 0, L_0x2297d10;  1 drivers
v0x2233360_0 .net *"_s56", 0 0, L_0x2298050;  1 drivers
v0x2233440_0 .net *"_s58", 0 0, L_0x2297f20;  1 drivers
v0x2233520_0 .net *"_s6", 0 0, L_0x2295580;  1 drivers
v0x2233600_0 .net *"_s60", 0 0, L_0x2298280;  1 drivers
v0x22336e0_0 .net *"_s62", 0 0, L_0x2298140;  1 drivers
v0x22337c0_0 .net *"_s64", 0 0, L_0x22971e0;  1 drivers
v0x22338a0_0 .net *"_s8", 0 0, L_0x2295620;  1 drivers
v0x2233980_0 .net "a", 31 0, L_0x2294250;  alias, 1 drivers
v0x2232bd0_0 .net "out", 0 0, L_0x2295080;  alias, 1 drivers
L_0x22952a0 .part L_0x2294250, 0, 1;
L_0x2295400 .part L_0x2294250, 1, 1;
L_0x2295580 .part L_0x2294250, 2, 1;
L_0x2295620 .part L_0x2294250, 3, 1;
L_0x2295710 .part L_0x2294250, 4, 1;
L_0x22966e0 .part L_0x2294250, 5, 1;
L_0x22968e0 .part L_0x2294250, 6, 1;
L_0x2296980 .part L_0x2294250, 7, 1;
L_0x2296ac0 .part L_0x2294250, 8, 1;
L_0x2296bb0 .part L_0x2294250, 9, 1;
L_0x2296d00 .part L_0x2294250, 10, 1;
L_0x2296da0 .part L_0x2294250, 11, 1;
L_0x2296f00 .part L_0x2294250, 12, 1;
L_0x2296ff0 .part L_0x2294250, 13, 1;
L_0x22972f0 .part L_0x2294250, 14, 1;
L_0x2297390 .part L_0x2294250, 15, 1;
L_0x2297510 .part L_0x2294250, 16, 1;
L_0x2297600 .part L_0x2294250, 17, 1;
L_0x2297790 .part L_0x2294250, 18, 1;
L_0x2297830 .part L_0x2294250, 19, 1;
L_0x22976f0 .part L_0x2294250, 20, 1;
L_0x2297a20 .part L_0x2294250, 21, 1;
L_0x2297920 .part L_0x2294250, 22, 1;
L_0x2297c20 .part L_0x2294250, 23, 1;
L_0x2297b10 .part L_0x2294250, 24, 1;
L_0x2297e30 .part L_0x2294250, 25, 1;
L_0x2297d10 .part L_0x2294250, 26, 1;
L_0x2298050 .part L_0x2294250, 27, 1;
L_0x2297f20 .part L_0x2294250, 28, 1;
L_0x2298280 .part L_0x2294250, 29, 1;
L_0x2298140 .part L_0x2294250, 30, 1;
L_0x22971e0 .part L_0x2294250, 31, 1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu_paige.v";
