
Efinity Interface Designer Timing Report
Version: 2023.2.307
Date: 2024-06-15 18:58

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

Device: T120F324
Project: WS2812_Protocol
Timing Model: C4 (final)

---------- 1. PLL Timing Report (begin) ----------

+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
| PLL Instance | Resource | Reference Clock | Core Clock Reference Pin | FB Mode  | Core Feedback Pin | PLL Compensation Delay Max (ns) | PLL Compensation Delay Min (ns) |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+
|     clk1     | PLL_BR0  |     external    |                          | internal |                   |               N/A               |               N/A               |
+--------------+----------+-----------------+--------------------------+----------+-------------------+---------------------------------+---------------------------------+

+-------+-------------+-----------------------+
| Clock | Period (ns) | Phase Shift (degrees) |
+-------+-------------+-----------------------+
|  clk  |   20.0000   |           0           |
+-------+-------------+-----------------------+

---------- PLL Timing Report (end) ----------

---------- 2. GPIO Timing Report (begin) ----------

Non-registered GPIO Configuration:
===================================

+---------------+-------------+-----------+----------+----------+
| Instance Name |   Pin Name  | Parameter | Max (ns) | Min (ns) |
+---------------+-------------+-----------+----------+----------+
|  i_rx_serial  | i_rx_serial |  GPIO_IN  |  1.396   |  0.698   |
|    pll_clk    |   pll_clk   |  GPIO_IN  |  1.476   |  0.738   |
+---------------+-------------+-----------+----------+----------+

---------- GPIO Timing Report (end) ----------

---------- 3. LVDS Rx Timing Report (begin) ----------

Non-registered LVDS GPIO Configuration:
========================================

+---------------+----------+-----------+----------+----------+
| Instance Name | Pin Name | Parameter | Max (ns) | Min (ns) |
+---------------+----------+-----------+----------+----------+
|      data     |   data   |  GPIO_OUT |  3.542   |  1.771   |
|      led      |   led    |  GPIO_OUT |  3.542   |  1.771   |
+---------------+----------+-----------+----------+----------+

---------- LVDS Rx Timing Report (end) ----------

---------- 4. JTAG Timing Report (begin) ----------

+---------------+----------------+-----------+----------+----------+
| Instance Name |    Pin Name    | Parameter | Max (ns) | Min (ns) |
+---------------+----------------+-----------+----------+----------+
|   jtag_inst1  | jtag_inst1_TDI |  JTAG_IN  |  2.415   |  1.208   |
|   jtag_inst1  | jtag_inst1_TMS |  JTAG_IN  |  1.755   |  0.877   |
+---------------+----------------+-----------+----------+----------+

---------- JTAG Timing Report (end) ----------
