Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,44149
design__instance__area,311541
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,88
design__max_fanout_violation__count__corner:max_ss_100C_1v60,48
design__max_cap_violation__count__corner:max_ss_100C_1v60,31
power__internal__total,0.06387617439031601
power__switching__total,0.09563323855400085
power__leakage__total,3.709947122843005e-07
power__total,0.1595097929239273
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.400212
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.400212
timing__hold__ws__corner:max_ss_100C_1v60,0.90507
timing__setup__ws__corner:max_ss_100C_1v60,1.675232
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.90507
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,1.675232
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count,88
design__max_fanout_violation__count,48
design__max_cap_violation__count,31
clock__skew__worst_hold,0.400212
clock__skew__worst_setup,0.139633
timing__hold__ws,0.113635
timing__setup__ws,1.675232
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113635
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,1.675232
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 831.75 842.47
design__core__bbox,5.52 10.88 826.16 829.6
design__io,40
design__die__area,700724
design__core__area,671874
design__instance__count__stdcell,44149
design__instance__area__stdcell,311541
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.46369
design__instance__utilization__stdcell,0.46369
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,38
design__io__hpwl,11039155
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.15253E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,162
antenna__violating__nets,43
antenna__violating__pins,47
route__antenna_violation__count,43
route__net,34627
route__net__special,2
route__drc_errors__iter:1,21583
route__wirelength__iter:1,1249190
route__drc_errors__iter:2,12632
route__wirelength__iter:2,1243213
route__drc_errors__iter:3,12858
route__wirelength__iter:3,1241552
route__drc_errors__iter:4,1501
route__wirelength__iter:4,1241343
route__drc_errors__iter:5,46
route__wirelength__iter:5,1241254
route__drc_errors__iter:6,7
route__wirelength__iter:6,1241202
route__drc_errors__iter:7,5
route__wirelength__iter:7,1241206
route__drc_errors__iter:8,0
route__wirelength__iter:8,1241211
route__drc_errors,0
route__wirelength,1241211
route__vias,231355
route__vias__singlecut,231355
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1096.68
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,48
design__max_cap_violation__count__corner:nom_tt_025C_1v80,13
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.218229
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.218229
timing__hold__ws__corner:nom_tt_025C_1v80,0.339915
timing__setup__ws__corner:nom_tt_025C_1v80,13.191683
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.339915
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.191683
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,81
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,48
design__max_cap_violation__count__corner:nom_ss_100C_1v60,21
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.38813
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.38813
timing__hold__ws__corner:nom_ss_100C_1v60,0.892976
timing__setup__ws__corner:nom_ss_100C_1v60,2.260821
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.892976
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.260821
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,48
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,13
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.144067
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.144067
timing__hold__ws__corner:nom_ff_n40C_1v95,0.116867
timing__setup__ws__corner:nom_ff_n40C_1v95,17.526016
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116867
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.526016
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,48
design__max_cap_violation__count__corner:min_tt_025C_1v80,7
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.211531
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.211531
timing__hold__ws__corner:min_tt_025C_1v80,0.33508
timing__setup__ws__corner:min_tt_025C_1v80,13.485493
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.33508
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.485493
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,57
design__max_fanout_violation__count__corner:min_ss_100C_1v60,48
design__max_cap_violation__count__corner:min_ss_100C_1v60,13
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.37506
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.37506
timing__hold__ws__corner:min_ss_100C_1v60,0.881285
timing__setup__ws__corner:min_ss_100C_1v60,2.777602
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.881285
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.777602
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,48
design__max_cap_violation__count__corner:min_ff_n40C_1v95,7
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.139633
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.139633
timing__hold__ws__corner:min_ff_n40C_1v95,0.113635
timing__setup__ws__corner:min_ff_n40C_1v95,17.722076
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113635
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.722076
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,48
design__max_cap_violation__count__corner:max_tt_025C_1v80,22
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.224493
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.224493
timing__hold__ws__corner:max_tt_025C_1v80,0.345972
timing__setup__ws__corner:max_tt_025C_1v80,12.861684
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.345972
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,12.861684
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,48
design__max_cap_violation__count__corner:max_ff_n40C_1v95,22
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.148006
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.148006
timing__hold__ws__corner:max_ff_n40C_1v95,0.121322
timing__setup__ws__corner:max_ff_n40C_1v95,17.330158
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.121322
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.330158
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:max_ss_100C_1v60,1.58305
design_powergrid__drop__average__net:VPWR__corner:max_ss_100C_1v60,0.00101667
design_powergrid__drop__worst__net:VPWR__corner:max_ss_100C_1v60,0.0169453
design_powergrid__voltage__worst__net:VGND__corner:max_ss_100C_1v60,0.0183957
design_powergrid__drop__average__net:VGND__corner:max_ss_100C_1v60,0.00101427
design_powergrid__drop__worst__net:VGND__corner:max_ss_100C_1v60,0.0183957
ir__voltage__worst,1.5800000000000000710542735760100185871124267578125
ir__drop__avg,0.001020000000000000073274719625260331667959690093994140625
ir__drop__worst,0.0168999999999999983568699235547683201730251312255859375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
