# Computer-Architecture-Lab

## Course Overview
The Computer Architecture Laboratory course provides hands-on experience with the principles and techniques used in the design and analysis of computer architectures. This course is essential for understanding how computers work at a fundamental level, and it involves practical lab sessions to reinforce theoretical concepts. You can download lab manual from [here](https://github.com/foratik/Computer-Architecture-Lab/blob/main/Arch%20Lab.pdf). 

Here is an image of the available chips in the laboratory:

<p align="center">  
    <img height="auto" width="720px" src ="Available Chips.jpg">
</p>

## Instructors
- Professor Hossein Asadi
- Professor Hamid Sarbazi-Azad
- Ms. Atiyeh Gheibi

## Team Members:
- [Zahra Azar](https://github.com/Azar-Z)
- [Saeed Forati K.](https://github.com/foratik)
- [Amirhossein Souri](https://github.com/Amir14Souri)


## Projects:

### Experiment 1 :: 3-Digit BCD Adder

<p align="center">  
    <img height="auto" width="620px" src ="Az1/Assets/3-Digit-BCD-Adder.png">
    <img height="auto" width="620px" src ="Az1/Assets/1-Digit-BCD-Adder.jpg">
</p> 

### Experiment 2 :: 6-Bit Carry Select Adder

<p align="center">  
    <img height="auto" width="620px" src ="Az2/Assets/6-digit-Carry-Select-Adder-proteus.png">
    <img height="auto" width="620px" src ="Az2/Assets/6-digit-Carry-Select-Adder-implementation.jpg">
</p>

### Experiment 3 :: 4-Bit Multiplier

<p align="center">  
    <img height="auto" width="620px" src ="Az3/Assets/4-Bit-Multiplier-Proteus.jpg">
    <img height="auto" width="620px" src ="Az3/Assets/4-Bit-Multiplier.jpg">
</p>

### Experiment 4 :: 32-Bit Floating Point Adder and Subtractor

<p align="center">  
    <img height="auto" width="620px" src ="Az4/Assets/32-Bit-FloatingPoint-Adder.jpg">
</p>

### Experiment 5 :: 3-digit BCD to 10-bit Binary Converter
<p align="center">  
    <img height="auto" width="620px" src ="Az5/Assets/3-digit-bcd-to-binary-converter-proteus.png">
</p>
