set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28]} -x 113 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32]} -x 106 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[18]} -x 110 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36]} -x 114 -y 183
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34]} -x 159 -y 235
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[12]} -x 157 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26]} -x 118 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39]} -x 138 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2]} -x 60 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[14]} -x 136 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[36]} -x 128 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 105 -y 220
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[4]} -x 104 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30]} -x 115 -y 195
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0]} -x 93 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 126 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[2]} -x 86 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27]} -x 110 -y 196
set_location -inst_name {Controler_0/Command_Decoder_0/counter[7]} -x 55 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_5[11]} -x 111 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[4]} -x 190 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/sclk_4} -x 130 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[34]} -x 129 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[15]} -x 110 -y 217
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23]} -x 108 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26]} -x 173 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[26]} -x 183 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[1]} -x 85 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32]} -x 163 -y 234
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[30]} -x 187 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[1]} -x 49 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27]} -x 168 -y 229
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[3]} -x 91 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 74 -y 235
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_0[0]} -x 104 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5]} -x 68 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0]} -x 88 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[31]} -x 176 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17} -x 143 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/ADCSPI_enable_cmd_i_i_a2} -x 100 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[17]} -x 114 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8]} -x 88 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[12]} -x 111 -y 196
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[2]} -x 85 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[0]} -x 94 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24]} -x 170 -y 228
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 77 -y 235
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 116 -y 219
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[0]} -x 125 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[8]} -x 93 -y 214
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[10]} -x 134 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[2]} -x 86 -y 211
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19]} -x 119 -y 216
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[2]} -x 145 -y 208
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12]} -x 61 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/counter[4]} -x 124 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[5]} -x 123 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[3]} -x 91 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23} -x 139 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29]} -x 109 -y 195
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9]} -x 90 -y 213
set_location -inst_name {Controler_0/System_Controler_0/state_reg[1]} -x 99 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2]} -x 112 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/counter[7]} -x 127 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[2]} -x 96 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2.m1} -x 110 -y 207
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2[0]} -x 124 -y 219
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27]} -x 72 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7]} -x 154 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[16]} -x 116 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26]} -x 117 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1} -x 122 -y 225
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 118 -y 226
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14} -x 177 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16} -x 178 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33]} -x 121 -y 196
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 126 -y 190
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34]} -x 142 -y 186
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33]} -x 123 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 75 -y 235
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[21]} -x 118 -y 214
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[4]} -x 149 -y 202
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector6} -x 162 -y 234
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[4]} -x 129 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12]} -x 95 -y 213
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[14]} -x 115 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[18]} -x 163 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3]} -x 91 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[16]} -x 161 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 121 -y 193
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28]} -x 119 -y 196
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22]} -x 113 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15} -x 190 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 117 -y 226
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[3]} -x 154 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 106 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[10]} -x 167 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[1]} -x 106 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/counter[28]} -x 76 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2]} -x 189 -y 201
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12]} -x 89 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21]} -x 118 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13]} -x 64 -y 229
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30]} -x 176 -y 228
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[0]} -x 97 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28]} -x 93 -y 229
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 73 -y 235
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22]} -x 85 -y 229
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data35_0_a2} -x 115 -y 216
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 101 -y 220
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0} -x 97 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[4]} -x 97 -y 208
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 131 -y 195
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb} -x 121 -y 214
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21]} -x 169 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_0dflt} -x 110 -y 210
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable} -x 137 -y 192
set_location -inst_name {Controler_0/Command_Decoder_0/counter[10]} -x 58 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[8]} -x 94 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1]} -x 98 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17]} -x 152 -y 192
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 80 -y 235
set_location -inst_name {Controler_0/Command_Decoder_0/counter[23]} -x 71 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14]} -x 136 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5} -x 52 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/counter[3]} -x 51 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15]} -x 118 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4} -x 48 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10]} -x 91 -y 228
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[10]} -x 92 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4]} -x 101 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2.m7_0} -x 114 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3]} -x 92 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/Not_Decode_Value} -x 106 -y 214
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2} -x 128 -y 201
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg[4]} -x 99 -y 217
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 76 -y 235
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31]} -x 132 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[30]} -x 115 -y 196
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[0]} -x 124 -y 220
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[9]} -x 95 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[33]} -x 120 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28]} -x 93 -y 228
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35]} -x 141 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5]} -x 150 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[3]} -x 98 -y 217
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[23]} -x 180 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2} -x 120 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8]} -x 129 -y 190
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2]} -x 99 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23]} -x 175 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/counter[11]} -x 59 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[18]} -x 175 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38]} -x 142 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[24]} -x 181 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[30]} -x 78 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[17]} -x 112 -y 217
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35]} -x 164 -y 235
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7]} -x 128 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[8]} -x 153 -y 202
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[5]} -x 105 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1} -x 131 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[27]} -x 172 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 129 -y 193
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[6]} -x 163 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[2]} -x 115 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8]} -x 106 -y 207
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5]} -x 104 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19} -x 140 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_11_i_0} -x 122 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[22]} -x 109 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36]} -x 126 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0]} -x 97 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4]} -x 112 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[9]} -x 138 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[3]} -x 182 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/counter[2]} -x 50 -y 202
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[4]} -x 106 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1]} -x 87 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/counter[16]} -x 64 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37]} -x 85 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3]} -x 182 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2} -x 170 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14]} -x 115 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13} -x 168 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6]} -x 119 -y 208
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8]} -x 88 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2[23]} -x 115 -y 213
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[3]} -x 116 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38} -x 129 -y 207
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0]} -x 62 -y 229
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16]} -x 87 -y 229
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7]} -x 104 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[17]} -x 174 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29]} -x 174 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[10]} -x 84 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[13]} -x 114 -y 208
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20]} -x 97 -y 183
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7]} -x 150 -y 192
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10]} -x 86 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7]} -x 98 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2} -x 80 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14} -x 189 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[4]} -x 104 -y 208
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_1_0[11]} -x 123 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1]} -x 63 -y 228
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19]} -x 119 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17]} -x 66 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[1]} -x 112 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/counter[31]} -x 79 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26]} -x 173 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[24]} -x 108 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[1]} -x 97 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[1]} -x 115 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[0]} -x 145 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3]} -x 100 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9]} -x 138 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[14]} -x 159 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_0[2]} -x 101 -y 216
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[31]} -x 188 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 78 -y 235
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 122 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[0]} -x 102 -y 217
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_status_err} -x 123 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[29]} -x 77 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7]} -x 115 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0]} -x 99 -y 220
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_o2_0[6]} -x 95 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2} -x 59 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14]} -x 108 -y 216
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30]} -x 176 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[3]} -x 121 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[0]} -x 100 -y 208
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21]} -x 117 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[4]} -x 93 -y 211
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39]} -x 178 -y 229
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2]} -x 60 -y 228
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10]} -x 144 -y 192
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18]} -x 116 -y 216
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8]} -x 93 -y 213
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[5]} -x 98 -y 208
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38]} -x 125 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34]} -x 129 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32]} -x 116 -y 196
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3[23]} -x 110 -y 213
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_2dflt} -x 115 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[0]} -x 130 -y 220
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31]} -x 113 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[20]} -x 165 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[6]} -x 95 -y 210
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty} -x 143 -y 189
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24]} -x 111 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18]} -x 65 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[2]} -x 142 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12]} -x 61 -y 229
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data24_0_a2} -x 129 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2]} -x 145 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_4} -x 132 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[2]} -x 123 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[12]} -x 169 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22]} -x 81 -y 189
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4]} -x 190 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11]} -x 89 -y 229
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26]} -x 116 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[7]} -x 96 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[11]} -x 168 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[2]} -x 147 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24]} -x 170 -y 229
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5]} -x 117 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18]} -x 110 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6]} -x 109 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[1]} -x 100 -y 217
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29]} -x 136 -y 183
set_location -inst_name {Controler_0/System_Controler_0/state_reg[4]} -x 101 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer} -x 119 -y 211
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[20]} -x 116 -y 214
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[7]} -x 85 -y 213
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[13]} -x 114 -y 217
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_21} -x 151 -y 207
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/communication_vote_vector7} -x 156 -y 234
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N} -x 156 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[1]} -x 132 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[7]} -x 84 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[1]} -x 146 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13]} -x 114 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0} -x 138 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Elapsed} -x 83 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[3]} -x 131 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25]} -x 115 -y 201
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0]} -x 104 -y 210
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg[0]} -x 135 -y 193
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[1]} -x 134 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5]} -x 102 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/counter[2]} -x 122 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1} -x 117 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[3]} -x 129 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11]} -x 142 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[1]} -x 158 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter_RNO[0]} -x 53 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 128 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8]} -x 107 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[0]} -x 133 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[29]} -x 186 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12]} -x 146 -y 192
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2} -x 82 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[25]} -x 170 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16]} -x 140 -y 183
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13]} -x 132 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27]} -x 108 -y 195
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[20]} -x 116 -y 208
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19]} -x 132 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[23]} -x 108 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/counter_3[0]} -x 133 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[13]} -x 132 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34]} -x 159 -y 234
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[5]} -x 105 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[14]} -x 108 -y 217
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[0]} -x 102 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7]} -x 92 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_1dflt} -x 112 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8]} -x 84 -y 229
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19]} -x 116 -y 201
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1]} -x 117 -y 186
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[11]} -x 86 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1} -x 118 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 127 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38]} -x 127 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/counter[15]} -x 63 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24]} -x 118 -y 183
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23]} -x 118 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[8]} -x 165 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16]} -x 116 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_0_0[11]} -x 127 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0]} -x 187 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[3]} -x 84 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1} -x 123 -y 196
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[1]} -x 91 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1]} -x 97 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4]} -x 93 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/counter[14]} -x 62 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse} -x 123 -y 195
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14]} -x 70 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31} -x 83 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 113 -y 226
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33]} -x 120 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18} -x 171 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 130 -y 195
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_RNO} -x 124 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0[5]} -x 108 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/counter[5]} -x 53 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o3_0[23]} -x 109 -y 213
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[0]} -x 122 -y 214
set_location -inst_name {Controler_0/System_Controler_0/read_data_frame_1[0]} -x 127 -y 214
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8]} -x 94 -y 189
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 81 -y 235
set_location -inst_name {Controler_0/ADI_SPI_0/counter[5]} -x 125 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[6]} -x 151 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[0]} -x 112 -y 214
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21]} -x 169 -y 228
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_o3_0_a3_0[10]} -x 111 -y 216
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1]} -x 100 -y 220
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3]} -x 84 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[4]} -x 123 -y 214
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22]} -x 114 -y 213
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_0_a3_0_1[0]} -x 98 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_1} -x 102 -y 213
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[5]} -x 117 -y 208
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0} -x 115 -y 234
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[11]} -x 142 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1]} -x 153 -y 207
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14]} -x 134 -y 192
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[7]} -x 180 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13]} -x 148 -y 192
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[4]} -x 113 -y 196
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17} -x 179 -y 195
set_location -inst_name {Controler_0/System_Controler_0/state_reg[0]} -x 102 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/counter[0]} -x 53 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl} -x 124 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/counter[22]} -x 70 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/counter[17]} -x 65 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39]} -x 123 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0} -x 124 -y 225
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2]} -x 87 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1} -x 145 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[1]} -x 109 -y 214
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21]} -x 114 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[16]} -x 173 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13]} -x 112 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/divider_enable} -x 129 -y 208
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[7]} -x 84 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22]} -x 109 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[1]} -x 185 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36]} -x 128 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i} -x 102 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[4]} -x 103 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[25]} -x 182 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25]} -x 117 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[3]} -x 92 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[17]} -x 162 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6]} -x 71 -y 229
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO} -x 120 -y 195
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4]} -x 91 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25]} -x 112 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 124 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38]} -x 179 -y 228
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4]} -x 88 -y 228
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set} -x 157 -y 235
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[21]} -x 166 -y 202
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28]} -x 122 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0]} -x 62 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[15]} -x 137 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9]} -x 95 -y 228
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34]} -x 130 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25]} -x 86 -y 229
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25]} -x 86 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[19]} -x 116 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[2]} -x 87 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[3]} -x 107 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2} -x 148 -y 198
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1]} -x 106 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1]} -x 185 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33]} -x 158 -y 234
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[3]} -x 103 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0} -x 142 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3]} -x 124 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/counter[8]} -x 128 -y 208
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4]} -x 88 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[35]} -x 124 -y 199
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un5_communication_req} -x 141 -y 192
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[23]} -x 119 -y 214
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1} -x 109 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33]} -x 158 -y 235
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8]} -x 105 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[7]} -x 120 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18]} -x 65 -y 228
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11]} -x 134 -y 186
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 115 -y 220
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14]} -x 70 -y 229
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[5]} -x 111 -y 214
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15]} -x 109 -y 183
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[5]} -x 98 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[2]} -x 117 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27]} -x 168 -y 228
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO} -x 125 -y 195
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_CDb} -x 109 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[0]} -x 157 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7]} -x 92 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[6]} -x 105 -y 208
set_location -inst_name {Controler_0/System_Controler_0/state_reg[2]} -x 107 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_Z[2]} -x 101 -y 217
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13]} -x 64 -y 228
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7]} -x 106 -y 220
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[21]} -x 117 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[8]} -x 56 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[1]} -x 128 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1} -x 122 -y 196
set_location -inst_name {Controler_0/ADI_SPI_0/counter[3]} -x 131 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0} -x 145 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 79 -y 235
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18]} -x 111 -y 186
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2[1]} -x 97 -y 219
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0]} -x 149 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20]} -x 116 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[0]} -x 149 -y 208
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39]} -x 178 -y 228
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[16]} -x 118 -y 217
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[9]} -x 91 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5]} -x 106 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0[0]} -x 88 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12]} -x 139 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0]} -x 93 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/write_read_buffer} -x 133 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36]} -x 177 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[4]} -x 161 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO} -x 131 -y 225
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[1]} -x 127 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[6]} -x 181 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 125 -y 193
set_location -inst_name {Controler_0/Command_Decoder_0/counter[18]} -x 66 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[6]} -x 95 -y 211
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20]} -x 111 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[7]} -x 98 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4]} -x 148 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29]} -x 117 -y 196
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[15]} -x 108 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/counter[20]} -x 68 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[20]} -x 177 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[29]} -x 174 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[0]} -x 107 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19]} -x 94 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[8]} -x 86 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/counter[0]} -x 133 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_22_i} -x 154 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16]} -x 110 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 116 -y 226
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[10]} -x 155 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20]} -x 90 -y 229
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_Z[1]} -x 97 -y 220
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29]} -x 174 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5]} -x 99 -y 207
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11]} -x 86 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/sclk} -x 130 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16]} -x 87 -y 228
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17]} -x 119 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3]} -x 69 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/counter[13]} -x 61 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set} -x 124 -y 196
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0]} -x 100 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[8]} -x 88 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 110 -y 219
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1[0]} -x 103 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24} -x 136 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2} -x 144 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[13]} -x 170 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2} -x 132 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[9]} -x 166 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2]} -x 85 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2} -x 112 -y 219
set_location -inst_name {Controler_0/Command_Decoder_0/Has_Answer_2_0dflt} -x 119 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[5]} -x 90 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21]} -x 118 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[14]} -x 171 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[19]} -x 119 -y 217
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22]} -x 85 -y 228
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15]} -x 110 -y 216
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0]} -x 92 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1} -x 111 -y 210
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36]} -x 177 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24} -x 173 -y 195
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[23]} -x 168 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_dummy[1]} -x 131 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0} -x 125 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/counter[21]} -x 69 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16} -x 172 -y 195
set_location -inst_name {Controler_0/System_Controler_0/state_reg_ns_a2_0_a2[4]} -x 99 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 114 -y 226
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6]} -x 103 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[6]} -x 131 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 109 -y 220
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37]} -x 171 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/counter[6]} -x 126 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[22]} -x 167 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1} -x 165 -y 235
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2} -x 105 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5]} -x 110 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[6]} -x 109 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[2]} -x 189 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2} -x 49 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0} -x 134 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[29]} -x 109 -y 196
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[3]} -x 152 -y 208
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[3]} -x 108 -y 214
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i} -x 106 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[15]} -x 160 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11]} -x 86 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 113 -y 219
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 119 -y 226
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3]} -x 102 -y 220
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_err} -x 120 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/busy} -x 102 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[28]} -x 185 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[26]} -x 74 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4]} -x 94 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15]} -x 108 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5]} -x 94 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector_6_3dflt} -x 116 -y 210
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1]} -x 84 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31]} -x 109 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data_3_0_a2} -x 127 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[9]} -x 154 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[9]} -x 90 -y 214
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18]} -x 114 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12]} -x 112 -y 196
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 130 -y 193
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20]} -x 116 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35]} -x 122 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0} -x 111 -y 219
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r} -x 127 -y 196
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6]} -x 127 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i} -x 133 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 111 -y 226
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[0]} -x 94 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[6]} -x 128 -y 214
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[7]} -x 164 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11]} -x 89 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6]} -x 181 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO} -x 115 -y 219
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37]} -x 136 -y 186
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0]} -x 135 -y 192
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0} -x 175 -y 195
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7} -x 104 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17]} -x 114 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0} -x 124 -y 195
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9]} -x 139 -y 183
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10]} -x 131 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15]} -x 67 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25} -x 81 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[7]} -x 115 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[6]} -x 54 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20]} -x 90 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[27]} -x 184 -y 199
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6]} -x 71 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/un1_state_reg_9_i_0} -x 129 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/counter[4]} -x 52 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[3]} -x 160 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data24_0_a2_2} -x 128 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9]} -x 95 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4]} -x 101 -y 207
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38]} -x 179 -y 229
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_buffer[2]} -x 126 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32]} -x 163 -y 235
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 114 -y 219
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[1]} -x 153 -y 208
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[12]} -x 95 -y 214
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_RNO[4]} -x 99 -y 216
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_ns_i_o2[0]} -x 103 -y 201
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5]} -x 110 -y 186
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6]} -x 147 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/cmd_ID[3]} -x 108 -y 196
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[5]} -x 94 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[28]} -x 173 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[26]} -x 171 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23]} -x 119 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31]} -x 172 -y 229
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4]} -x 125 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[5]} -x 106 -y 211
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 112 -y 226
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19} -x 174 -y 195
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3]} -x 152 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17]} -x 112 -y 216
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_RNO[2]} -x 87 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/counter[19]} -x 67 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35]} -x 124 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[1]} -x 87 -y 202
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[2]} -x 107 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2} -x 149 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_iv_0_a3_0[0]} -x 92 -y 210
set_location -inst_name {Controler_0/REGISTERS_0/state_reg[2]} -x 90 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0} -x 112 -y 213
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4]} -x 93 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4]} -x 103 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[3]} -x 148 -y 202
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_13} -x 141 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[6]} -x 147 -y 208
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[2]} -x 90 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2} -x 128 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9]} -x 95 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[2]} -x 101 -y 211
set_location -inst_name {Controler_0/System_Controler_0/state_reg[3]} -x 98 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1]} -x 63 -y 229
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9]} -x 130 -y 190
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 110 -y 226
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_ID[2]} -x 110 -y 214
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14]} -x 109 -y 216
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31]} -x 172 -y 228
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6]} -x 127 -y 193
set_location -inst_name {Controler_0/ADI_SPI_0/op_eq.divider_enable38_5} -x 130 -y 207
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[3]} -x 84 -y 208
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13]} -x 114 -y 216
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37]} -x 131 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30]} -x 118 -y 196
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8]} -x 135 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8]} -x 84 -y 228
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39]} -x 121 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3_4[11]} -x 126 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[30]} -x 175 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2} -x 97 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/counter[1]} -x 134 -y 208
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1]} -x 122 -y 190
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[6]} -x 102 -y 211
set_location -inst_name {Controler_0/Command_Decoder_0/un1_decode_vector6_i_3} -x 113 -y 210
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[11]} -x 156 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3]} -x 105 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10]} -x 134 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4]} -x 102 -y 216
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[0]} -x 88 -y 211
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9]} -x 95 -y 229
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10]} -x 91 -y 229
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2} -x 160 -y 234
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1]} -x 98 -y 216
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12]} -x 111 -y 195
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1} -x 129 -y 195
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11]} -x 89 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2} -x 153 -y 198
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19]} -x 94 -y 229
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10]} -x 92 -y 213
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3} -x 186 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15]} -x 137 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_CDb_RNO} -x 121 -y 213
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 117 -y 219
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6]} -x 90 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[22]} -x 179 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[21]} -x 178 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/assert_data} -x 127 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[7]} -x 152 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[19]} -x 176 -y 199
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 120 -y 196
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg[9]} -x 91 -y 208
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23]} -x 111 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[9]} -x 57 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24]} -x 108 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2} -x 121 -y 195
set_location -inst_name {Controler_0/ADI_SPI_0/sdio_1_RNO} -x 152 -y 198
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_1[11]} -x 87 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[12]} -x 139 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/rx_data_frame[0]} -x 104 -y 211
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2]} -x 123 -y 190
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[18]} -x 116 -y 217
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35]} -x 164 -y 234
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1]} -x 92 -y 199
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[11]} -x 86 -y 214
set_location -inst_name {Controler_0/System_Controler_0/state_reg[5]} -x 104 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7]} -x 180 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23]} -x 175 -y 229
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_periph_data32_0_a3_0_RNO} -x 117 -y 213
set_location -inst_name {Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3} -x 107 -y 207
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[8]} -x 135 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17} -x 54 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5]} -x 85 -y 207
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0]} -x 103 -y 216
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30]} -x 127 -y 186
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0]} -x 111 -y 192
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[7]} -x 97 -y 216
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16]} -x 118 -y 216
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/un2_communication_req} -x 138 -y 192
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[1]} -x 84 -y 211
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[7]} -x 154 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[5]} -x 162 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/ss_n} -x 122 -y 202
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg[1]} -x 134 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4]} -x 103 -y 210
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0]} -x 121 -y 190
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9]} -x 108 -y 220
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable} -x 135 -y 189
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7]} -x 112 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[4]} -x 148 -y 208
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18} -x 137 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/counter[25]} -x 73 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/SYS_enable_cmd_i} -x 96 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37]} -x 171 -y 228
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/Communication_REQ} -x 141 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1} -x 166 -y 235
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2]} -x 123 -y 193
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse} -x 165 -y 234
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15]} -x 67 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[38]} -x 127 -y 199
set_location -inst_name {Controler_0/Command_Decoder_0/counter[24]} -x 72 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32]} -x 114 -y 195
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[4]} -x 93 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3]} -x 69 -y 229
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2} -x 63 -y 198
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10]} -x 84 -y 201
set_location -inst_name {Controler_0/Answer_Encoder_0/cmd_status_comm[2]} -x 126 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[19]} -x 164 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0]} -x 94 -y 201
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0} -x 157 -y 234
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[2]} -x 159 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/wr_addr_buffer[5]} -x 150 -y 208
set_location -inst_name {Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1]} -x 86 -y 207
set_location -inst_name {Controler_0/System_Controler_0/state_reg_RNO[4]} -x 101 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14]} -x 113 -y 208
set_location -inst_name {Controler_0/REGISTERS_0/state_reg_RNO[0]} -x 97 -y 201
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[24]} -x 169 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17]} -x 66 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[5]} -x 150 -y 202
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1} -x 126 -y 195
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a3[4]} -x 87 -y 210
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[37]} -x 131 -y 199
set_location -inst_name {Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2_0_a2} -x 131 -y 228
set_location -inst_name {Controler_0/Command_Decoder_0/AE_CMD_Data[32]} -x 114 -y 196
set_location -inst_name {Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5]} -x 188 -y 201
set_location -inst_name {Controler_0/Answer_Encoder_0/periph_data_buffer[22]} -x 114 -y 214
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r} -x 116 -y 220
set_location -inst_name {Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15} -x 179 -y 201
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1} -x 89 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/un1_periph_data32_0_a2} -x 113 -y 213
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[0]} -x 187 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5]} -x 68 -y 228
set_location -inst_name {Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0} -x 147 -y 198
set_location -inst_name {Controler_0/Command_Decoder_0/counter[27]} -x 75 -y 202
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5]} -x 115 -y 226
set_location -inst_name {Controler_0/ADI_SPI_0/addr_counter[15]} -x 172 -y 199
set_location -inst_name {Controler_0/ADI_SPI_0/tx_data_buffer[5]} -x 188 -y 202
set_location -inst_name {Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a3_16} -x 184 -y 201
set_location -inst_name {Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20} -x 64 -y 198
set_location -inst_name {Controler_0/ADI_SPI_0/data_counter[13]} -x 158 -y 202
set_location -inst_name {Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3]} -x 100 -y 216
set_location -inst_name {Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6]} -x 85 -y 189
set_location -inst_name {Controler_0/Command_Decoder_0/counter[12]} -x 60 -y 202
set_location -inst_name {Controler_0/Command_Decoder_0/decode_vector[0]} -x 110 -y 211
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9]} -x 82 -y 235
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1} -x 108 -y 179
set_location -inst_name {Controler_0/REGISTERS_0/memory_memory_0_0} -x 0 -y 206
set_location -inst_name {Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0} -x 108 -y 206
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1} -x 108 -y 233
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0} -x 0 -y 233
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy} -x 108 -y 225
set_location -inst_name {Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0} -x 108 -y 227
