Fitter report for TopDE
Wed Nov 14 16:47:17 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Nov 14 16:47:16 2018       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; TopDE                                       ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 9,664 / 32,070 ( 30 % )                     ;
; Total registers                 ; 5950                                        ;
; Total pins                      ; 260 / 457 ( 57 % )                          ;
; Total virtual pins              ; 306                                         ;
; Total block memory bits         ; 2,214,644 / 4,065,280 ( 54 % )              ;
; Total RAM Blocks                ; 285 / 397 ( 72 % )                          ;
; Total DSP Blocks                ; 28 / 87 ( 32 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[16]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[17]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; AY               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[17]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[17]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[18]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[18]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[18]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[19]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[19]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[19]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[20]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[20]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[20]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[21]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[21]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[21]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[22]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[22]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[22]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[23]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[23]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[23]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[24]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[24]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[24]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[25]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[25]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[25]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[26]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[26]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[26]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[27]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[27]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[27]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[28]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[28]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[28]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[29]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[29]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[29]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[30]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[30]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[30]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[31]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[31]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[31]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[32]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[32]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[32]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[33]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[33]                                                                                                                                                                                           ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|b1_dffe_0[33]~_Duplicate_1                                                                                                                                                                                        ; Q                ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[0]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[0]~0                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[1]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[1]~1                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[2]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[2]~2                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[3]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[3]~3                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[4]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[4]~4                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[5]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[5]~5                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[6]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[6]~6                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[7]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[7]~7                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[8]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[8]~8                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[9]                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[9]~9                                                                                                                                                                                          ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[10]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[10]~10                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[11]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[11]~11                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[12]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[12]~12                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[13]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[13]~13                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[14]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[14]~14                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[15]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[15]~15                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[16]                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; AX               ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|e1_dffe_1[16]~16                                                                                                                                                                                        ; Deleted         ; Register Packing                                  ; Timing optimization        ; COMBOUT   ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_wire[0]                                                                                                                                                           ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[1]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[2]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[3]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[4]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[5]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[6]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[7]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[8]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[9]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[10]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[11]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[12]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[13]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[14]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[15]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[16]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[17]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[18]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[19]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[20]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[21]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[22]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[23]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[24]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[25]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[26]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[27]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[28]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[29]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[30]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[31]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[32]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[33]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[34]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_wire[0]                                                                                                                                                           ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[1]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[2]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[3]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[4]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[5]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[6]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[7]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[8]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[9]                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[10]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[11]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[12]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[13]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[14]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[15]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[16]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[17]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[18]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[19]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[20]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[21]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[22]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[23]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[24]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[25]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[26]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[27]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[28]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[29]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[30]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[31]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[32]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[33]                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|result_output_reg[0]                                                                                                                                                     ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[16]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[17]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[18]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[19]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[20]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[21]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[22]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[23]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[24]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[25]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[26]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[27]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[28]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[29]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[30]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[31]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|result_output_reg[32]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[16]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[17]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[18]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[19]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[20]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[21]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[22]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[23]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[24]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[25]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[26]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[27]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[28]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[29]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[30]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[31]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|result_output_reg[32]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8                                                                                                                                                              ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~80                                                                                                                                                        ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][10]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][11]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][12]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][13]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][14]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][15]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][16]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][17]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421                                                                                                                                                       ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][1]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][2]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][3]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][4]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][5]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][6]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][7]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][8]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][10]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][11]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][12]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][13]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][14]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][15]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][16]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][17]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~mult_ll_pl[0][0]                                                                                                                                          ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                      ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                ; RESULTA          ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[0]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[1]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[2]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[3]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[4]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[5]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_1                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_1                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                                                                                                                                                                                     ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_1                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[7]~_Duplicate_2                                                                                                                                                                                                                                   ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[0]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[0]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[0]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[1]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[1]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[1]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[2]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[3]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[4]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[5]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[5]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[5]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[6]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[6]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[6]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                                                                                                                                                                                     ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[0]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[0]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[1]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[1]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[2]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[2]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[3]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[3]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[4]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[4]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[5]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[5]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[6]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[6]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[7]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[7]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[8]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[8]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[8]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[9]                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[9]                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[9]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[10]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[10]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[10]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[11]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[11]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[11]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[12]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[12]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[12]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[13]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[13]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[13]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[14]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[14]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[14]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_1                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_1                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_2                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_2                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_3                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_3                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_4                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_4                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_4                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_5                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_5                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_5                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_6                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_6                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_6                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_7                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_7                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_7                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_8                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_8                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                                                                                                                                                                       ; AX               ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_8                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].sample[15]~_Duplicate_9                                                                                                                                                                                                                                            ; Q                ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[0]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[1]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[2]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[3]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[4]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[5]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[6]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[7]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[8]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[9]                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[10]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[11]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|iData[12]                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                                                                                                                                                                              ; AY               ;                       ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; AudioCODEC_Interface:Audio0|Reset_Delay:r0|Cont[17]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|Reset_Delay:r0|Cont[17]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; AudioCODEC_Interface:Audio0|audio_converter:u5|SEL_Cont[3]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|audio_converter:u5|SEL_Cont[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; AudioCODEC_Interface:Audio0|waudio_inR[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|waudio_inR[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; AudioCODEC_Interface:Audio0|waudio_inR[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; AudioCODEC_Interface:Audio0|waudio_inR[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[9]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[9]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[21]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[21]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[30]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_update_reg[30]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift|sbit_piper1d[17]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift|sbit_piper1d[17]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|denormal_res_dffe4                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|denormal_res_dffe4~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe10                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe10~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_dffe21[17]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_add_sub_res_mag_dffe21[17]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[19]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[19]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[29]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sbit_piper2d[29]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[1]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[1]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[19]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[19]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[21]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[21]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[22]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[22]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[25]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[25]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[26]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[26]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[28]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg[28]~DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mag_int_a_reg2[1]~DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[3]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[3]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sbit_piper2d[23]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sbit_piper2d[23]~DUPLICATE                                                                                                                                                                ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sel_pipec3r1d                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sel_pipec3r1d~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|int_or_reg3                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|int_or_reg3~DUPLICATE                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[19]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[19]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[20]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[20]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[21]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[21]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[23]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|integer_rounded_reg[23]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[22]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|mantissa_input_reg[22]~DUPLICATE                                                                                                                                                                                                       ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[6]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[4]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_b_dffe1_dffe1[4]~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|nan_pipe_dffe_1                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|nan_pipe_dffe_1~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|man_round_p2[4]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|man_round_p2[4]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|man_round_p2[24]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|man_round_p2[24]~DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff3c[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff3c[1]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff9c[0]~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff11c[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff11c[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[1]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[1]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff15c[3]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[4]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff17c[4]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[6]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|q_ff21c[6]~DUPLICATE                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[0][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[0][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[0][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][5]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][19]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][19]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][24]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][7]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][12]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][22]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][22]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][16]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][21]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][26]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][28]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][31]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[8][15]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[8][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[8][23]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[8][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][4]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][9]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][10]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][10]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][11]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][13]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][13]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][14]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][14]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][17]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][17]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][18]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][20]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][27]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][27]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][29]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][30]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][21]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][30]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][28]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][30]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][30]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][28]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][21]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][31]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][31]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][28]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][28]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][27]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][21]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][31]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][31]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][5]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][24]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][27]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][21]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][27]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][6]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][8]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][8]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][10]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][20]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][20]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][21]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][29]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][29]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][7]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][12]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][12]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][15]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][15]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][17]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][21]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][21]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][22]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][9]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][9]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][11]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][11]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][13]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][16]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][16]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][18]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][19]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][19]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][23]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][25]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[8]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[10]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[12]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[14]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[15]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[19]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[21]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[24]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|PC[25]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|PC[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][23]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][23]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][1]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][2]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][13]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][22]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][22]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][23]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][23]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][31]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][18]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][18]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][24]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][29]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][29]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][30]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][30]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][9]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][9]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][15]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][15]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][16]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][16]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][19]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][20]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][25]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][25]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][26]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][26]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][27]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][28]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][10]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][11]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][31]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][31]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][3]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][5]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][8]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][8]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][14]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][13]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][8]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][8]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][23]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][23]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][20]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][20]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][7]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][7]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][31]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][31]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][9]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][12]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][15]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][30]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][30]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][17]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][27]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][27]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][28]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][28]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][16]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][16]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][22]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][22]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][25]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][25]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][29]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][29]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][5]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][5]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][10]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][10]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][21]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][21]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][24]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][24]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][26]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                               ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[12]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[12]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[14]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[14]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[16]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[16]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; STOPWATCH_Interface:stopwatch0|time_count[22]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; STOPWATCH_Interface:stopwatch0|time_count[22]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|working~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|cntr_thf:cntr1|counter_reg_bit[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|cntr_thf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_2                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.instant[6]~_Duplicate_2DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]~_Duplicate_1                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|channelData[7].envelope.start[7]~_Duplicate_1DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|SAMPLE_OUT[5]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|SAMPLE_OUT[5]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][23]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][23]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][18]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][18]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][20]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][20]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][22]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][22]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][23]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][23]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][26]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][26]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][31]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][31]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][13]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][13]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][18]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][18]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][19]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][19]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][28]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][28]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][30]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][30]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][5]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][5]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][7]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][7]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][8]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][8]~DUPLICATE                                                                                                                                                                                                                                                                              ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][28]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][28]~DUPLICATE                                                                                                                                                                                                                                                                             ;                  ;                       ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|melody[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[0][3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[1][4]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[2][7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[3][7]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[3][7]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|PS2history[4][3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|PS2history[4][3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[3]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|incnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[2]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[15]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[16]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[16]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[20]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[20]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[21]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[21]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[30]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[30]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[119]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|KeyMap[119]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|resetar                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; TecladoPS2_Interface:TecladoPS20|keyscan:keys1|resetar~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|xCounter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; VGA_Interface:VGA0|VgaAdapter:VGA0|yCounter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N      ; PIN_AJ4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DIN       ; PIN_AK4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DOUT      ; PIN_AK3       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK      ; PIN_AK2       ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50     ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50     ; PIN_K14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12] ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]    ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]    ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_AK13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_AK12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FAN_CTRL      ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD      ; PIN_AA30      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD      ; PIN_AB30      ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 20862 ) ; 0.00 % ( 0 / 20862 )       ; 0.00 % ( 0 / 20862 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 20862 ) ; 0.00 % ( 0 / 20862 )       ; 0.00 % ( 0 / 20862 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 20578 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 254 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 30 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/output_files/TopDE.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9,664 / 32,070        ; 30 %  ;
; ALMs needed [=A-B+C]                                        ; 9,664                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10,352 / 32,070       ; 32 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,096                 ;       ;
;         [b] ALMs used for LUT logic                         ; 7,700                 ;       ;
;         [c] ALMs used for registers                         ; 1,556                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,367 / 32,070        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 679 / 32,070          ; 2 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 119                   ;       ;
;         [c] Due to LAB input limits                         ; 407                   ;       ;
;         [d] Due to virtual I/Os                             ; 153                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,663 / 3,207         ; 52 %  ;
;     -- Logic LABs                                           ; 1,663                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 13,790                ;       ;
;     -- 7 input functions                                    ; 136                   ;       ;
;     -- 6 input functions                                    ; 4,138                 ;       ;
;     -- 5 input functions                                    ; 3,335                 ;       ;
;     -- 4 input functions                                    ; 2,655                 ;       ;
;     -- <=3 input functions                                  ; 3,526                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,338                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 5,950                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 5,302 / 64,140        ; 8 %   ;
;         -- Secondary logic registers                        ; 648 / 64,140          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 5,313                 ;       ;
;         -- Routing optimization registers                   ; 637                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 306                   ;       ;
; I/O pins                                                    ; 260 / 457             ; 57 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 285 / 397             ; 72 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 2,214,644 / 4,065,280 ; 54 %  ;
; Total block memory implementation bits                      ; 2,918,400 / 4,065,280 ; 72 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 28 / 87               ; 32 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 18.3% / 18.2% / 18.7% ;       ;
; Peak interconnect usage (total/H/V)                         ; 54.0% / 51.5% / 61.8% ;       ;
; Maximum fan-out                                             ; 2807                  ;       ;
; Highest non-global fan-out                                  ; 2807                  ;       ;
; Total fan-out                                               ; 96258                 ;       ;
; Average fan-out                                             ; 4.31                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                   ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 9564 / 32070 ( 30 % )  ; 100 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 9564                   ; 100                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 10246 / 32070 ( 32 % ) ; 107 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1066                   ; 30                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 7660                   ; 41                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1520                   ; 36                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1360 / 32070 ( 4 % )   ; 8 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 678 / 32070 ( 2 % )    ; 1 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 119                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 406                    ; 1                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 153                    ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                            ;
;                                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 1651 / 3207 ( 51 % )   ; 16 / 3207 ( < 1 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1651                   ; 16                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 13668                  ; 122                   ; 0                              ;
;     -- 7 input functions                                    ; 133                    ; 3                     ; 0                              ;
;     -- 6 input functions                                    ; 4109                   ; 29                    ; 0                              ;
;     -- 5 input functions                                    ; 3307                   ; 28                    ; 0                              ;
;     -- 4 input functions                                    ; 2636                   ; 19                    ; 0                              ;
;     -- <=3 input functions                                  ; 3483                   ; 43                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1283                   ; 55                    ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                ;
;         -- Primary logic registers                          ; 5170 / 64140 ( 8 % )   ; 132 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 644 / 64140 ( 1 % )    ; 4 / 64140 ( < 1 % )   ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                       ;                                ;
;         -- Design implementation registers                  ; 5181                   ; 132                   ; 0                              ;
;         -- Routing optimization registers                   ; 633                    ; 4                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
;                                                             ;                        ;                       ;                                ;
; Virtual pins                                                ; 306                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 256                    ; 0                     ; 4                              ;
; I/O registers                                               ; 0                      ; 0                     ; 0                              ;
; Total block memory bits                                     ; 2214644                ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 2918400                ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 285 / 397 ( 71 % )     ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 28 / 87 ( 32 % )       ; 0 / 87 ( 0 % )        ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )        ; 0 / 116 ( 0 % )       ; 4 / 116 ( 3 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )        ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )         ; 2 / 6 ( 33 % )                 ;
;                                                             ;                        ;                       ;                                ;
; Connections                                                 ;                        ;                       ;                                ;
;     -- Input Connections                                    ; 1204                   ; 210                   ; 2                              ;
;     -- Registered Input Connections                         ; 451                    ; 144                   ; 0                              ;
;     -- Output Connections                                   ; 114                    ; 330                   ; 972                            ;
;     -- Registered Output Connections                        ; 18                     ; 330                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                ;
;     -- Total Connections                                    ; 103852                 ; 1453                  ; 1065                           ;
;     -- Registered Connections                               ; 26839                  ; 1082                  ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; External Connections                                        ;                        ;                       ;                                ;
;     -- Top                                                  ; 160                    ; 362                   ; 796                            ;
;     -- sld_hub:auto_hub                                     ; 362                    ; 0                     ; 178                            ;
;     -- hard_block:auto_generated_inst                       ; 796                    ; 178                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                ;
;     -- Input Ports                                          ; 90                     ; 105                   ; 9                              ;
;     -- Output Ports                                         ; 481                    ; 122                   ; 16                             ;
;     -- Bidir Ports                                          ; 80                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 79                    ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 9                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 67                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 72                    ; 2                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 78                    ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50  ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 199                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 8                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 6                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 229                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 24                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 26                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[0] ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[1] ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[2] ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[3] ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[4] ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[5] ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[6] ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_DATA[7] ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_HS      ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TD_VS      ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT           ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK              ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; EscreveMem           ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FPGA_I2C_SCLK        ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]              ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]              ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]              ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]              ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]              ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]              ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]              ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]              ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]              ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]              ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]              ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]              ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]              ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]              ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]              ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]              ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]              ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]              ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]              ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]              ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]              ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]              ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]              ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]              ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]              ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]              ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]              ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]              ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]              ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]              ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]              ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]              ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]              ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]              ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]              ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]              ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]              ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]              ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]              ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]              ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]              ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]              ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; Instrucao[0]         ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[10]        ; AK8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[11]        ; AK9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[12]        ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[13]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[14]        ; AH10  ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[15]        ; AH8   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[16]        ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[17]        ; AH9   ; 3B       ; 18           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[18]        ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[19]        ; AK7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[1]         ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[20]        ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[21]        ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[22]        ; AK4   ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[23]        ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[24]        ; D10   ; 8A       ; 34           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[25]        ; AA30  ; 5B       ; 89           ; 21           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[26]        ; AH7   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[27]        ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[28]        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[29]        ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[2]         ; A10   ; 8A       ; 38           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[30]        ; AB30  ; 5B       ; 89           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[31]        ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[3]         ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[4]         ; B7    ; 8A       ; 32           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[5]         ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[6]         ; Y26   ; 5B       ; 89           ; 25           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[7]         ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[8]         ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; Instrucao[9]         ; AK11  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; LEDR[0]              ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]              ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]              ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]              ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]              ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]              ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]              ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]              ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]              ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]              ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LeMem                ; AG8   ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MClock               ; AG10  ; 3B       ; 18           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[0]  ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[10] ; AH2   ; 3A       ; 10           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[11] ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[12] ; AG1   ; 3A       ; 10           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[13] ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[14] ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[15] ; AK3   ; 3B       ; 20           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[16] ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[17] ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[18] ; E3    ; 8A       ; 8            ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[19] ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[1]  ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[20] ; AK2   ; 3B       ; 20           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[21] ; AH4   ; 3A       ; 6            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[22] ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[23] ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[24] ; AF4   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[25] ; AF5   ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[26] ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[27] ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[28] ; AK6   ; 3B       ; 24           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[29] ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[2]  ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[30] ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[31] ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[3]  ; F9    ; 8A       ; 2            ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[4]  ; B5    ; 8A       ; 14           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[5]  ; C3    ; 8A       ; 14           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[6]  ; C5    ; 8A       ; 22           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[7]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[8]  ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; MemD_DadoLeitura[9]  ; AG7   ; 3A       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; TD_RESET_N           ; F6    ; 8A       ; 2            ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_N          ; F10   ; 8A       ; 6            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]             ; B13   ; 8A       ; 40           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]             ; G13   ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]             ; H13   ; 8A       ; 20           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]             ; F14   ; 8A       ; 36           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]             ; H14   ; 8A       ; 28           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]             ; F15   ; 8A       ; 36           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]             ; G15   ; 8A       ; 40           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]             ; J14   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK              ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]             ; J9    ; 8A       ; 4            ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]             ; J10   ; 8A       ; 4            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]             ; H12   ; 8A       ; 20           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]             ; G10   ; 8A       ; 6            ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]             ; G11   ; 8A       ; 10           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]             ; G12   ; 8A       ; 10           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]             ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]             ; E11   ; 8A       ; 18           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS               ; B11   ; 8A       ; 36           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]             ; A13   ; 8A       ; 40           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]             ; C13   ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]             ; E13   ; 8A       ; 26           ; 81           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]             ; B12   ; 8A       ; 38           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]             ; C12   ; 8A       ; 36           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]             ; D12   ; 8A       ; 22           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]             ; E12   ; 8A       ; 22           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]             ; F13   ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_N           ; C10   ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS               ; D11   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                          ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SDO~DUPLICATE ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[0]     ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[10]    ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[11]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[12]    ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[13]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[14]    ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[15]    ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[16]    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[17]    ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[18]    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[19]    ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[1]     ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[20]    ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[21]    ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[22]    ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[23]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[24]    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[25]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[26]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[27]    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[28]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[29]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[2]     ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[30]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[31]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[32]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[33]    ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[34]    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[35]    ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[3]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[4]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[5]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[6]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[7]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[8]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; GPIO_1[9]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; PS2_CLK       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; PS2_CLK2      ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; PS2_DAT       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
; PS2_DAT2      ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                            ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 31 / 32 ( 97 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 80 / 80 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 57 / 80 ( 71 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; TD_VS                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; TD_HS                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; Instrucao[2]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A11      ; 463        ; 8A             ; VGA_CLK                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; VGA_R[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; MemD_DadoLeitura[13]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 90         ; 3B             ; MemD_DadoLeitura[16]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; Instrucao[25]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; Instrucao[28]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; Instrucao[30]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; Instrucao[23]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; PS2_CLK2                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; MemD_DadoLeitura[19]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; PS2_DAT2                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; MemD_DadoLeitura[31]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; MemD_DadoLeitura[7]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; MemD_DadoLeitura[24]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF5      ; 64         ; 3A             ; MemD_DadoLeitura[25]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF6      ; 75         ; 3A             ; MemD_DadoLeitura[26]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; MemD_DadoLeitura[11]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; MemD_DadoLeitura[22]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; MemD_DadoLeitura[17]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; Instrucao[29]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; MemD_DadoLeitura[12]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG2      ; 83         ; 3A             ; MemD_DadoLeitura[14]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; MemD_DadoLeitura[29]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 73         ; 3A             ; MemD_DadoLeitura[2]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ; 68         ; 3A             ; MemD_DadoLeitura[9]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG8      ; 65         ; 3A             ; LeMem                           ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; MClock                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; MemD_DadoLeitura[27]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; Instrucao[8]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; MemD_DadoLeitura[10]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 81         ; 3A             ; MemD_DadoLeitura[30]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH4      ; 61         ; 3A             ; MemD_DadoLeitura[21]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH5      ; 76         ; 3A             ; Instrucao[12]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; Instrucao[26]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; Instrucao[15]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; Instrucao[17]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; Instrucao[14]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; Instrucao[0]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; Instrucao[31]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; EscreveMem                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; Instrucao[1]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; MemD_DadoLeitura[8]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ2      ; 77         ; 3A             ; MemD_DadoLeitura[23]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; MemD_DadoLeitura[1]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ5      ; 99         ; 3B             ; MemD_DadoLeitura[0]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; Instrucao[16]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; Instrucao[20]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; Instrucao[21]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; Instrucao[7]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; Instrucao[5]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; Instrucao[27]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; MemD_DadoLeitura[20]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK3      ; 89         ; 3B             ; MemD_DadoLeitura[15]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK4      ; 92         ; 3B             ; Instrucao[22]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; MemD_DadoLeitura[28]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; Instrucao[19]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; Instrucao[10]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; Instrucao[11]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; Instrucao[9]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; Instrucao[18]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; Instrucao[3]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; Instrucao[13]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; TD_DATA[1]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A             ; TD_DATA[3]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A             ; TD_DATA[7]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; MemD_DadoLeitura[4]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; Instrucao[4]                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; VGA_HS                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A             ; VGA_R[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A             ; VGA_B[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; TD_DATA[6]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A             ; MemD_DadoLeitura[5]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; MemD_DadoLeitura[6]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; VGA_SYNC_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; VGA_R[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A             ; VGA_R[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; TD_DATA[4]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A             ; TD_DATA[0]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; Instrucao[24]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D11      ; 470        ; 8A             ; VGA_VS                          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A             ; VGA_R[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; TD_DATA[5]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A             ; TD_DATA[2]                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A             ; MemD_DadoLeitura[18]            ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; VGA_G[7]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A             ; VGA_R[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A             ; VGA_R[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; TD_RESET_N                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; MemD_DadoLeitura[3]             ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 528        ; 8A             ; VGA_BLANK_N                     ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A             ; VGA_G[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; VGA_R[7]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A             ; VGA_B[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A             ; VGA_B[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; VGA_G[3]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A             ; VGA_G[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A             ; VGA_G[5]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A             ; VGA_B[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; VGA_B[6]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; VGA_G[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A             ; VGA_B[2]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A             ; VGA_B[4]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; VGA_G[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A             ; VGA_G[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; VGA_B[7]                        ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; Instrucao[6]                    ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+----------------------+-------------------------------+
; Pin Name             ; Reason                        ;
+----------------------+-------------------------------+
; HEX0[0]              ; Incomplete set of assignments ;
; HEX0[1]              ; Incomplete set of assignments ;
; HEX0[2]              ; Incomplete set of assignments ;
; HEX0[3]              ; Incomplete set of assignments ;
; HEX0[4]              ; Incomplete set of assignments ;
; HEX0[5]              ; Incomplete set of assignments ;
; HEX0[6]              ; Incomplete set of assignments ;
; HEX1[0]              ; Incomplete set of assignments ;
; HEX1[1]              ; Incomplete set of assignments ;
; VGA_CLK              ; Incomplete set of assignments ;
; AUD_DACDAT           ; Incomplete set of assignments ;
; HEX1[2]              ; Incomplete set of assignments ;
; HEX1[3]              ; Incomplete set of assignments ;
; HEX1[4]              ; Incomplete set of assignments ;
; HEX1[5]              ; Incomplete set of assignments ;
; HEX1[6]              ; Incomplete set of assignments ;
; HEX2[0]              ; Incomplete set of assignments ;
; HEX2[1]              ; Incomplete set of assignments ;
; HEX2[2]              ; Incomplete set of assignments ;
; HEX2[3]              ; Incomplete set of assignments ;
; HEX2[4]              ; Incomplete set of assignments ;
; HEX2[5]              ; Incomplete set of assignments ;
; HEX2[6]              ; Incomplete set of assignments ;
; HEX3[0]              ; Incomplete set of assignments ;
; HEX3[1]              ; Incomplete set of assignments ;
; HEX3[2]              ; Incomplete set of assignments ;
; HEX3[3]              ; Incomplete set of assignments ;
; HEX3[4]              ; Incomplete set of assignments ;
; HEX3[5]              ; Incomplete set of assignments ;
; HEX3[6]              ; Incomplete set of assignments ;
; HEX4[0]              ; Incomplete set of assignments ;
; HEX4[1]              ; Incomplete set of assignments ;
; HEX4[2]              ; Incomplete set of assignments ;
; HEX4[3]              ; Incomplete set of assignments ;
; HEX4[4]              ; Incomplete set of assignments ;
; HEX4[5]              ; Incomplete set of assignments ;
; HEX4[6]              ; Incomplete set of assignments ;
; HEX5[0]              ; Incomplete set of assignments ;
; HEX5[1]              ; Incomplete set of assignments ;
; HEX5[2]              ; Incomplete set of assignments ;
; HEX5[3]              ; Incomplete set of assignments ;
; HEX5[4]              ; Incomplete set of assignments ;
; HEX5[5]              ; Incomplete set of assignments ;
; HEX5[6]              ; Incomplete set of assignments ;
; LEDR[1]              ; Incomplete set of assignments ;
; VGA_B[0]             ; Incomplete set of assignments ;
; VGA_B[1]             ; Incomplete set of assignments ;
; VGA_B[2]             ; Incomplete set of assignments ;
; VGA_B[3]             ; Incomplete set of assignments ;
; VGA_B[4]             ; Incomplete set of assignments ;
; VGA_B[5]             ; Incomplete set of assignments ;
; VGA_B[6]             ; Incomplete set of assignments ;
; VGA_B[7]             ; Incomplete set of assignments ;
; VGA_BLANK_N          ; Incomplete set of assignments ;
; VGA_G[0]             ; Incomplete set of assignments ;
; VGA_G[1]             ; Incomplete set of assignments ;
; VGA_G[2]             ; Incomplete set of assignments ;
; VGA_G[3]             ; Incomplete set of assignments ;
; VGA_G[4]             ; Incomplete set of assignments ;
; VGA_G[5]             ; Incomplete set of assignments ;
; VGA_G[6]             ; Incomplete set of assignments ;
; VGA_G[7]             ; Incomplete set of assignments ;
; VGA_HS               ; Incomplete set of assignments ;
; VGA_R[0]             ; Incomplete set of assignments ;
; VGA_R[1]             ; Incomplete set of assignments ;
; VGA_R[2]             ; Incomplete set of assignments ;
; VGA_R[3]             ; Incomplete set of assignments ;
; VGA_R[4]             ; Incomplete set of assignments ;
; VGA_R[5]             ; Incomplete set of assignments ;
; VGA_R[6]             ; Incomplete set of assignments ;
; VGA_R[7]             ; Incomplete set of assignments ;
; VGA_VS               ; Incomplete set of assignments ;
; Instrucao[6]         ; Incomplete set of assignments ;
; Instrucao[7]         ; Incomplete set of assignments ;
; Instrucao[8]         ; Incomplete set of assignments ;
; Instrucao[9]         ; Incomplete set of assignments ;
; Instrucao[10]        ; Incomplete set of assignments ;
; Instrucao[11]        ; Incomplete set of assignments ;
; Instrucao[12]        ; Incomplete set of assignments ;
; Instrucao[13]        ; Incomplete set of assignments ;
; Instrucao[14]        ; Incomplete set of assignments ;
; Instrucao[15]        ; Incomplete set of assignments ;
; Instrucao[16]        ; Incomplete set of assignments ;
; Instrucao[17]        ; Incomplete set of assignments ;
; Instrucao[18]        ; Incomplete set of assignments ;
; Instrucao[19]        ; Incomplete set of assignments ;
; Instrucao[20]        ; Incomplete set of assignments ;
; Instrucao[21]        ; Incomplete set of assignments ;
; Instrucao[22]        ; Incomplete set of assignments ;
; Instrucao[23]        ; Incomplete set of assignments ;
; Instrucao[24]        ; Incomplete set of assignments ;
; Instrucao[25]        ; Incomplete set of assignments ;
; Instrucao[26]        ; Incomplete set of assignments ;
; Instrucao[27]        ; Incomplete set of assignments ;
; Instrucao[28]        ; Incomplete set of assignments ;
; Instrucao[29]        ; Incomplete set of assignments ;
; Instrucao[30]        ; Incomplete set of assignments ;
; Instrucao[31]        ; Incomplete set of assignments ;
; LeMem                ; Incomplete set of assignments ;
; EscreveMem           ; Incomplete set of assignments ;
; AUD_XCK              ; Incomplete set of assignments ;
; FPGA_I2C_SCLK        ; Incomplete set of assignments ;
; LEDR[2]              ; Incomplete set of assignments ;
; LEDR[0]              ; Incomplete set of assignments ;
; Instrucao[0]         ; Incomplete set of assignments ;
; Instrucao[1]         ; Incomplete set of assignments ;
; Instrucao[2]         ; Incomplete set of assignments ;
; Instrucao[3]         ; Incomplete set of assignments ;
; Instrucao[4]         ; Incomplete set of assignments ;
; Instrucao[5]         ; Incomplete set of assignments ;
; MClock               ; Incomplete set of assignments ;
; MemD_DadoLeitura[0]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[1]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[2]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[3]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[4]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[5]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[6]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[7]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[8]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[9]  ; Incomplete set of assignments ;
; MemD_DadoLeitura[10] ; Incomplete set of assignments ;
; MemD_DadoLeitura[11] ; Incomplete set of assignments ;
; MemD_DadoLeitura[12] ; Incomplete set of assignments ;
; MemD_DadoLeitura[13] ; Incomplete set of assignments ;
; MemD_DadoLeitura[14] ; Incomplete set of assignments ;
; MemD_DadoLeitura[15] ; Incomplete set of assignments ;
; MemD_DadoLeitura[16] ; Incomplete set of assignments ;
; MemD_DadoLeitura[17] ; Incomplete set of assignments ;
; MemD_DadoLeitura[18] ; Incomplete set of assignments ;
; MemD_DadoLeitura[19] ; Incomplete set of assignments ;
; MemD_DadoLeitura[20] ; Incomplete set of assignments ;
; MemD_DadoLeitura[21] ; Incomplete set of assignments ;
; MemD_DadoLeitura[22] ; Incomplete set of assignments ;
; MemD_DadoLeitura[23] ; Incomplete set of assignments ;
; MemD_DadoLeitura[24] ; Incomplete set of assignments ;
; MemD_DadoLeitura[25] ; Incomplete set of assignments ;
; MemD_DadoLeitura[26] ; Incomplete set of assignments ;
; MemD_DadoLeitura[27] ; Incomplete set of assignments ;
; MemD_DadoLeitura[28] ; Incomplete set of assignments ;
; MemD_DadoLeitura[29] ; Incomplete set of assignments ;
; MemD_DadoLeitura[30] ; Incomplete set of assignments ;
; MemD_DadoLeitura[31] ; Incomplete set of assignments ;
; LEDR[3]              ; Incomplete set of assignments ;
; LEDR[4]              ; Incomplete set of assignments ;
; LEDR[5]              ; Incomplete set of assignments ;
; LEDR[6]              ; Incomplete set of assignments ;
; LEDR[7]              ; Incomplete set of assignments ;
; LEDR[8]              ; Incomplete set of assignments ;
; LEDR[9]              ; Incomplete set of assignments ;
; SW[6]                ; Incomplete set of assignments ;
; TD_CLK27             ; Incomplete set of assignments ;
; TD_DATA[0]           ; Incomplete set of assignments ;
; TD_DATA[1]           ; Incomplete set of assignments ;
; TD_DATA[2]           ; Incomplete set of assignments ;
; TD_DATA[3]           ; Incomplete set of assignments ;
; TD_DATA[4]           ; Incomplete set of assignments ;
; TD_DATA[5]           ; Incomplete set of assignments ;
; TD_DATA[6]           ; Incomplete set of assignments ;
; TD_DATA[7]           ; Incomplete set of assignments ;
; TD_HS                ; Incomplete set of assignments ;
; TD_RESET_N           ; Incomplete set of assignments ;
; TD_VS                ; Incomplete set of assignments ;
; VGA_SYNC_N           ; Incomplete set of assignments ;
; AUD_ADCLRCK          ; Incomplete set of assignments ;
; AUD_BCLK             ; Incomplete set of assignments ;
; AUD_DACLRCK          ; Incomplete set of assignments ;
; FPGA_I2C_SDAT        ; Incomplete set of assignments ;
; PS2_CLK              ; Incomplete set of assignments ;
; PS2_DAT              ; Incomplete set of assignments ;
; GPIO_0[0]            ; Incomplete set of assignments ;
; GPIO_0[1]            ; Incomplete set of assignments ;
; GPIO_0[2]            ; Incomplete set of assignments ;
; GPIO_0[3]            ; Incomplete set of assignments ;
; GPIO_0[4]            ; Incomplete set of assignments ;
; GPIO_0[5]            ; Incomplete set of assignments ;
; GPIO_0[6]            ; Incomplete set of assignments ;
; GPIO_0[7]            ; Incomplete set of assignments ;
; GPIO_0[8]            ; Incomplete set of assignments ;
; GPIO_0[9]            ; Incomplete set of assignments ;
; GPIO_0[10]           ; Incomplete set of assignments ;
; GPIO_0[11]           ; Incomplete set of assignments ;
; GPIO_0[12]           ; Incomplete set of assignments ;
; GPIO_0[13]           ; Incomplete set of assignments ;
; GPIO_0[14]           ; Incomplete set of assignments ;
; GPIO_0[15]           ; Incomplete set of assignments ;
; GPIO_0[16]           ; Incomplete set of assignments ;
; GPIO_0[17]           ; Incomplete set of assignments ;
; GPIO_0[18]           ; Incomplete set of assignments ;
; GPIO_0[19]           ; Incomplete set of assignments ;
; GPIO_0[20]           ; Incomplete set of assignments ;
; GPIO_0[21]           ; Incomplete set of assignments ;
; GPIO_0[22]           ; Incomplete set of assignments ;
; GPIO_0[23]           ; Incomplete set of assignments ;
; GPIO_0[24]           ; Incomplete set of assignments ;
; GPIO_0[25]           ; Incomplete set of assignments ;
; GPIO_0[26]           ; Incomplete set of assignments ;
; GPIO_0[27]           ; Incomplete set of assignments ;
; GPIO_0[28]           ; Incomplete set of assignments ;
; GPIO_0[29]           ; Incomplete set of assignments ;
; GPIO_0[30]           ; Incomplete set of assignments ;
; GPIO_0[31]           ; Incomplete set of assignments ;
; GPIO_0[32]           ; Incomplete set of assignments ;
; GPIO_0[33]           ; Incomplete set of assignments ;
; GPIO_0[34]           ; Incomplete set of assignments ;
; GPIO_0[35]           ; Incomplete set of assignments ;
; GPIO_1[0]            ; Incomplete set of assignments ;
; GPIO_1[1]            ; Incomplete set of assignments ;
; GPIO_1[2]            ; Incomplete set of assignments ;
; GPIO_1[3]            ; Incomplete set of assignments ;
; GPIO_1[4]            ; Incomplete set of assignments ;
; GPIO_1[5]            ; Incomplete set of assignments ;
; GPIO_1[6]            ; Incomplete set of assignments ;
; GPIO_1[7]            ; Incomplete set of assignments ;
; GPIO_1[8]            ; Incomplete set of assignments ;
; GPIO_1[9]            ; Incomplete set of assignments ;
; GPIO_1[10]           ; Incomplete set of assignments ;
; GPIO_1[11]           ; Incomplete set of assignments ;
; GPIO_1[12]           ; Incomplete set of assignments ;
; GPIO_1[13]           ; Incomplete set of assignments ;
; GPIO_1[14]           ; Incomplete set of assignments ;
; GPIO_1[15]           ; Incomplete set of assignments ;
; GPIO_1[16]           ; Incomplete set of assignments ;
; GPIO_1[17]           ; Incomplete set of assignments ;
; GPIO_1[18]           ; Incomplete set of assignments ;
; GPIO_1[19]           ; Incomplete set of assignments ;
; GPIO_1[20]           ; Incomplete set of assignments ;
; GPIO_1[21]           ; Incomplete set of assignments ;
; GPIO_1[22]           ; Incomplete set of assignments ;
; GPIO_1[23]           ; Incomplete set of assignments ;
; GPIO_1[24]           ; Incomplete set of assignments ;
; GPIO_1[25]           ; Incomplete set of assignments ;
; GPIO_1[26]           ; Incomplete set of assignments ;
; GPIO_1[27]           ; Incomplete set of assignments ;
; GPIO_1[28]           ; Incomplete set of assignments ;
; GPIO_1[29]           ; Incomplete set of assignments ;
; GPIO_1[30]           ; Incomplete set of assignments ;
; GPIO_1[31]           ; Incomplete set of assignments ;
; GPIO_1[32]           ; Incomplete set of assignments ;
; GPIO_1[33]           ; Incomplete set of assignments ;
; GPIO_1[34]           ; Incomplete set of assignments ;
; GPIO_1[35]           ; Incomplete set of assignments ;
; PS2_CLK2             ; Incomplete set of assignments ;
; PS2_DAT2             ; Incomplete set of assignments ;
; SW[8]                ; Incomplete set of assignments ;
; SW[9]                ; Incomplete set of assignments ;
; SW[7]                ; Incomplete set of assignments ;
; CLOCK_50             ; Incomplete set of assignments ;
; KEY[0]               ; Incomplete set of assignments ;
; CLOCK2_50            ; Incomplete set of assignments ;
; KEY[1]               ; Incomplete set of assignments ;
; KEY[2]               ; Incomplete set of assignments ;
; AUD_ADCDAT           ; Incomplete set of assignments ;
; SW[5]                ; Incomplete set of assignments ;
; KEY[3]               ; Incomplete set of assignments ;
; SW[0]                ; Incomplete set of assignments ;
; SW[1]                ; Incomplete set of assignments ;
; SW[2]                ; Incomplete set of assignments ;
; SW[3]                ; Incomplete set of assignments ;
; SW[4]                ; Incomplete set of assignments ;
; Instrucao[6]         ; Missing location assignment   ;
; Instrucao[7]         ; Missing location assignment   ;
; Instrucao[8]         ; Missing location assignment   ;
; Instrucao[9]         ; Missing location assignment   ;
; Instrucao[10]        ; Missing location assignment   ;
; Instrucao[11]        ; Missing location assignment   ;
; Instrucao[12]        ; Missing location assignment   ;
; Instrucao[13]        ; Missing location assignment   ;
; Instrucao[14]        ; Missing location assignment   ;
; Instrucao[15]        ; Missing location assignment   ;
; Instrucao[16]        ; Missing location assignment   ;
; Instrucao[17]        ; Missing location assignment   ;
; Instrucao[18]        ; Missing location assignment   ;
; Instrucao[19]        ; Missing location assignment   ;
; Instrucao[20]        ; Missing location assignment   ;
; Instrucao[21]        ; Missing location assignment   ;
; Instrucao[22]        ; Missing location assignment   ;
; Instrucao[23]        ; Missing location assignment   ;
; Instrucao[24]        ; Missing location assignment   ;
; Instrucao[25]        ; Missing location assignment   ;
; Instrucao[26]        ; Missing location assignment   ;
; Instrucao[27]        ; Missing location assignment   ;
; Instrucao[28]        ; Missing location assignment   ;
; Instrucao[29]        ; Missing location assignment   ;
; Instrucao[30]        ; Missing location assignment   ;
; Instrucao[31]        ; Missing location assignment   ;
; LeMem                ; Missing location assignment   ;
; EscreveMem           ; Missing location assignment   ;
; Instrucao[0]         ; Missing location assignment   ;
; Instrucao[1]         ; Missing location assignment   ;
; Instrucao[2]         ; Missing location assignment   ;
; Instrucao[3]         ; Missing location assignment   ;
; Instrucao[4]         ; Missing location assignment   ;
; Instrucao[5]         ; Missing location assignment   ;
; MClock               ; Missing location assignment   ;
; MemD_DadoLeitura[0]  ; Missing location assignment   ;
; MemD_DadoLeitura[1]  ; Missing location assignment   ;
; MemD_DadoLeitura[2]  ; Missing location assignment   ;
; MemD_DadoLeitura[3]  ; Missing location assignment   ;
; MemD_DadoLeitura[4]  ; Missing location assignment   ;
; MemD_DadoLeitura[5]  ; Missing location assignment   ;
; MemD_DadoLeitura[6]  ; Missing location assignment   ;
; MemD_DadoLeitura[7]  ; Missing location assignment   ;
; MemD_DadoLeitura[8]  ; Missing location assignment   ;
; MemD_DadoLeitura[9]  ; Missing location assignment   ;
; MemD_DadoLeitura[10] ; Missing location assignment   ;
; MemD_DadoLeitura[11] ; Missing location assignment   ;
; MemD_DadoLeitura[12] ; Missing location assignment   ;
; MemD_DadoLeitura[13] ; Missing location assignment   ;
; MemD_DadoLeitura[14] ; Missing location assignment   ;
; MemD_DadoLeitura[15] ; Missing location assignment   ;
; MemD_DadoLeitura[16] ; Missing location assignment   ;
; MemD_DadoLeitura[17] ; Missing location assignment   ;
; MemD_DadoLeitura[18] ; Missing location assignment   ;
; MemD_DadoLeitura[19] ; Missing location assignment   ;
; MemD_DadoLeitura[20] ; Missing location assignment   ;
; MemD_DadoLeitura[21] ; Missing location assignment   ;
; MemD_DadoLeitura[22] ; Missing location assignment   ;
; MemD_DadoLeitura[23] ; Missing location assignment   ;
; MemD_DadoLeitura[24] ; Missing location assignment   ;
; MemD_DadoLeitura[25] ; Missing location assignment   ;
; MemD_DadoLeitura[26] ; Missing location assignment   ;
; MemD_DadoLeitura[27] ; Missing location assignment   ;
; MemD_DadoLeitura[28] ; Missing location assignment   ;
; MemD_DadoLeitura[29] ; Missing location assignment   ;
; MemD_DadoLeitura[30] ; Missing location assignment   ;
; MemD_DadoLeitura[31] ; Missing location assignment   ;
+----------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                            ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                                                        ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                             ; none                       ;
;     -- PLL Bandwidth                                                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                             ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                           ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                   ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                  ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                   ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                   ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                                                             ; N/A                        ;
;     -- M Counter                                                                                                                           ; 12                         ;
;     -- N Counter                                                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                                                  ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                                                             ; CLOCK2_50~input            ;
;             -- CLKIN(1) source                                                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                                                  ;                            ;
;         -- VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                      ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X89_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                        ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                   ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                                              ; 1                          ;
;                                                                                                                                            ;                            ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                    ;                            ;
;     -- PLL Type                                                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                                                        ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                             ; none                       ;
;     -- PLL Bandwidth                                                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                             ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                           ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                   ; 1200.0 MHz                 ;
;     -- PLL Operation Mode                                                                                                                  ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                   ; 25.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                   ; 66.666666 MHz              ;
;     -- PLL Enable                                                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                                                             ; N/A                        ;
;     -- M Counter                                                                                                                           ; 48                         ;
;     -- N Counter                                                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                                                  ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                                                             ; CLOCK_50~input             ;
;             -- CLKIN(1) source                                                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                                                  ;                            ;
;         -- CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                                                                      ; 18.461538 MHz              ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; On                         ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                   ; 65                         ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                                              ; 1                          ;
;         -- CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER     ;                            ;
;             -- Output Clock Frequency                                                                                                      ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y21_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                        ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                   ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                          ;
;             -- C Counter PRST                                                                                                              ; 1                          ;
;                                                                                                                                            ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TopDE                                                                                                                                  ; 9663.5 (166.3)       ; 10351.0 (16.5)                   ; 1365.5 (3.3)                                      ; 678.0 (153.1)                    ; 0.0 (0.0)            ; 13790 (28)          ; 5950 (0)                  ; 0 (0)         ; 2214644           ; 285   ; 28         ; 260  ; 306          ; |TopDE                                                                                                                                                                                                                                                                                                                                                                                                    ; TopDE                             ; work         ;
;    |AudioCODEC_Interface:Audio0|                                                                                                        ; 284.2 (154.7)        ; 312.4 (174.3)                    ; 28.9 (20.3)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 414 (217)           ; 257 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0                                                                                                                                                                                                                                                                                                                                                                        ; AudioCODEC_Interface              ; work         ;
;       |I2C_AV_Config:u3|                                                                                                                ; 65.2 (36.3)          ; 67.7 (37.1)                      ; 2.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (52)             ; 76 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                                                                                       ; I2C_AV_Config                     ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 28.8 (28.8)          ; 30.6 (30.6)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                                     ; I2C_Controller                    ; work         ;
;       |Reset_Delay:r0|                                                                                                                  ; 13.5 (13.5)          ; 14.4 (14.4)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0                                                                                                                                                                                                                                                                                                                                                         ; Reset_Delay                       ; work         ;
;       |audio_clock:u4|                                                                                                                  ; 8.5 (8.5)            ; 9.5 (9.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4                                                                                                                                                                                                                                                                                                                                                         ; audio_clock                       ; work         ;
;       |audio_converter:u5|                                                                                                              ; 42.3 (42.3)          ; 46.5 (46.5)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5                                                                                                                                                                                                                                                                                                                                                     ; audio_converter                   ; work         ;
;    |Break_Interface:break0|                                                                                                             ; 54.5 (14.7)          ; 59.0 (16.5)                      ; 5.0 (2.2)                                         ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 42 (21)             ; 80 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0                                                                                                                                                                                                                                                                                                                                                                             ; Break_Interface                   ; work         ;
;       |breaker:brk0|                                                                                                                    ; 39.8 (0.0)           ; 42.5 (0.0)                       ; 2.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0                                                                                                                                                                                                                                                                                                                                                                ; breaker                           ; work         ;
;          |breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|                                                                  ; 39.8 (0.0)           ; 42.5 (0.0)                       ; 2.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component                                                                                                                                                                                                                                                                                                    ; breaker_lpm_constant_kva          ; work         ;
;             |sld_mod_ram_rom:mgl_prim1|                                                                                                 ; 39.8 (31.2)          ; 42.5 (33.8)                      ; 2.8 (2.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 21 (8)              ; 79 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                    ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |CLOCK_Interface:CLOCK0|                                                                                                             ; 61.8 (38.3)          ; 62.6 (38.6)                      ; 0.9 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 105 (64)            ; 75 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_Interface                   ; work         ;
;       |PLL_Main:PLL1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1                                                                                                                                                                                                                                                                                                                                                               ; PLL_Main                          ; PLL_Main     ;
;          |PLL_Main_0002:pll_main_inst|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst                                                                                                                                                                                                                                                                                                                                   ; PLL_Main_0002                     ; PLL_Main     ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                           ; altera_pll                        ; work         ;
;       |mono:Timer10|                                                                                                                    ; 23.5 (23.5)          ; 24.0 (24.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CLOCK_Interface:CLOCK0|mono:Timer10                                                                                                                                                                                                                                                                                                                                                                ; mono                              ; work         ;
;    |CPU:CPU0|                                                                                                                           ; 7238.9 (0.0)         ; 7798.4 (0.0)                     ; 1026.0 (0.0)                                      ; 466.5 (0.0)                      ; 0.0 (0.0)            ; 10471 (0)           ; 4326 (0)                  ; 0 (0)         ; 4931              ; 5     ; 16         ; 0    ; 0            ; |TopDE|CPU:CPU0                                                                                                                                                                                                                                                                                                                                                                                           ; CPU                               ; work         ;
;       |Datapath_UNI:Processor|                                                                                                          ; 7238.9 (782.4)       ; 7798.4 (939.8)                   ; 1026.0 (179.8)                                    ; 466.5 (22.3)                     ; 0.0 (0.0)            ; 10471 (1085)        ; 4326 (41)                 ; 0 (0)         ; 4931              ; 5     ; 16         ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor                                                                                                                                                                                                                                                                                                                                                                    ; Datapath_UNI                      ; work         ;
;          |ALU:ALU0|                                                                                                                     ; 3112.6 (507.3)       ; 2898.3 (526.8)                   ; 56.0 (35.5)                                       ; 270.4 (16.0)                     ; 0.0 (0.0)            ; 5415 (738)          ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 9          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0                                                                                                                                                                                                                                                                                                                                                           ; ALU                               ; work         ;
;             |lpm_divide:Div0|                                                                                                           ; 684.2 (0.0)          ; 616.0 (0.0)                      ; 6.0 (0.0)                                         ; 74.2 (0.0)                       ; 0.0 (0.0)            ; 1212 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_rqo:auto_generated|                                                                                          ; 684.2 (0.0)          ; 616.0 (0.0)                      ; 6.0 (0.0)                                         ; 74.2 (0.0)                       ; 0.0 (0.0)            ; 1212 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_rqo                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 684.2 (16.8)         ; 616.0 (16.5)                     ; 6.0 (0.0)                                         ; 74.2 (0.3)                       ; 0.0 (0.0)            ; 1212 (33)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                     ; abs_divider_4dg                   ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 635.3 (635.3)        ; 567.5 (567.5)                    ; 6.0 (6.0)                                         ; 73.8 (73.8)                      ; 0.0 (0.0)            ; 1115 (1115)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                               ; alt_u_div_o2f                     ; work         ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;             |lpm_divide:Div1|                                                                                                           ; 612.2 (0.0)          ; 550.0 (0.0)                      ; 4.0 (0.0)                                         ; 66.2 (0.0)                       ; 0.0 (0.0)            ; 1090 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_3dm:auto_generated|                                                                                          ; 612.2 (0.0)          ; 550.0 (0.0)                      ; 4.0 (0.0)                                         ; 66.2 (0.0)                       ; 0.0 (0.0)            ; 1090 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_3dm                    ; work         ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 612.2 (0.0)          ; 550.0 (0.0)                      ; 4.0 (0.0)                                         ; 66.2 (0.0)                       ; 0.0 (0.0)            ; 1090 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                 ; sign_div_unsign_9nh               ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 612.2 (612.2)        ; 550.0 (550.0)                    ; 4.0 (4.0)                                         ; 66.2 (66.2)                      ; 0.0 (0.0)            ; 1090 (1090)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Div1|lpm_divide_3dm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                           ; alt_u_div_o2f                     ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 696.8 (0.0)          ; 641.0 (0.0)                      ; 4.5 (0.0)                                         ; 60.3 (0.0)                       ; 0.0 (0.0)            ; 1265 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_uio:auto_generated|                                                                                          ; 696.8 (0.0)          ; 641.0 (0.0)                      ; 4.5 (0.0)                                         ; 60.3 (0.0)                       ; 0.0 (0.0)            ; 1265 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_uio                    ; work         ;
;                   |abs_divider_4dg:divider|                                                                                             ; 696.8 (21.3)         ; 641.0 (19.5)                     ; 4.5 (0.0)                                         ; 60.3 (1.8)                       ; 0.0 (0.0)            ; 1265 (39)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                                                                                                                                                                                                                                                                                     ; abs_divider_4dg                   ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 643.5 (643.5)        ; 589.5 (589.5)                    ; 4.5 (4.5)                                         ; 58.5 (58.5)                      ; 0.0 (0.0)            ; 1162 (1162)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                               ; alt_u_div_o2f                     ; work         ;
;                      |lpm_abs_4p9:my_abs_den|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;                      |lpm_abs_4p9:my_abs_num|                                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num                                                                                                                                                                                                                                                              ; lpm_abs_4p9                       ; work         ;
;             |lpm_divide:Mod1|                                                                                                           ; 612.2 (0.0)          ; 564.5 (0.0)                      ; 6.0 (0.0)                                         ; 53.7 (0.0)                       ; 0.0 (0.0)            ; 1110 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;                |lpm_divide_65m:auto_generated|                                                                                          ; 612.2 (0.0)          ; 564.5 (0.0)                      ; 6.0 (0.0)                                         ; 53.7 (0.0)                       ; 0.0 (0.0)            ; 1110 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated                                                                                                                                                                                                                                                                                                             ; lpm_divide_65m                    ; work         ;
;                   |sign_div_unsign_9nh:divider|                                                                                         ; 612.2 (0.0)          ; 564.5 (0.0)                      ; 6.0 (0.0)                                         ; 53.7 (0.0)                       ; 0.0 (0.0)            ; 1110 (0)            ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                                                 ; sign_div_unsign_9nh               ; work         ;
;                      |alt_u_div_o2f:divider|                                                                                            ; 612.2 (612.2)        ; 564.5 (564.5)                    ; 6.0 (6.0)                                         ; 53.7 (53.7)                      ; 0.0 (0.0)            ; 1110 (1110)         ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|lpm_divide:Mod1|lpm_divide_65m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                           ; alt_u_div_o2f                     ; work         ;
;          |BranchControl:BC0|                                                                                                            ; 23.1 (23.1)          ; 27.0 (27.0)                      ; 4.0 (4.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|BranchControl:BC0                                                                                                                                                                                                                                                                                                                                                  ; BranchControl                     ; work         ;
;          |Control_UNI:CONTROL0|                                                                                                         ; 85.8 (85.8)          ; 89.7 (89.7)                      ; 5.2 (5.2)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 137 (137)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Control_UNI:CONTROL0                                                                                                                                                                                                                                                                                                                                               ; Control_UNI                       ; work         ;
;          |FPALU:FPALU0|                                                                                                                 ; 1270.0 (105.8)       ; 1432.5 (107.2)                   ; 164.9 (1.5)                                       ; 2.4 (0.0)                        ; 0.0 (0.0)            ; 2091 (156)          ; 1790 (0)                  ; 0 (0)         ; 4931              ; 5     ; 7          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0                                                                                                                                                                                                                                                                                                                                                       ; FPALU                             ; work         ;
;             |add_sub:add1|                                                                                                              ; 322.8 (0.0)          ; 342.2 (0.0)                      ; 19.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 563 (0)             ; 338 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1                                                                                                                                                                                                                                                                                                                                          ; add_sub                           ; work         ;
;                |add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|                                                          ; 322.8 (147.0)        ; 342.2 (160.0)                    ; 19.3 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 563 (240)           ; 338 (219)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component                                                                                                                                                                                                                                                                            ; add_sub_altfp_add_sub_dsm         ; work         ;
;                   |add_sub_altbarrel_shift_aeb:rbarrel_shift|                                                                           ; 38.5 (38.5)          ; 38.5 (38.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                  ; add_sub_altbarrel_shift_aeb       ; work         ;
;                   |add_sub_altbarrel_shift_ltd:lbarrel_shift|                                                                           ; 39.5 (39.5)          ; 45.4 (45.4)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                  ; add_sub_altbarrel_shift_ltd       ; work         ;
;                   |add_sub_altpriority_encoder_e48:trailing_zeros_cnt|                                                                  ; 11.0 (4.5)           ; 11.2 (4.5)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                         ; add_sub_altpriority_encoder_e48   ; work         ;
;                      |add_sub_altpriority_encoder_f48:altpriority_encoder22|                                                            ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                                                   ; add_sub_altpriority_encoder_f48   ; work         ;
;                         |add_sub_altpriority_encoder_vh8:altpriority_encoder29|                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_f48:altpriority_encoder22|add_sub_altpriority_encoder_vh8:altpriority_encoder29                                                                                                             ; add_sub_altpriority_encoder_vh8   ; work         ;
;                      |add_sub_altpriority_encoder_fj8:altpriority_encoder21|                                                            ; 5.5 (2.0)            ; 5.7 (2.5)                        ; 0.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (5)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                   ; add_sub_altpriority_encoder_fj8   ; work         ;
;                         |add_sub_altpriority_encoder_vh8:altpriority_encoder23|                                                         ; 2.0 (0.5)            ; 2.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23                                                                                                             ; add_sub_altpriority_encoder_vh8   ; work         ;
;                            |add_sub_altpriority_encoder_qh8:altpriority_encoder25|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; add_sub_altpriority_encoder_qh8   ; work         ;
;                               |add_sub_altpriority_encoder_nh8:altpriority_encoder27|                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder27 ; add_sub_altpriority_encoder_nh8   ; work         ;
;                               |add_sub_altpriority_encoder_nh8:altpriority_encoder28|                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder25|add_sub_altpriority_encoder_nh8:altpriority_encoder28 ; add_sub_altpriority_encoder_nh8   ; work         ;
;                            |add_sub_altpriority_encoder_qh8:altpriority_encoder26|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder23|add_sub_altpriority_encoder_qh8:altpriority_encoder26                                                       ; add_sub_altpriority_encoder_qh8   ; work         ;
;                         |add_sub_altpriority_encoder_vh8:altpriority_encoder24|                                                         ; 1.2 (0.7)            ; 1.2 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder24                                                                                                             ; add_sub_altpriority_encoder_vh8   ; work         ;
;                            |add_sub_altpriority_encoder_qh8:altpriority_encoder25|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_e48:trailing_zeros_cnt|add_sub_altpriority_encoder_fj8:altpriority_encoder21|add_sub_altpriority_encoder_vh8:altpriority_encoder24|add_sub_altpriority_encoder_qh8:altpriority_encoder25                                                       ; add_sub_altpriority_encoder_qh8   ; work         ;
;                   |add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|                                                                  ; 9.5 (7.5)            ; 10.6 (8.8)                       ; 1.1 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                         ; add_sub_altpriority_encoder_qb6   ; work         ;
;                      |add_sub_altpriority_encoder_r08:altpriority_encoder7|                                                             ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                    ; add_sub_altpriority_encoder_r08   ; work         ;
;                         |add_sub_altpriority_encoder_be8:altpriority_encoder10|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10                                                                                                              ; add_sub_altpriority_encoder_be8   ; work         ;
;                            |add_sub_altpriority_encoder_6e8:altpriority_encoder12|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_r08:altpriority_encoder7|add_sub_altpriority_encoder_be8:altpriority_encoder10|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8   ; work         ;
;                      |add_sub_altpriority_encoder_rf8:altpriority_encoder8|                                                             ; 1.5 (0.8)            ; 1.5 (1.0)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                    ; add_sub_altpriority_encoder_rf8   ; work         ;
;                         |add_sub_altpriority_encoder_be8:altpriority_encoder19|                                                         ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder19                                                                                                              ; add_sub_altpriority_encoder_be8   ; work         ;
;                            |add_sub_altpriority_encoder_6e8:altpriority_encoder12|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder19|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8   ; work         ;
;                         |add_sub_altpriority_encoder_be8:altpriority_encoder20|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder20                                                                                                              ; add_sub_altpriority_encoder_be8   ; work         ;
;                            |add_sub_altpriority_encoder_6e8:altpriority_encoder12|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|add_sub_altpriority_encoder_rf8:altpriority_encoder8|add_sub_altpriority_encoder_be8:altpriority_encoder20|add_sub_altpriority_encoder_6e8:altpriority_encoder12                                                        ; add_sub_altpriority_encoder_6e8   ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_soe:auto_generated|                                                                                       ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                            ; add_sub_soe                       ; work         ;
;                   |lpm_add_sub:add_sub2|                                                                                                ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_soe:auto_generated|                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                            ; add_sub_soe                       ; work         ;
;                   |lpm_add_sub:add_sub3|                                                                                                ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_poe:auto_generated|                                                                                       ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                            ; add_sub_poe                       ; work         ;
;                   |lpm_add_sub:add_sub4|                                                                                                ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_rne:auto_generated|                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                            ; add_sub_rne                       ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                                                ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_pdi:auto_generated|                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                            ; add_sub_pdi                       ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                       ; lpm_add_sub                       ; work         ;
;                      |add_sub_rne:auto_generated|                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                            ; add_sub_rne                       ; work         ;
;                   |lpm_add_sub:man_2comp_res_lower|                                                                                     ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;                      |add_sub_p6i:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                 ; add_sub_p6i                       ; work         ;
;                   |lpm_add_sub:man_2comp_res_upper0|                                                                                    ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                           ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_2comp_res_upper1|                                                                                    ; 7.0 (0.0)            ; 7.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                           ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_add_sub_lower|                                                                                       ; 8.0 (0.0)            ; 8.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                      |add_sub_p6i:auto_generated|                                                                                       ; 8.0 (8.0)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                   ; add_sub_p6i                       ; work         ;
;                   |lpm_add_sub:man_add_sub_upper0|                                                                                      ; 7.0 (0.0)            ; 8.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 7.0 (7.0)            ; 8.2 (8.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                  ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_add_sub_upper1|                                                                                      ; 7.7 (0.0)            ; 8.3 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                      |add_sub_unh:auto_generated|                                                                                       ; 7.7 (7.7)            ; 8.3 (8.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                  ; add_sub_unh                       ; work         ;
;                   |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                          ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_18f:auto_generated|                                                                                       ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                      ; add_sub_18f                       ; work         ;
;                   |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                         ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                      |add_sub_agf:auto_generated|                                                                                       ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                     ; add_sub_agf                       ; work         ;
;                   |lpm_compare:trailing_zeros_limit_comparator|                                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                ; lpm_compare                       ; work         ;
;                      |cmpr_e7g:auto_generated|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                        ; cmpr_e7g                          ; work         ;
;             |c_comp:c_comp1|                                                                                                            ; 25.3 (0.0)           ; 25.9 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1                                                                                                                                                                                                                                                                                                                                        ; c_comp                            ; work         ;
;                |c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|                                                            ; 25.3 (18.8)          ; 25.9 (19.1)                      ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (34)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component                                                                                                                                                                                                                                                                            ; c_comp_altfp_compare_mob          ; work         ;
;                   |lpm_compare:cmpr1|                                                                                                   ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                          ; work         ;
;                   |lpm_compare:cmpr2|                                                                                                   ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr2|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                          ; work         ;
;                   |lpm_compare:cmpr3|                                                                                                   ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|lpm_compare:cmpr3|cmpr_rog:auto_generated                                                                                                                                                                                                                                  ; cmpr_rog                          ; work         ;
;             |cvt_s_w:cvt_s_w1|                                                                                                          ; 118.6 (0.0)          ; 131.2 (0.0)                      ; 12.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 185 (0)             ; 219 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1                                                                                                                                                                                                                                                                                                                                      ; cvt_s_w                           ; work         ;
;                |cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|                                                          ; 118.6 (43.7)         ; 131.2 (53.1)                     ; 12.6 (9.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 185 (25)            ; 219 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component                                                                                                                                                                                                                                                                        ; cvt_s_w_altfp_convert_7qm         ; work         ;
;                   |cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|                                                                        ; 44.2 (44.2)          ; 48.5 (48.5)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                           ; cvt_s_w_altbarrel_shift_fof       ; work         ;
;                   |cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|                                                                ; 13.3 (5.6)           ; 13.3 (5.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                   ; cvt_s_w_altpriority_encoder_qb6   ; work         ;
;                      |cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|                                                             ; 4.7 (3.2)            ; 4.7 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                              ; cvt_s_w_altpriority_encoder_r08   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|                                                         ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18                                                                                                        ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                  ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17                                                                                                        ; cvt_s_w_altpriority_encoder_bv7   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20                                                  ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                      |cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|                                                            ; 2.7 (1.2)            ; 3.0 (1.2)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                             ; cvt_s_w_altpriority_encoder_rf8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11                                                                                                       ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|                                                         ; 1.0 (0.7)            ; 1.3 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12                                                                                                       ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 7.1 (0.0)            ; 7.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_npe:auto_generated|                                                                                       ; 7.1 (7.1)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated                                                                                                                                                                                                                        ; add_sub_npe                       ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                                                ; 3.0 (0.0)            ; 3.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated                                                                                                                                                                                                                        ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7|add_sub_h8f:auto_generated                                                                                                                                                                                                                        ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                                                ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_boe:auto_generated|                                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated                                                                                                                                                                                                                        ; add_sub_boe                       ; work         ;
;                   |lpm_compare:cmpr4|                                                                                                   ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_oeg:auto_generated|                                                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated                                                                                                                                                                                                                              ; cmpr_oeg                          ; work         ;
;             |cvt_s_w:cvt_s_w_u|                                                                                                         ; 130.4 (0.0)          ; 145.8 (0.0)                      ; 15.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (0)             ; 219 (0)                   ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u                                                                                                                                                                                                                                                                                                                                     ; cvt_s_w                           ; work         ;
;                |cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|                                                          ; 130.4 (44.7)         ; 145.8 (56.2)                     ; 15.4 (11.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 178 (12)            ; 219 (151)                 ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component                                                                                                                                                                                                                                                                       ; cvt_s_w_altfp_convert_7qm         ; work         ;
;                   |altshift_taps:sign_int_a_reg3_rtl_0|                                                                                 ; 3.0 (0.0)            ; 4.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0                                                                                                                                                                                                                                   ; altshift_taps                     ; work         ;
;                      |shift_taps_ruu:auto_generated|                                                                                    ; 3.0 (1.8)            ; 4.0 (2.0)                        ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated                                                                                                                                                                                                     ; shift_taps_ruu                    ; work         ;
;                         |altsyncram_fr91:altsyncram4|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4                                                                                                                                                                         ; altsyncram_fr91                   ; work         ;
;                         |cntr_phf:cntr1|                                                                                                ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                      ; cntr_phf                          ; work         ;
;                   |cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|                                                                        ; 44.9 (44.9)          ; 48.1 (48.1)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                          ; cvt_s_w_altbarrel_shift_fof       ; work         ;
;                   |cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|                                                                ; 13.3 (8.5)           ; 13.3 (8.8)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                  ; cvt_s_w_altpriority_encoder_qb6   ; work         ;
;                      |cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|                                                             ; 2.2 (0.8)            ; 2.2 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                             ; cvt_s_w_altpriority_encoder_r08   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|                                                         ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18                                                                                                       ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_be8:altpriority_encoder18|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17                                                                                                       ; cvt_s_w_altpriority_encoder_bv7   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20|                                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_r08:altpriority_encoder9|cvt_s_w_altpriority_encoder_bv7:altpriority_encoder17|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder20                                                 ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                      |cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|                                                            ; 2.2 (1.0)            ; 2.3 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                            ; cvt_s_w_altpriority_encoder_rf8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11                                                                                                      ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder11|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                         |cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12                                                                                                      ; cvt_s_w_altpriority_encoder_be8   ; work         ;
;                            |cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altpriority_encoder_qb6:altpriority_encoder2|cvt_s_w_altpriority_encoder_rf8:altpriority_encoder10|cvt_s_w_altpriority_encoder_be8:altpriority_encoder12|cvt_s_w_altpriority_encoder_6e8:altpriority_encoder14                                                ; cvt_s_w_altpriority_encoder_6e8   ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 15.0 (0.0)           ; 15.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_npe:auto_generated|                                                                                       ; 15.0 (15.0)          ; 15.0 (15.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub1|add_sub_npe:auto_generated                                                                                                                                                                                                                       ; add_sub_npe                       ; work         ;
;                   |lpm_add_sub:add_sub6|                                                                                                ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub6|add_sub_h8f:auto_generated                                                                                                                                                                                                                       ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_h8f:auto_generated|                                                                                       ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub7|add_sub_h8f:auto_generated                                                                                                                                                                                                                       ; add_sub_h8f                       ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                                                ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                  ; lpm_add_sub                       ; work         ;
;                      |add_sub_boe:auto_generated|                                                                                       ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_boe:auto_generated                                                                                                                                                                                                                       ; add_sub_boe                       ; work         ;
;                   |lpm_compare:cmpr4|                                                                                                   ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                     ; lpm_compare                       ; work         ;
;                      |cmpr_oeg:auto_generated|                                                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|lpm_compare:cmpr4|cmpr_oeg:auto_generated                                                                                                                                                                                                                             ; cmpr_oeg                          ; work         ;
;             |cvt_w_s:cvt_w_s1|                                                                                                          ; 154.9 (0.0)          ; 169.6 (0.0)                      ; 16.0 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 245 (0)             ; 250 (0)                   ; 0 (0)         ; 141               ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1                                                                                                                                                                                                                                                                                                                                      ; cvt_w_s                           ; work         ;
;                |cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|                                                          ; 154.9 (55.6)         ; 169.6 (70.1)                     ; 16.0 (14.9)                                       ; 1.3 (0.4)                        ; 0.0 (0.0)            ; 245 (57)            ; 250 (156)                 ; 0 (0)         ; 141               ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component                                                                                                                                                                                                                                                                        ; cvt_w_s_altfp_convert_e1p         ; work         ;
;                   |altshift_taps:below_lower_limit1_reg1_rtl_0|                                                                         ; 3.8 (0.0)            ; 4.6 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 141               ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0                                                                                                                                                                                                                            ; altshift_taps                     ; work         ;
;                      |shift_taps_1vu:auto_generated|                                                                                    ; 3.8 (1.3)            ; 4.6 (1.3)                        ; 0.8 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 141               ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated                                                                                                                                                                                              ; shift_taps_1vu                    ; work         ;
;                         |altsyncram_rr91:altsyncram4|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 141               ; 2     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4                                                                                                                                                                  ; altsyncram_rr91                   ; work         ;
;                         |cntr_ohf:cntr1|                                                                                                ; 2.5 (2.5)            ; 3.3 (3.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|cntr_ohf:cntr1                                                                                                                                                                               ; cntr_ohf                          ; work         ;
;                   |cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|                                                                        ; 67.2 (67.2)          ; 68.1 (68.1)                      ; 1.8 (1.8)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 104 (104)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                                                                           ; cvt_w_s_altbarrel_shift_kof       ; work         ;
;                   |lpm_add_sub:add_sub4|                                                                                                ; 0.8 (0.0)            ; 0.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_cpe:auto_generated|                                                                                       ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub4|add_sub_cpe:auto_generated                                                                                                                                                                                                                        ; add_sub_cpe                       ; work         ;
;                   |lpm_add_sub:add_sub5|                                                                                                ; 1.3 (0.0)            ; 1.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_9oe:auto_generated|                                                                                       ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated                                                                                                                                                                                                                        ; add_sub_9oe                       ; work         ;
;                   |lpm_add_sub:add_sub7|                                                                                                ; 7.6 (0.0)            ; 7.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_i8f:auto_generated|                                                                                       ; 7.6 (7.6)            ; 7.6 (7.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated                                                                                                                                                                                                                        ; add_sub_i8f                       ; work         ;
;                   |lpm_add_sub:add_sub8|                                                                                                ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_k8f:auto_generated|                                                                                       ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated                                                                                                                                                                                                                        ; add_sub_k8f                       ; work         ;
;                   |lpm_add_sub:add_sub9|                                                                                                ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                   ; lpm_add_sub                       ; work         ;
;                      |add_sub_qpe:auto_generated|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated                                                                                                                                                                                                                        ; add_sub_qpe                       ; work         ;
;                   |lpm_compare:cmpr1|                                                                                                   ; 1.4 (0.0)            ; 1.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_rog:auto_generated|                                                                                          ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                              ; cmpr_rog                          ; work         ;
;                   |lpm_compare:cmpr2|                                                                                                   ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_heg:auto_generated|                                                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr2|cmpr_heg:auto_generated                                                                                                                                                                                                                              ; cmpr_heg                          ; work         ;
;                   |lpm_compare:cmpr3|                                                                                                   ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                      ; lpm_compare                       ; work         ;
;                      |cmpr_oeg:auto_generated|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:cmpr3|cmpr_oeg:auto_generated                                                                                                                                                                                                                              ; cmpr_oeg                          ; work         ;
;                   |lpm_compare:max_shift_compare|                                                                                       ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare                                                                                                                                                                                                                                          ; lpm_compare                       ; work         ;
;                      |cmpr_ieg:auto_generated|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated                                                                                                                                                                                                                  ; cmpr_ieg                          ; work         ;
;             |div_s:div1|                                                                                                                ; 89.0 (0.0)           ; 112.1 (0.0)                      ; 23.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 148 (0)             ; 175 (0)                   ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1                                                                                                                                                                                                                                                                                                                                            ; div_s                             ; work         ;
;                |div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|                                                                      ; 89.0 (0.0)           ; 112.1 (0.0)                      ; 23.2 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 148 (0)             ; 175 (0)                   ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component                                                                                                                                                                                                                                                                                          ; div_s_altfp_div_3rj               ; work         ;
;                   |div_s_altfp_div_pst_b2h:altfp_div_pst1|                                                                              ; 89.0 (50.0)          ; 112.1 (75.3)                     ; 23.2 (25.4)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 148 (51)            ; 175 (155)                 ; 0 (0)         ; 4608              ; 1     ; 6          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1                                                                                                                                                                                                                                                   ; div_s_altfp_div_pst_b2h           ; work         ;
;                      |altsyncram:altsyncram3|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                         |altsyncram_p3v:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated                                                                                                                                                                                              ; altsyncram_p3v                    ; work         ;
;                      |lpm_add_sub:bias_addition|                                                                                        ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                         ; lpm_add_sub                       ; work         ;
;                         |add_sub_mhi:auto_generated|                                                                                    ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                              ; add_sub_mhi                       ; work         ;
;                      |lpm_add_sub:exp_sub|                                                                                              ; 4.7 (0.0)            ; 4.9 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                         |add_sub_3mh:auto_generated|                                                                                    ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                    ; add_sub_3mh                       ; work         ;
;                      |lpm_add_sub:quotient_process|                                                                                     ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                      ; lpm_add_sub                       ; work         ;
;                         |add_sub_3bf:auto_generated|                                                                                    ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_3bf:auto_generated                                                                                                                                                                                           ; add_sub_3bf                       ; work         ;
;                      |lpm_compare:cmpr2|                                                                                                ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                 ; lpm_compare                       ; work         ;
;                         |cmpr_5gg:auto_generated|                                                                                       ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_compare:cmpr2|cmpr_5gg:auto_generated                                                                                                                                                                                                         ; cmpr_5gg                          ; work         ;
;                      |lpm_mult:a1_prod|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_k5s:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated                                                                                                                                                                                                          ; mult_k5s                          ; work         ;
;                      |lpm_mult:b1_prod|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;                         |mult_i5s:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated                                                                                                                                                                                                          ; mult_i5s                          ; work         ;
;                      |lpm_mult:q_partial_0|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                         |mult_r5s:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated                                                                                                                                                                                                      ; mult_r5s                          ; work         ;
;                      |lpm_mult:q_partial_1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                              ; lpm_mult                          ; work         ;
;                         |mult_r5s:auto_generated|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated                                                                                                                                                                                                      ; mult_r5s                          ; work         ;
;                      |lpm_mult:remainder_mult_0|                                                                                        ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                         ; lpm_mult                          ; work         ;
;                         |mult_p5s:auto_generated|                                                                                       ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated                                                                                                                                                                                                 ; mult_p5s                          ; work         ;
;             |mul_s:mul1|                                                                                                                ; 84.4 (0.0)           ; 91.9 (0.0)                       ; 8.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 132 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1                                                                                                                                                                                                                                                                                                                                            ; mul_s                             ; work         ;
;                |mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|                                                                    ; 84.4 (68.6)          ; 91.9 (76.0)                      ; 8.5 (8.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 115 (62)            ; 132 (123)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component                                                                                                                                                                                                                                                                                        ; mul_s_altfp_mult_maq              ; work         ;
;                   |lpm_add_sub:exp_add_adder|                                                                                           ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                      |add_sub_a9e:auto_generated|                                                                                       ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                   ; add_sub_a9e                       ; work         ;
;                   |lpm_add_sub:exp_adj_adder|                                                                                           ; 2.5 (0.0)            ; 2.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                      |add_sub_kka:auto_generated|                                                                                       ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                   ; add_sub_kka                       ; work         ;
;                   |lpm_add_sub:exp_bias_subtr|                                                                                          ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                             ; lpm_add_sub                       ; work         ;
;                      |add_sub_idg:auto_generated|                                                                                       ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                  ; add_sub_idg                       ; work         ;
;                   |lpm_add_sub:man_round_adder|                                                                                         ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;                      |add_sub_bmb:auto_generated|                                                                                       ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                 ; add_sub_bmb                       ; work         ;
;                   |lpm_mult:man_product2_mult|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;                      |mult_ncs:auto_generated|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                     ; mult_ncs                          ; work         ;
;             |sqrt_s:sqrt1|                                                                                                              ; 238.8 (0.0)          ; 306.6 (0.0)                      ; 67.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 455 (0)             ; 454 (0)                   ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1                                                                                                                                                                                                                                                                                                                                          ; sqrt_s                            ; work         ;
;                |sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|                                                                  ; 238.8 (34.7)         ; 306.6 (36.2)                     ; 67.7 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 455 (44)            ; 454 (83)                  ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component                                                                                                                                                                                                                                                                                    ; sqrt_s_altfp_sqrt_i9e             ; work         ;
;                   |altshift_taps:exp_ff20c_rtl_0|                                                                                       ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0                                                                                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_80v:auto_generated|                                                                                    ; 5.8 (3.1)            ; 5.8 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 8 (4)                     ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated                                                                                                                                                                                                                        ; shift_taps_80v                    ; work         ;
;                         |altsyncram_du91:altsyncram5|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 130               ; 1     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5                                                                                                                                                                                            ; altsyncram_du91                   ; work         ;
;                         |cntr_bjf:cntr1|                                                                                                ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1                                                                                                                                                                                                         ; cntr_bjf                          ; work         ;
;                   |lpm_add_sub:add_sub1|                                                                                                ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                      |add_sub_ged:auto_generated|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub1|add_sub_ged:auto_generated                                                                                                                                                                                                                                    ; add_sub_ged                       ; work         ;
;                   |lpm_add_sub:add_sub3|                                                                                                ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                               ; lpm_add_sub                       ; work         ;
;                      |add_sub_5gd:auto_generated|                                                                                       ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|lpm_add_sub:add_sub3|add_sub_5gd:auto_generated                                                                                                                                                                                                                                    ; add_sub_5gd                       ; work         ;
;                   |sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|                                                                           ; 188.8 (84.0)         ; 256.2 (134.1)                    ; 67.5 (50.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 365 (33)            ; 363 (363)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2                                                                                                                                                                                                                                          ; sqrt_s_alt_sqrt_block_ocb         ; work         ;
;                      |lpm_add_sub:add_sub10|                                                                                            ; 3.7 (0.0)            ; 4.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_ged:auto_generated|                                                                                    ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub10|add_sub_ged:auto_generated                                                                                                                                                                                         ; add_sub_ged                       ; work         ;
;                      |lpm_add_sub:add_sub11|                                                                                            ; 2.8 (0.0)            ; 4.0 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_ofd:auto_generated|                                                                                    ; 2.8 (2.8)            ; 4.0 (4.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub11|add_sub_ofd:auto_generated                                                                                                                                                                                         ; add_sub_ofd                       ; work         ;
;                      |lpm_add_sub:add_sub12|                                                                                            ; 4.2 (0.0)            ; 5.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_pfd:auto_generated|                                                                                    ; 4.2 (4.2)            ; 5.2 (5.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub12|add_sub_pfd:auto_generated                                                                                                                                                                                         ; add_sub_pfd                       ; work         ;
;                      |lpm_add_sub:add_sub13|                                                                                            ; 3.3 (0.0)            ; 4.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_qfd:auto_generated|                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub13|add_sub_qfd:auto_generated                                                                                                                                                                                         ; add_sub_qfd                       ; work         ;
;                      |lpm_add_sub:add_sub14|                                                                                            ; 4.2 (0.0)            ; 4.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_rfd:auto_generated|                                                                                    ; 4.2 (4.2)            ; 4.8 (4.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub14|add_sub_rfd:auto_generated                                                                                                                                                                                         ; add_sub_rfd                       ; work         ;
;                      |lpm_add_sub:add_sub15|                                                                                            ; 3.7 (0.0)            ; 4.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_sfd:auto_generated|                                                                                    ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub15|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                       ; work         ;
;                      |lpm_add_sub:add_sub16|                                                                                            ; 4.3 (0.0)            ; 5.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_sfd:auto_generated|                                                                                    ; 4.3 (4.3)            ; 5.5 (5.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub16|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                       ; work         ;
;                      |lpm_add_sub:add_sub17|                                                                                            ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_rfd:auto_generated|                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub17|add_sub_rfd:auto_generated                                                                                                                                                                                         ; add_sub_rfd                       ; work         ;
;                      |lpm_add_sub:add_sub18|                                                                                            ; 4.2 (0.0)            ; 6.2 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_sfd:auto_generated|                                                                                    ; 4.2 (4.2)            ; 6.2 (6.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub18|add_sub_sfd:auto_generated                                                                                                                                                                                         ; add_sub_sfd                       ; work         ;
;                      |lpm_add_sub:add_sub19|                                                                                            ; 4.2 (0.0)            ; 4.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_tfd:auto_generated|                                                                                    ; 4.2 (4.2)            ; 4.3 (4.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub19|add_sub_tfd:auto_generated                                                                                                                                                                                         ; add_sub_tfd                       ; work         ;
;                      |lpm_add_sub:add_sub20|                                                                                            ; 4.7 (0.0)            ; 5.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_ufd:auto_generated|                                                                                    ; 4.7 (4.7)            ; 5.7 (5.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub20|add_sub_ufd:auto_generated                                                                                                                                                                                         ; add_sub_ufd                       ; work         ;
;                      |lpm_add_sub:add_sub21|                                                                                            ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_vfd:auto_generated|                                                                                    ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub21|add_sub_vfd:auto_generated                                                                                                                                                                                         ; add_sub_vfd                       ; work         ;
;                      |lpm_add_sub:add_sub22|                                                                                            ; 9.0 (0.0)            ; 9.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_0gd:auto_generated|                                                                                    ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub22|add_sub_0gd:auto_generated                                                                                                                                                                                         ; add_sub_0gd                       ; work         ;
;                      |lpm_add_sub:add_sub23|                                                                                            ; 4.9 (0.0)            ; 4.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_1gd:auto_generated|                                                                                    ; 4.9 (4.9)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub23|add_sub_1gd:auto_generated                                                                                                                                                                                         ; add_sub_1gd                       ; work         ;
;                      |lpm_add_sub:add_sub24|                                                                                            ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_2gd:auto_generated|                                                                                    ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub24|add_sub_2gd:auto_generated                                                                                                                                                                                         ; add_sub_2gd                       ; work         ;
;                      |lpm_add_sub:add_sub25|                                                                                            ; 5.7 (0.0)            ; 5.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_3gd:auto_generated|                                                                                    ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub25|add_sub_3gd:auto_generated                                                                                                                                                                                         ; add_sub_3gd                       ; work         ;
;                      |lpm_add_sub:add_sub26|                                                                                            ; 6.2 (0.0)            ; 8.2 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_4gd:auto_generated|                                                                                    ; 6.2 (6.2)            ; 8.2 (8.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub26|add_sub_4gd:auto_generated                                                                                                                                                                                         ; add_sub_4gd                       ; work         ;
;                      |lpm_add_sub:add_sub27|                                                                                            ; 6.2 (0.0)            ; 6.8 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_5gd:auto_generated|                                                                                    ; 6.2 (6.2)            ; 6.8 (6.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub27|add_sub_5gd:auto_generated                                                                                                                                                                                         ; add_sub_5gd                       ; work         ;
;                      |lpm_add_sub:add_sub28|                                                                                            ; 6.7 (0.0)            ; 9.7 (0.0)                        ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                         |add_sub_6gd:auto_generated|                                                                                    ; 6.7 (6.7)            ; 9.7 (9.7)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub28|add_sub_6gd:auto_generated                                                                                                                                                                                         ; add_sub_6gd                       ; work         ;
;                      |lpm_add_sub:add_sub5|                                                                                             ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_bed:auto_generated|                                                                                    ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub5|add_sub_bed:auto_generated                                                                                                                                                                                          ; add_sub_bed                       ; work         ;
;                      |lpm_add_sub:add_sub6|                                                                                             ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_ced:auto_generated|                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub6|add_sub_ced:auto_generated                                                                                                                                                                                          ; add_sub_ced                       ; work         ;
;                      |lpm_add_sub:add_sub7|                                                                                             ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_ded:auto_generated|                                                                                    ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub7|add_sub_ded:auto_generated                                                                                                                                                                                          ; add_sub_ded                       ; work         ;
;                      |lpm_add_sub:add_sub8|                                                                                             ; 2.7 (0.0)            ; 3.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_eed:auto_generated|                                                                                    ; 2.7 (2.7)            ; 3.5 (3.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub8|add_sub_eed:auto_generated                                                                                                                                                                                          ; add_sub_eed                       ; work         ;
;                      |lpm_add_sub:add_sub9|                                                                                             ; 2.2 (0.0)            ; 4.0 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                         |add_sub_fed:auto_generated|                                                                                    ; 2.2 (2.2)            ; 4.0 (4.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|sqrt_s_alt_sqrt_block_ocb:alt_sqrt_block2|lpm_add_sub:add_sub9|add_sub_fed:auto_generated                                                                                                                                                                                          ; add_sub_fed                       ; work         ;
;          |FPRegisters:REGISTERS1|                                                                                                       ; 925.1 (925.1)        ; 1147.8 (1147.8)                  ; 317.3 (317.3)                                     ; 94.6 (94.6)                      ; 0.0 (0.0)            ; 736 (736)           ; 1271 (1271)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1                                                                                                                                                                                                                                                                                                                                             ; FPRegisters                       ; work         ;
;          |ImmGen:IMMGEN0|                                                                                                               ; 34.0 (34.0)          ; 35.7 (35.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|ImmGen:IMMGEN0                                                                                                                                                                                                                                                                                                                                                     ; ImmGen                            ; work         ;
;          |MemLoad:MEMLOAD0|                                                                                                             ; 65.8 (65.8)          ; 68.2 (68.2)                      ; 3.3 (3.3)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 92 (92)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemLoad:MEMLOAD0                                                                                                                                                                                                                                                                                                                                                   ; MemLoad                           ; work         ;
;          |MemStore:MEMSTORE0|                                                                                                           ; 16.8 (16.8)          ; 20.0 (20.0)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|MemStore:MEMSTORE0                                                                                                                                                                                                                                                                                                                                                 ; MemStore                          ; work         ;
;          |Registers:REGISTERS0|                                                                                                         ; 923.4 (923.4)        ; 1139.5 (1139.5)                  ; 290.7 (290.7)                                     ; 74.5 (74.5)                      ; 0.0 (0.0)            ; 797 (797)           ; 1224 (1224)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0                                                                                                                                                                                                                                                                                                                                               ; Registers                         ; work         ;
;    |CodeMemory_Interface:MEMCODE|                                                                                                       ; 104.9 (20.7)         ; 111.9 (23.7)                     ; 7.4 (3.0)                                         ; 0.4 (0.1)                        ; 0.0 (0.0)            ; 157 (36)            ; 76 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE                                                                                                                                                                                                                                                                                                                                                                       ; CodeMemory_Interface              ; work         ;
;       |UserCodeBlock:MB0|                                                                                                               ; 84.2 (0.0)           ; 88.2 (0.0)                       ; 4.4 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 76 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0                                                                                                                                                                                                                                                                                                                                                     ; UserCodeBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 84.2 (0.0)           ; 88.2 (0.0)                       ; 4.4 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 76 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_sft1:auto_generated|                                                                                            ; 84.2 (0.0)           ; 88.2 (0.0)                       ; 4.4 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 76 (0)                    ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_sft1                   ; work         ;
;                |altsyncram_oqj2:altsyncram1|                                                                                            ; 18.0 (0.3)           ; 17.8 (0.8)                       ; 0.0 (0.5)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 2 (2)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1                                                                                                                                                                                                                                                          ; altsyncram_oqj2                   ; work         ;
;                   |decode_5la:decode5|                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5                                                                                                                                                                                                                                       ; decode_5la                        ; work         ;
;                   |decode_5la:rden_decode_a|                                                                                            ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a                                                                                                                                                                                                                                 ; decode_5la                        ; work         ;
;                   |mux_2hb:mux6|                                                                                                        ; 14.0 (14.0)          ; 13.9 (13.9)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|mux_2hb:mux6                                                                                                                                                                                                                                             ; mux_2hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 65.7 (52.2)          ; 70.5 (56.5)                      ; 4.8 (4.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 85 (65)             ; 74 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 13.6 (13.6)          ; 14.0 (14.0)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 20 (20)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |DataMemory_Interface:MEMDATA|                                                                                                       ; 134.6 (16.5)         ; 139.2 (17.8)                     ; 11.7 (1.5)                                        ; 7.0 (0.2)                        ; 0.0 (0.0)            ; 167 (24)            ; 76 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA                                                                                                                                                                                                                                                                                                                                                                       ; DataMemory_Interface              ; work         ;
;       |UserDataBlock:MB0|                                                                                                               ; 118.0 (0.0)          ; 121.4 (0.0)                      ; 10.2 (0.0)                                        ; 6.8 (0.0)                        ; 0.0 (0.0)            ; 143 (0)             ; 76 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0                                                                                                                                                                                                                                                                                                                                                     ; UserDataBlock                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 118.0 (0.0)          ; 121.4 (0.0)                      ; 10.2 (0.0)                                        ; 6.8 (0.0)                        ; 0.0 (0.0)            ; 143 (0)             ; 76 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_cas1:auto_generated|                                                                                            ; 118.0 (0.0)          ; 121.4 (0.0)                      ; 10.2 (0.0)                                        ; 6.8 (0.0)                        ; 0.0 (0.0)            ; 143 (0)             ; 76 (0)                    ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated                                                                                                                                                                                                                                                                                      ; altsyncram_cas1                   ; work         ;
;                |altsyncram_npj2:altsyncram1|                                                                                            ; 48.0 (2.0)           ; 48.8 (2.4)                       ; 2.5 (0.7)                                         ; 1.7 (0.3)                        ; 0.0 (0.0)            ; 54 (2)              ; 4 (4)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1                                                                                                                                                                                                                                                          ; altsyncram_npj2                   ; work         ;
;                   |decode_11a:rden_decode_b|                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b                                                                                                                                                                                                                                 ; decode_11a                        ; work         ;
;                   |decode_8la:decode4|                                                                                                  ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4                                                                                                                                                                                                                                       ; decode_8la                        ; work         ;
;                   |decode_8la:decode5|                                                                                                  ; 3.1 (3.1)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5                                                                                                                                                                                                                                       ; decode_8la                        ; work         ;
;                   |decode_8la:rden_decode_a|                                                                                            ; 4.5 (4.5)            ; 5.7 (5.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a                                                                                                                                                                                                                                 ; decode_8la                        ; work         ;
;                   |mux_5hb:mux6|                                                                                                        ; 32.5 (32.5)          ; 31.2 (31.2)                      ; 0.0 (0.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|mux_5hb:mux6                                                                                                                                                                                                                                             ; mux_5hb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 70.1 (57.9)          ; 72.7 (58.7)                      ; 7.7 (5.8)                                         ; 5.1 (5.0)                        ; 0.0 (0.0)            ; 89 (68)             ; 72 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 12.2 (12.2)          ; 14.0 (14.0)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |Display7_Interface:Display70|                                                                                                       ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70                                                                                                                                                                                                                                                                                                                                                                       ; Display7_Interface                ; work         ;
;       |Decoder7:Dec0|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec0                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec1|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec1                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec2|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec2                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec3|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec3                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec4|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec4                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;       |Decoder7:Dec5|                                                                                                                   ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Display7_Interface:Display70|Decoder7:Dec5                                                                                                                                                                                                                                                                                                                                                         ; Decoder7                          ; work         ;
;    |LFSR_interface:lfsr0|                                                                                                               ; 17.4 (8.8)           ; 18.7 (9.7)                       ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (33)             ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0                                                                                                                                                                                                                                                                                                                                                                               ; LFSR_interface                    ; work         ;
;       |LFSR_word:lfsr|                                                                                                                  ; 8.6 (8.6)            ; 9.0 (9.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|LFSR_interface:lfsr0|LFSR_word:lfsr                                                                                                                                                                                                                                                                                                                                                                ; LFSR_word                         ; work         ;
;    |STOPWATCH_Interface:stopwatch0|                                                                                                     ; 35.9 (23.9)          ; 37.0 (24.5)                      ; 1.3 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 67 (46)             ; 55 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0                                                                                                                                                                                                                                                                                                                                                                     ; STOPWATCH_Interface               ; work         ;
;       |Stopwatch_divider_clk:divider|                                                                                                   ; 12.0 (12.0)          ; 12.5 (12.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider                                                                                                                                                                                                                                                                                                                                       ; Stopwatch_divider_clk             ; work         ;
;    |Sintetizador_Interface:Sintetizador0|                                                                                               ; 565.1 (80.6)         ; 590.8 (82.7)                     ; 44.0 (4.3)                                        ; 18.3 (2.3)                       ; 0.0 (0.0)            ; 911 (101)           ; 548 (0)                   ; 0 (0)         ; 18353             ; 7     ; 12         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0                                                                                                                                                                                                                                                                                                                                                               ; Sintetizador_Interface            ; work         ;
;       |Sintetizador:S1|                                                                                                                 ; 208.8 (1.3)          ; 232.7 (6.7)                      ; 27.8 (5.3)                                        ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 384 (0)             ; 132 (17)                  ; 0 (0)         ; 18353             ; 7     ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1                                                                                                                                                                                                                                                                                                                                               ; Sintetizador                      ; work         ;
;          |PolyphonicSynthesizer:synth|                                                                                                  ; 207.5 (10.1)         ; 226.0 (10.9)                     ; 22.5 (0.9)                                        ; 4.0 (0.1)                        ; 0.0 (0.0)            ; 384 (0)             ; 115 (41)                  ; 0 (0)         ; 18353             ; 7     ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth                                                                                                                                                                                                                                                                                                                   ; PolyphonicSynthesizer             ; work         ;
;             |ChannelBank:channelBank|                                                                                                   ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank                                                                                                                                                                                                                                                                                           ; ChannelBank                       ; work         ;
;             |Mixer:mixer|                                                                                                               ; 8.8 (8.8)            ; 16.5 (16.5)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer                                                                                                                                                                                                                                                                                                       ; Mixer                             ; work         ;
;             |NoteController:noteController|                                                                                             ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController                                                                                                                                                                                                                                                                                     ; NoteController                    ; work         ;
;             |NoteInfoDatabase:noteInfoDatabase|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase                                                                                                                                                                                                                                                                                 ; NoteInfoDatabase                  ; work         ;
;                |NoteTable:noteTable|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable                                                                                                                                                                                                                                                             ; NoteTable                         ; work         ;
;                   |altsyncram:altsyncram_component|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                      |altsyncram_ehf1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated                                                                                                                                                                                              ; altsyncram_ehf1                   ; work         ;
;             |SampleSynthesizer:sampleSynthesizer|                                                                                       ; 176.7 (13.1)         ; 187.5 (13.8)                     ; 14.5 (1.0)                                        ; 3.8 (0.3)                        ; 0.0 (0.0)            ; 347 (34)            ; 26 (0)                    ; 0 (0)         ; 16305             ; 6     ; 11         ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer                                                                                                                                                                                                                                                                               ; SampleSynthesizer                 ; work         ;
;                |DigitalFilter:digitalFilter|                                                                                            ; 86.2 (86.2)          ; 93.0 (93.0)                      ; 10.0 (10.0)                                       ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 166 (166)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 7          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter                                                                                                                                                                                                                                                   ; DigitalFilter                     ; work         ;
;                |Envelope:envelope|                                                                                                      ; 40.1 (36.0)          ; 41.7 (36.2)                      ; 1.7 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 73 (65)             ; 18 (12)                   ; 0 (0)         ; 672               ; 3     ; 3          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope                                                                                                                                                                                                                                                             ; Envelope                          ; work         ;
;                   |altshift_taps:oDATA.instant_rtl_0|                                                                                   ; 4.2 (0.0)            ; 5.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 672               ; 3     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0                                                                                                                                                                                                                           ; altshift_taps                     ; work         ;
;                      |shift_taps_7vu:auto_generated|                                                                                    ; 4.2 (2.4)            ; 5.5 (2.5)                        ; 1.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (5)               ; 6 (3)                     ; 0 (0)         ; 672               ; 3     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated                                                                                                                                                                                             ; shift_taps_7vu                    ; work         ;
;                         |altsyncram_9s91:altsyncram4|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 672               ; 3     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4                                                                                                                                                                 ; altsyncram_9s91                   ; work         ;
;                         |cntr_uhf:cntr1|                                                                                                ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|cntr_uhf:cntr1                                                                                                                                                                              ; cntr_uhf                          ; work         ;
;                |Oscillator:oscillator|                                                                                                  ; 16.9 (16.9)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator                                                                                                                                                                                                                                                         ; Oscillator                        ; work         ;
;                |SineCalculator:sineCalculator|                                                                                          ; 13.3 (13.3)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 1 (1)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator                                                                                                                                                                                                                                                 ; SineCalculator                    ; work         ;
;                   |SineTable:sineTable|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable                                                                                                                                                                                                                             ; SineTable                         ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component                                                                                                                                                                                             ; altsyncram                        ; work         ;
;                         |altsyncram_agf1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 15360             ; 2     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated                                                                                                                                                              ; altsyncram_agf1                   ; work         ;
;                |altshift_taps:oDATA.sample_rtl_0|                                                                                       ; 7.0 (0.0)            ; 8.8 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 7 (0)                     ; 0 (0)         ; 273               ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0                                                                                                                                                                                                                                              ; altshift_taps                     ; work         ;
;                   |shift_taps_6vu:auto_generated|                                                                                       ; 7.0 (2.8)            ; 8.8 (3.5)                        ; 1.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 7 (3)                     ; 0 (0)         ; 273               ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated                                                                                                                                                                                                                ; shift_taps_6vu                    ; work         ;
;                      |altsyncram_7s91:altsyncram5|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 273               ; 1     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5                                                                                                                                                                                    ; altsyncram_7s91                   ; work         ;
;                      |cntr_thf:cntr1|                                                                                                   ; 4.2 (4.2)            ; 5.3 (5.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|cntr_thf:cntr1                                                                                                                                                                                                 ; cntr_thf                          ; work         ;
;       |SyscallSynthControl:SSC1|                                                                                                        ; 275.7 (275.7)        ; 275.5 (275.5)                    ; 11.8 (11.8)                                       ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 426 (426)           ; 416 (416)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1                                                                                                                                                                                                                                                                                                                                      ; SyscallSynthControl               ; work         ;
;    |TecladoPS2_Interface:TecladoPS20|                                                                                                   ; 216.4 (98.8)         ; 258.3 (108.7)                    ; 42.0 (10.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 348 (164)           ; 251 (76)                  ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20                                                                                                                                                                                                                                                                                                                                                                   ; TecladoPS2_Interface              ; work         ;
;       |keyboard:kbd|                                                                                                                    ; 8.0 (8.0)            ; 22.8 (22.8)                      ; 14.8 (14.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd                                                                                                                                                                                                                                                                                                                                                      ; keyboard                          ; work         ;
;       |keyscan:keys1|                                                                                                                   ; 105.6 (105.6)        ; 122.4 (122.4)                    ; 16.8 (16.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 161 (161)           ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|keyscan:keys1                                                                                                                                                                                                                                                                                                                                                     ; keyscan                           ; work         ;
;       |oneshot:pulser|                                                                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|oneshot:pulser                                                                                                                                                                                                                                                                                                                                                    ; oneshot                           ; work         ;
;       |scan2ascii:s2a|                                                                                                                  ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a                                                                                                                                                                                                                                                                                                                                                    ; scan2ascii                        ; work         ;
;          |altsyncram:Mux10_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_u761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_u761                   ; work         ;
;          |altsyncram:Mux11_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_v761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_v761                   ; work         ;
;          |altsyncram:Mux12_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_0861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_0861                   ; work         ;
;          |altsyncram:Mux13_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_1861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_1861                   ; work         ;
;          |altsyncram:Mux14_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_2861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_2861                   ; work         ;
;          |altsyncram:Mux15_rtl_0|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0                                                                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;             |altsyncram_3861:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated                                                                                                                                                                                                                                                                                              ; altsyncram_3861                   ; work         ;
;          |altsyncram:Mux8_rtl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_s761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_s761                   ; work         ;
;          |altsyncram:Mux9_rtl_0|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_t761:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_t761                   ; work         ;
;    |VGA_Interface:VGA0|                                                                                                                 ; 663.0 (22.5)         ; 818.6 (22.7)                     ; 186.1 (2.0)                                       ; 30.6 (1.9)                       ; 0.0 (0.0)            ; 882 (29)            ; 38 (0)                    ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0                                                                                                                                                                                                                                                                                                                                                                                 ; VGA_Interface                     ; work         ;
;       |VgaAdapter:VGA0|                                                                                                                 ; 640.4 (43.3)         ; 795.9 (47.7)                     ; 184.1 (5.8)                                       ; 28.7 (1.4)                       ; 0.0 (0.0)            ; 853 (70)            ; 38 (30)                   ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0                                                                                                                                                                                                                                                                                                                                                                 ; VgaAdapter                        ; work         ;
;          |MemoryVGA:memVGA0|                                                                                                            ; 31.9 (0.0)           ; 38.7 (0.0)                       ; 15.8 (0.0)                                        ; 9.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 8 (0)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0                                                                                                                                                                                                                                                                                                                                               ; MemoryVGA                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 31.9 (0.0)           ; 38.7 (0.0)                       ; 15.8 (0.0)                                        ; 9.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 8 (0)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_noo2:auto_generated|                                                                                         ; 31.9 (3.0)           ; 38.7 (3.7)                       ; 15.8 (1.2)                                        ; 9.0 (0.5)                        ; 0.0 (0.0)            ; 39 (0)              ; 8 (8)                     ; 0 (0)         ; 614400            ; 80    ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated                                                                                                                                                                                                                                                                                ; altsyncram_noo2                   ; work         ;
;                   |decode_01a:rden_decode_a|                                                                                            ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a                                                                                                                                                                                                                                                       ; decode_01a                        ; work         ;
;                   |decode_01a:rden_decode_b|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_b                                                                                                                                                                                                                                                       ; decode_01a                        ; work         ;
;                   |decode_7la:decode3|                                                                                                  ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3                                                                                                                                                                                                                                                             ; decode_7la                        ; work         ;
;                   |mux_4hb:mux5|                                                                                                        ; 25.8 (25.8)          ; 32.0 (32.0)                      ; 14.7 (14.7)                                       ; 8.4 (8.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux5                                                                                                                                                                                                                                                                   ; mux_4hb                           ; work         ;
;          |RegDisplay:RegDisp0|                                                                                                          ; 565.3 (549.3)        ; 709.6 (693.6)                    ; 162.6 (162.6)                                     ; 18.3 (18.3)                      ; 0.0 (0.0)            ; 744 (724)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0                                                                                                                                                                                                                                                                                                                                             ; RegDisplay                        ; work         ;
;             |HexFont:HexF0|                                                                                                             ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0                                                                                                                                                                                                                                                                                                                               ; HexFont                           ; work         ;
;          |VgaPll:xx|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx                                                                                                                                                                                                                                                                                                                                                       ; VgaPll                            ; VgaPll       ;
;             |VgaPll_0002:vgapll_inst|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst                                                                                                                                                                                                                                                                                                                               ; VgaPll_0002                       ; VgaPll       ;
;                |altera_pll:altera_pll_i|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                       ; altera_pll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 99.5 (0.5)           ; 106.5 (0.5)                      ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 122 (1)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 99.0 (0.0)           ; 106.0 (0.0)                      ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 99.0 (0.0)           ; 106.0 (0.0)                      ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 99.0 (2.0)           ; 106.0 (3.5)                      ; 7.5 (1.5)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 121 (1)             ; 136 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                            ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97.0 (0.0)           ; 102.5 (0.0)                      ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97.0 (75.4)          ; 102.5 (80.2)                     ; 6.0 (5.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 120 (83)            ; 129 (99)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                   ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                           ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.5 (11.5)          ; 12.3 (12.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |TopDE|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                         ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                 ;
+----------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                 ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+----------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; HEX0[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[0]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_N          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS               ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]             ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS               ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[6]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[7]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[8]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[9]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[10]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[11]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[12]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[13]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[14]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[15]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[16]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[17]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[18]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[19]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[20]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[21]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[22]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[23]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[24]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[25]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[26]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[27]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[28]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[29]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[30]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[31]        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LeMem                ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; EscreveMem           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[0]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[1]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[2]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[3]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[4]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; Instrucao[5]         ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MClock               ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[13] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[14] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[15] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[16] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[17] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[18] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[19] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[20] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[21] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[22] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[23] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[24] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[25] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[26] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[27] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[28] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[29] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[30] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; MemD_DadoLeitura[31] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]              ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[6]                ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_CLK27             ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[0]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[1]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[2]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[3]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[4]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[5]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[6]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_DATA[7]           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_HS                ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_RESET_N           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TD_VS                ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_SYNC_N           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK          ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK             ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK          ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT        ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK              ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT              ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]            ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]           ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK2             ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT2             ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[8]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]                ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50             ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]               ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK2_50            ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]               ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]               ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT           ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]               ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]                ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+----------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                  ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; SW[6]                                                                             ;                   ;         ;
; TD_CLK27                                                                          ;                   ;         ;
; TD_DATA[0]                                                                        ;                   ;         ;
; TD_DATA[1]                                                                        ;                   ;         ;
; TD_DATA[2]                                                                        ;                   ;         ;
; TD_DATA[3]                                                                        ;                   ;         ;
; TD_DATA[4]                                                                        ;                   ;         ;
; TD_DATA[5]                                                                        ;                   ;         ;
; TD_DATA[6]                                                                        ;                   ;         ;
; TD_DATA[7]                                                                        ;                   ;         ;
; TD_HS                                                                             ;                   ;         ;
; TD_VS                                                                             ;                   ;         ;
; AUD_ADCLRCK                                                                       ;                   ;         ;
; AUD_BCLK                                                                          ;                   ;         ;
; AUD_DACLRCK                                                                       ;                   ;         ;
; FPGA_I2C_SDAT                                                                     ;                   ;         ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|ACK1~1      ; 0                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|ACK2~0      ; 0                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|ACK3~1      ; 0                 ; 0       ;
; PS2_CLK                                                                           ;                   ;         ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|filter[7]                    ; 0                 ; 0       ;
; PS2_DAT                                                                           ;                   ;         ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|read_char~0                  ; 0                 ; 0       ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set~0                  ; 0                 ; 0       ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[8]~feeder            ; 0                 ; 0       ;
; GPIO_0[0]                                                                         ;                   ;         ;
; GPIO_0[1]                                                                         ;                   ;         ;
; GPIO_0[2]                                                                         ;                   ;         ;
; GPIO_0[3]                                                                         ;                   ;         ;
; GPIO_0[4]                                                                         ;                   ;         ;
; GPIO_0[5]                                                                         ;                   ;         ;
; GPIO_0[6]                                                                         ;                   ;         ;
; GPIO_0[7]                                                                         ;                   ;         ;
; GPIO_0[8]                                                                         ;                   ;         ;
; GPIO_0[9]                                                                         ;                   ;         ;
; GPIO_0[10]                                                                        ;                   ;         ;
; GPIO_0[11]                                                                        ;                   ;         ;
; GPIO_0[12]                                                                        ;                   ;         ;
; GPIO_0[13]                                                                        ;                   ;         ;
; GPIO_0[14]                                                                        ;                   ;         ;
; GPIO_0[15]                                                                        ;                   ;         ;
; GPIO_0[16]                                                                        ;                   ;         ;
; GPIO_0[17]                                                                        ;                   ;         ;
; GPIO_0[18]                                                                        ;                   ;         ;
; GPIO_0[19]                                                                        ;                   ;         ;
; GPIO_0[20]                                                                        ;                   ;         ;
; GPIO_0[21]                                                                        ;                   ;         ;
; GPIO_0[22]                                                                        ;                   ;         ;
; GPIO_0[23]                                                                        ;                   ;         ;
; GPIO_0[24]                                                                        ;                   ;         ;
; GPIO_0[25]                                                                        ;                   ;         ;
; GPIO_0[26]                                                                        ;                   ;         ;
; GPIO_0[27]                                                                        ;                   ;         ;
; GPIO_0[28]                                                                        ;                   ;         ;
; GPIO_0[29]                                                                        ;                   ;         ;
; GPIO_0[30]                                                                        ;                   ;         ;
; GPIO_0[31]                                                                        ;                   ;         ;
; GPIO_0[32]                                                                        ;                   ;         ;
; GPIO_0[33]                                                                        ;                   ;         ;
; GPIO_0[34]                                                                        ;                   ;         ;
; GPIO_0[35]                                                                        ;                   ;         ;
; GPIO_1[0]                                                                         ;                   ;         ;
; GPIO_1[1]                                                                         ;                   ;         ;
; GPIO_1[2]                                                                         ;                   ;         ;
; GPIO_1[3]                                                                         ;                   ;         ;
; GPIO_1[4]                                                                         ;                   ;         ;
; GPIO_1[5]                                                                         ;                   ;         ;
; GPIO_1[6]                                                                         ;                   ;         ;
; GPIO_1[7]                                                                         ;                   ;         ;
; GPIO_1[8]                                                                         ;                   ;         ;
; GPIO_1[9]                                                                         ;                   ;         ;
; GPIO_1[10]                                                                        ;                   ;         ;
; GPIO_1[11]                                                                        ;                   ;         ;
; GPIO_1[12]                                                                        ;                   ;         ;
; GPIO_1[13]                                                                        ;                   ;         ;
; GPIO_1[14]                                                                        ;                   ;         ;
; GPIO_1[15]                                                                        ;                   ;         ;
; GPIO_1[16]                                                                        ;                   ;         ;
; GPIO_1[17]                                                                        ;                   ;         ;
; GPIO_1[18]                                                                        ;                   ;         ;
; GPIO_1[19]                                                                        ;                   ;         ;
; GPIO_1[20]                                                                        ;                   ;         ;
; GPIO_1[21]                                                                        ;                   ;         ;
; GPIO_1[22]                                                                        ;                   ;         ;
; GPIO_1[23]                                                                        ;                   ;         ;
; GPIO_1[24]                                                                        ;                   ;         ;
; GPIO_1[25]                                                                        ;                   ;         ;
; GPIO_1[26]                                                                        ;                   ;         ;
; GPIO_1[27]                                                                        ;                   ;         ;
; GPIO_1[28]                                                                        ;                   ;         ;
; GPIO_1[29]                                                                        ;                   ;         ;
; GPIO_1[30]                                                                        ;                   ;         ;
; GPIO_1[31]                                                                        ;                   ;         ;
; GPIO_1[32]                                                                        ;                   ;         ;
; GPIO_1[33]                                                                        ;                   ;         ;
; GPIO_1[34]                                                                        ;                   ;         ;
; GPIO_1[35]                                                                        ;                   ;         ;
; PS2_CLK2                                                                          ;                   ;         ;
; PS2_DAT2                                                                          ;                   ;         ;
; SW[8]                                                                             ;                   ;         ;
;      - wOutput[0]~0                                                               ; 1                 ; 0       ;
;      - wOutput[1]~1                                                               ; 1                 ; 0       ;
;      - wOutput[2]~2                                                               ; 1                 ; 0       ;
;      - wOutput[3]~3                                                               ; 1                 ; 0       ;
;      - wOutput[4]~4                                                               ; 1                 ; 0       ;
;      - wOutput[5]~5                                                               ; 1                 ; 0       ;
;      - wOutput[6]~6                                                               ; 1                 ; 0       ;
;      - wOutput[7]~7                                                               ; 1                 ; 0       ;
;      - wOutput[8]~8                                                               ; 1                 ; 0       ;
;      - wOutput[9]~9                                                               ; 1                 ; 0       ;
;      - wOutput[10]~10                                                             ; 1                 ; 0       ;
;      - wOutput[11]~11                                                             ; 1                 ; 0       ;
;      - wOutput[12]~12                                                             ; 1                 ; 0       ;
;      - wOutput[13]~13                                                             ; 1                 ; 0       ;
;      - wOutput[14]~14                                                             ; 1                 ; 0       ;
;      - wOutput[15]~15                                                             ; 1                 ; 0       ;
;      - wOutput[16]~16                                                             ; 1                 ; 0       ;
;      - wOutput[17]~17                                                             ; 1                 ; 0       ;
;      - wOutput[18]~18                                                             ; 1                 ; 0       ;
;      - wOutput[19]~19                                                             ; 1                 ; 0       ;
;      - wOutput[20]~20                                                             ; 1                 ; 0       ;
;      - wOutput[21]~21                                                             ; 1                 ; 0       ;
;      - wOutput[22]~22                                                             ; 1                 ; 0       ;
;      - wOutput[23]~23                                                             ; 1                 ; 0       ;
; SW[9]                                                                             ;                   ;         ;
;      - wOutput[0]~0                                                               ; 1                 ; 0       ;
;      - wOutput[1]~1                                                               ; 1                 ; 0       ;
;      - wOutput[2]~2                                                               ; 1                 ; 0       ;
;      - wOutput[3]~3                                                               ; 1                 ; 0       ;
;      - wOutput[4]~4                                                               ; 1                 ; 0       ;
;      - wOutput[5]~5                                                               ; 1                 ; 0       ;
;      - wOutput[6]~6                                                               ; 1                 ; 0       ;
;      - wOutput[7]~7                                                               ; 1                 ; 0       ;
;      - wOutput[8]~8                                                               ; 1                 ; 0       ;
;      - wOutput[9]~9                                                               ; 1                 ; 0       ;
;      - wOutput[10]~10                                                             ; 1                 ; 0       ;
;      - wOutput[11]~11                                                             ; 1                 ; 0       ;
;      - wOutput[12]~12                                                             ; 1                 ; 0       ;
;      - wOutput[13]~13                                                             ; 1                 ; 0       ;
;      - wOutput[14]~14                                                             ; 1                 ; 0       ;
;      - wOutput[15]~15                                                             ; 1                 ; 0       ;
;      - wOutput[16]~16                                                             ; 1                 ; 0       ;
;      - wOutput[17]~17                                                             ; 1                 ; 0       ;
;      - wOutput[18]~18                                                             ; 1                 ; 0       ;
;      - wOutput[19]~19                                                             ; 1                 ; 0       ;
;      - wOutput[20]~20                                                             ; 1                 ; 0       ;
;      - wOutput[21]~21                                                             ; 1                 ; 0       ;
;      - wOutput[22]~22                                                             ; 1                 ; 0       ;
;      - wOutput[23]~23                                                             ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[13]~1        ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|oPixel[18]~7        ; 1                 ; 0       ;
; SW[7]                                                                             ;                   ;         ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[0]~20                             ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[1]~41                             ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[2]~62                             ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[3]~83                             ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[4]~104                            ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[5]~125                            ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[6]~146                            ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[7]~167                            ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[8]~188                            ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[9]~209                            ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[10]~230                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[11]~251                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[12]~272                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[13]~293                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[14]~314                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[15]~335                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~336                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~337                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~338                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~339                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~341                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~342                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~343                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~344                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~346                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~347                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~348                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~349                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~351                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~352                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~353                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[16]~354                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~357                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~358                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~359                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~360                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~362                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~363                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~364                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~365                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~367                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~368                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~369                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~370                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~372                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~373                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~374                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[17]~375                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[18]~398                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~399                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~400                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~401                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~402                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~404                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~405                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~406                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~407                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~409                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~410                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~411                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~412                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~414                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~415                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~416                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[19]~417                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~420                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~421                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~422                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~423                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~425                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~426                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~427                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~428                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~430                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~431                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~432                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~433                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~435                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~436                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~437                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[20]~438                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[21]~461                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~462                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~463                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~464                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~465                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~467                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~468                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~469                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~470                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~472                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~473                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~474                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~475                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~477                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~478                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~479                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[22]~480                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~483                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~484                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~485                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~486                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~488                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~489                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~490                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~491                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~493                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~494                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~495                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~496                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~498                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~499                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~500                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[23]~501                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[24]~524                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~525                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~526                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~527                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~528                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~530                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~531                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~532                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~533                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~535                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~536                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~537                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~538                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~540                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~541                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~542                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[25]~543                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~546                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~547                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~548                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~549                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~551                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~552                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~553                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~554                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~556                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~557                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~558                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~559                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~561                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~562                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~563                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[26]~564                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[27]~587                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~588                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~589                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~590                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~591                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~593                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~594                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~595                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~596                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~598                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~599                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~600                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~601                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~603                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~604                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~605                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[28]~606                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~609                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~610                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~611                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~612                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~614                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~615                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~616                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~617                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~619                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~620                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~621                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~622                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~624                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~625                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~626                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[29]~627                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[30]~650                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~651                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~652                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~653                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~654                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~656                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~657                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~658                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~659                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~661                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~662                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~663                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~664                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~666                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~667                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~668                           ; 1                 ; 0       ;
;      - CPU:CPU0|Datapath_UNI:Processor|mRegDisp[31]~669                           ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~20  ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~42  ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~63  ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~84  ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~105 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~127 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~148 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[0]~169 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~192 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~213 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~234 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~255 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~276 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~298 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~319 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[1]~340 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~363 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~384 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~405 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~426 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~447 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~469 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~490 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[2]~511 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~534 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~555 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~576 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~597 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~618 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~640 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~661 ; 1                 ; 0       ;
;      - VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|ResultNibble[3]~682 ; 1                 ; 0       ;
; CLOCK_50                                                                          ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|oCLK_50                                             ; 0                 ; 0       ;
; KEY[0]                                                                            ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Reset                                               ; 1                 ; 0       ;
;      - Break_Interface:break0|always1~0                                           ; 1                 ; 0       ;
;      - TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[7]~0                 ; 1                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|mono:Timer10|contador[16]~0                         ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]~2    ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[22]~0               ; 1                 ; 0       ;
; CLOCK2_50                                                                         ;                   ;         ;
; KEY[1]                                                                            ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|CLKSelectFast                                       ; 0                 ; 0       ;
; KEY[2]                                                                            ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|CLKSelectAuto                                       ; 1                 ; 0       ;
;      - Break_Interface:break0|always1~0                                           ; 0                 ; 0       ;
; AUD_ADCDAT                                                                        ;                   ;         ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[0]~0                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[0]~1                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[8]~2                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[8]~2                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[1]~3                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[1]~4                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[9]~4                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[9]~5                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[2]~6                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[2]~7                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[10]~7               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[10]~8               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[3]~9                ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[3]~10               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[11]~10              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[11]~11              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[4]~12               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[4]~12               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[12]~14              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[12]~14              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[5]~16               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[5]~15               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[13]~18              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[13]~16              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[6]~19               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[6]~17               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[14]~20              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[14]~18              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[7]~22               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[7]~19               ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[15]~23              ; 1                 ; 0       ;
;      - AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inL[15]~20              ; 1                 ; 0       ;
; SW[5]                                                                             ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|mono:Timer10|stop~0                                 ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|mono:Timer10|contador[16]~0                         ; 0                 ; 0       ;
; KEY[3]                                                                            ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|CLKManual                                           ; 0                 ; 0       ;
; SW[0]                                                                             ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~4                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~5                                            ; 0                 ; 0       ;
; SW[1]                                                                             ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~4                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~5                                            ; 0                 ; 0       ;
; SW[2]                                                                             ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~4                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~5                                            ; 0                 ; 0       ;
; SW[3]                                                                             ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Equal1~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Add1~1                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~0                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                            ; 0                 ; 0       ;
; SW[4]                                                                             ;                   ;         ;
;      - CLOCK_Interface:CLOCK0|Add1~0                                              ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal1~6                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~1                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~2                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~3                                            ; 0                 ; 0       ;
;      - CLOCK_Interface:CLOCK0|Equal2~4                                            ; 0                 ; 0       ;
+-----------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                   ; Fan-Out ; Usage                                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+
; AudioCODEC_Interface:Audio0|Ctrl2[0]                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y31_N38             ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Ctrl2[1]                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y31_N41             ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Ctrl2[4]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y31_N48        ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD[22]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y50_N51        ; 18      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|LessThan0~3                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y36_N12        ; 17      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                 ; FF_X17_Y50_N50             ; 61      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_DATA[22]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y50_N30        ; 18      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Reset_Delay:r0|Equal0~3                                                                                                                                                                                                                                                                                                        ; MLABCELL_X28_Y36_N39       ; 22      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|Reset_Delay:r0|oRESET                                                                                                                                                                                                                                                                                                          ; FF_X29_Y37_N47             ; 45      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X                                                                                                                                                                                                                                                                                                         ; FF_X24_Y34_N17             ; 515     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LessThan0~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y34_N24        ; 1       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LessThan1~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y34_N6         ; 10      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK                                                                                                                                                                                                                                                                                                        ; FF_X24_Y34_N20             ; 41      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|waudio_outL[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X30_Y31_N42        ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; AudioCODEC_Interface:Audio0|waudio_outR[0]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y31_N51        ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|always1~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y40_N24        ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[18]~0                                                                                                                                                                                                         ; LABCELL_X4_Y3_N12          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|process_0~0                                                                                                                                                                                                                      ; MLABCELL_X3_Y3_N36         ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|process_1~0                                                                                                                                                                                                                      ; LABCELL_X4_Y3_N3           ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sdr~0                                                                                                                                                                                                                            ; LABCELL_X4_Y3_N33          ; 32      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                                                 ; LABCELL_X2_Y3_N15          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Break_Interface:break0|breaker:brk0|breaker_lpm_constant_kva:breaker_lpm_constant_kva_component|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~1                                                                                                                                                            ; LABCELL_X2_Y3_N30          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                   ; PIN_AF14                   ; 197     ; Clock                                    ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; CLOCK_Interface:CLOCK0|CLK                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X42_Y20_N36        ; 2603    ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|Equal1~7                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y4_N18         ; 26      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|Equal2~6                                                                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y2_N18         ; 9       ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 37      ; Clock                                    ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]                                                                                                                                                                                                                                                    ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 15      ; Clock                                    ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; CLOCK_Interface:CLOCK0|Reset                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y50_N15        ; 2807    ; Async. clear, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|always3~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y13_N51        ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|mono:Timer10|contador[16]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y39_N27        ; 32      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CLOCK_Interface:CLOCK0|oCLK_50                                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y37_N27        ; 2015    ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|Add0~1                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y43_N33       ; 32      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                        ; FF_X43_Y38_N8              ; 24      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sel_pipec4r1d                                                                                                                                                                     ; FF_X33_Y41_N14             ; 31      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_overflow                                                                                                                                                                                                              ; LABCELL_X30_Y40_N42        ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_overflow~0                                                                                                                                                                                                            ; LABCELL_X33_Y40_N45        ; 11      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w1|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[2]                                                                                                                                                                                                        ; FF_X34_Y42_N56             ; 37      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|add_1_reg                                                                                                                                                                                                                     ; FF_X33_Y44_N47             ; 13      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|cvt_s_w_altbarrel_shift_fof:altbarrel_shift5|sel_pipec4r1d                                                                                                                                                                    ; FF_X37_Y44_N56             ; 31      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_overflow                                                                                                                                                                                                             ; LABCELL_X35_Y43_N57        ; 8       ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|mantissa_overflow~0                                                                                                                                                                                                           ; LABCELL_X33_Y43_N42        ; 12      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|priority_encoder_reg[2]                                                                                                                                                                                                       ; FF_X36_Y44_N59             ; 37      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|add_1_w~4                                                                                                                                                                                                                      ; MLABCELL_X39_Y35_N30       ; 37      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|cvt_w_s_altbarrel_shift_kof:altbarrel_shift6|sel_pipec5r1d                                                                                                                                                                     ; FF_X36_Y36_N44             ; 55      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|dataa_reg[23]                                                                                                                                                                                                                  ; FF_X34_Y36_N41             ; 36      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|lowest_integer_selector                                                                                                                                                                                                        ; MLABCELL_X34_Y39_N21       ; 36      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|power2_value_reg[2]                                                                                                                                                                                                            ; FF_X37_Y35_N2              ; 32      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|sign_input_reg4                                                                                                                                                                                                                ; FF_X34_Y39_N50             ; 33      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|man_result_mux_select                                                                                                                                                                                     ; LABCELL_X35_Y35_N42        ; 22      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                       ; DSP_X54_Y35_N0             ; 27      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|cntr_bjf:cntr1|cout_actual                                                                                                                                                     ; LABCELL_X37_Y37_N57        ; 4       ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[0][0]~0                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y27_N27        ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[10][31]~9                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y13_N33        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[11][31]~13                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y14_N27        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[12][31]~3                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y13_N18        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[13][31]~7                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y13_N15        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[14][31]~11                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y15_N51        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[15][31]~15                                                                                                                                                                                                                                                                                ; LABCELL_X50_Y14_N57        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][31]~16                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y15_N27        ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][31]~17                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y15_N42        ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][31]~18                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y15_N24        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][31]~19                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y15_N45        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[1][31]~4                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y13_N42        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][31]~24                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N48        ; 46      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][31]~25                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N51        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][31]~26                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N18        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][31]~27                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N21        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][31]~20                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N39        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][31]~21                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N6         ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][31]~22                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N9         ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][31]~23                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y11_N45        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][31]~28                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y15_N48        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][31]~29                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y15_N51        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[2][31]~8                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y15_N9         ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][31]~30                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y15_N30        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][31]~31                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y15_N33        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[3][31]~12                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y14_N24        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[4][31]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y27_N54        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[5][31]~6                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y13_N12        ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[6][31]~10                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y13_N24        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[7][31]~14                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y14_N54        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[8][31]~1                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y27_N21        ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[9][31]~5                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y13_N45        ; 47      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[10][31]~2                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y13_N3         ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[11][31]~3                                                                                                                                                                                                                                                                                   ; LABCELL_X50_Y14_N36        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[12][31]~23                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y27_N0         ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[13][31]~24                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y13_N54        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[14][31]~25                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y13_N39        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[15][31]~26                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y14_N39        ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[16][31]~4                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y15_N54        ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[17][31]~8                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y15_N57        ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[18][31]~12                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y15_N12        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[19][31]~16                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y15_N15        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[1][31]~20                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y13_N9         ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[20][31]~5                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y11_N54        ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[21][31]~9                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y11_N33        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[22][31]~13                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y11_N0         ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[23][31]~17                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y11_N3         ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[24][31]~6                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y11_N15        ; 44      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[25][31]~10                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y11_N24        ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[26][31]~14                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y11_N30        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[27][31]~18                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y11_N42        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[28][31]~7                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y15_N0         ; 43      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[29][31]~11                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y15_N3         ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[2][31]~21                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y13_N36        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[30][31]~15                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y15_N42        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[31][31]~19                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y15_N45        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[3][31]~22                                                                                                                                                                                                                                                                                   ; LABCELL_X50_Y14_N42        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[4][31]~27                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y27_N57        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[5][31]~28                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y13_N48        ; 39      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[6][31]~29                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y13_N51        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[7][31]~30                                                                                                                                                                                                                                                                                   ; LABCELL_X50_Y14_N45        ; 34      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[8][31]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y27_N36        ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|Registers:REGISTERS0|registers[9][31]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y15_N33        ; 37      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CPU:CPU0|Datapath_UNI:Processor|wOrigAFPULA[31]~31                                                                                                                                                                                                                                                                                                         ; MLABCELL_X39_Y33_N33       ; 44      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5|eq_node[0]~1                                                                                                                                                                                  ; MLABCELL_X3_Y6_N3          ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:decode5|eq_node[1]~0                                                                                                                                                                                  ; MLABCELL_X3_Y6_N18         ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a|eq_node[0]                                                                                                                                                                              ; LABCELL_X51_Y8_N33         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|decode_5la:rden_decode_a|eq_node[1]                                                                                                                                                                              ; LABCELL_X51_Y8_N12         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                        ; LABCELL_X4_Y2_N3           ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                        ; LABCELL_X1_Y6_N21          ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                                        ; LABCELL_X4_Y5_N0           ; 15      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~0                                                                                                                                                                                             ; LABCELL_X4_Y5_N24          ; 14      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                                               ; FF_X3_Y5_N41               ; 69      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~0                                                                                                                                                                                              ; LABCELL_X4_Y5_N33          ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2                                                                                                                                                    ; MLABCELL_X3_Y6_N54         ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1                                                                                                                                               ; MLABCELL_X3_Y6_N57         ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; CodeMemory_Interface:MEMCODE|is_usermem~3                                                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y20_N15        ; 108     ; Clock enable, Output enable, Read enable ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1944w[2]                                                                                                                                                                         ; MLABCELL_X15_Y2_N12        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1958w[2]~0                                                                                                                                                                       ; MLABCELL_X15_Y2_N45        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1958w[2]~1                                                                                                                                                                       ; MLABCELL_X15_Y2_N36        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_11a:rden_decode_b|w_anode1958w[2]~2                                                                                                                                                                       ; MLABCELL_X15_Y2_N33        ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1906w[2]~0                                                                                                                                                                             ; LABCELL_X56_Y19_N42        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1919w[2]~0                                                                                                                                                                             ; MLABCELL_X59_Y19_N24       ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1927w[2]~0                                                                                                                                                                             ; LABCELL_X56_Y19_N45        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode4|w_anode1935w[2]~1                                                                                                                                                                             ; LABCELL_X60_Y19_N24        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1906w[2]                                                                                                                                                                               ; LABCELL_X42_Y20_N12        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1919w[2]                                                                                                                                                                               ; LABCELL_X42_Y20_N30        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1927w[2]                                                                                                                                                                               ; LABCELL_X42_Y20_N45        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:decode5|w_anode1935w[2]                                                                                                                                                                               ; LABCELL_X42_Y20_N3         ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1906w[2]                                                                                                                                                                         ; MLABCELL_X59_Y19_N18       ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1906w[2]~0                                                                                                                                                                       ; MLABCELL_X59_Y19_N45       ; 19      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1919w[2]                                                                                                                                                                         ; MLABCELL_X59_Y18_N24       ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1927w[2]                                                                                                                                                                         ; LABCELL_X60_Y19_N9         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1935w[2]                                                                                                                                                                         ; MLABCELL_X52_Y19_N33       ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|decode_8la:rden_decode_a|w_anode1935w[2]~0                                                                                                                                                                       ; MLABCELL_X59_Y19_N39       ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                        ; MLABCELL_X6_Y3_N3          ; 7       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                        ; LABCELL_X37_Y18_N24        ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                                                        ; MLABCELL_X8_Y2_N30         ; 32      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                        ; MLABCELL_X8_Y2_N6          ; 16      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]~0                                                                                                                                                                                             ; MLABCELL_X8_Y2_N0          ; 15      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1                                                                                                                                                                                             ; MLABCELL_X8_Y2_N39         ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~5                                                                                                                                                    ; LABCELL_X2_Y5_N24          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~1                                                                                                                                               ; MLABCELL_X3_Y3_N54         ; 6       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|wReadData[0]~4                                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y24_N15        ; 92      ; Output enable                            ; no     ; --                   ; --               ; --                        ;
; DataMemory_Interface:MEMDATA|wReadData[31]~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X56_Y19_N48        ; 135     ; Clock enable, Read enable                ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                     ; PIN_AA15                   ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                     ; PIN_W15                    ; 2       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                     ; PIN_Y16                    ; 1       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|Equal0~3                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y35_N24        ; 17      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq                                                                                                                                                                                                                                                                                      ; FF_X16_Y17_N26             ; 38      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; STOPWATCH_Interface:stopwatch0|reset_flag                                                                                                                                                                                                                                                                                                                  ; FF_X30_Y19_N56             ; 37      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|channel[3]                                                                                                                                                                                                                                        ; FF_X24_Y44_N47             ; 149     ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]                                                                                                                                                                                                                                          ; FF_X25_Y42_N56             ; 125     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer|always0~0                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y42_N57       ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController|always0~0                                                                                                                                                                                                                                   ; MLABCELL_X28_Y42_N42       ; 21      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|attack_counter[7]                                                                                                                                                                                                   ; FF_X28_Y42_N26             ; 10      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|always0~1                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y31_N12        ; 17      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[0][28]~7                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y34_N42        ; 41      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[1][31]~6                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y34_N33        ; 33      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[2][23]~0                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y34_N24        ; 48      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[3][28]~1                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y34_N12        ; 38      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[4][25]~2                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y34_N57        ; 42      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[5][22]~3                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y34_N48        ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[6][31]~5                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y34_N54        ; 35      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|counter[7][24]~4                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y34_N12       ; 40      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|oSynth[1]~64                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y34_N18       ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[0]                                                                                                                                                                                                                                                                                  ; FF_X29_Y34_N38             ; 56      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[1]                                                                                                                                                                                                                                                                                  ; FF_X18_Y34_N50             ; 46      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[2]                                                                                                                                                                                                                                                                                  ; FF_X29_Y34_N2              ; 61      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[3]                                                                                                                                                                                                                                                                                  ; FF_X19_Y34_N23             ; 51      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[4]                                                                                                                                                                                                                                                                                  ; FF_X19_Y34_N41             ; 54      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[5]                                                                                                                                                                                                                                                                                  ; FF_X21_Y34_N47             ; 50      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[6]                                                                                                                                                                                                                                                                                  ; FF_X21_Y34_N41             ; 45      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied[7]                                                                                                                                                                                                                                                                                  ; FF_X21_Y34_N59             ; 48      ; Sync. clear, Sync. load                  ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied~1                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y34_N12        ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|occupied~8                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y34_N3         ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[0][0]~8                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y34_N6         ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[3][1]~9                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y34_N21        ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][1]~7                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y34_N18        ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[4][6]~10                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y34_N54        ; 1       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][0]~11                                                                                                                                                                                                                                                                               ; LABCELL_X22_Y34_N21        ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[5][5]~5                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y34_N27        ; 2       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[6][0]~2                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y34_N30       ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|pitch[7][0]~3                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y34_N48       ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|PS2_ASCII[7]~34                                                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y18_N36        ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock                                                                                                                                                                                                                                                                                                        ; FF_X19_Y32_N38             ; 10      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered                                                                                                                                                                                                                                                                                        ; FF_X19_Y32_N2              ; 27      ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|read_char                                                                                                                                                                                                                                                                                                    ; FF_X18_Y32_N14             ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set                                                                                                                                                                                                                                                                                                    ; FF_X21_Y32_N29             ; 2       ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[7]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y32_N15        ; 10      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready                                                                                                                                                                                                                                                                                                   ; FF_X22_Y28_N17             ; 213     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|keyboard:kbd|shiftin[7]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y37_N48        ; 9       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; TecladoPS2_Interface:TecladoPS20|oneshot:pulser|pulse_out                                                                                                                                                                                                                                                                                                  ; FF_X24_Y28_N52             ; 1       ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|Equal0~2                                                                                                                                                                                                                                                                                                                ; LABCELL_X55_Y34_N9         ; 24      ; Clock enable, Sync. clear                ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a|w_anode1489w[2]                                                                                                                                                                                               ; MLABCELL_X52_Y34_N39       ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a|w_anode1503w[2]                                                                                                                                                                                               ; MLABCELL_X52_Y34_N54       ; 32      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a|w_anode1512w[2]                                                                                                                                                                                               ; MLABCELL_X52_Y34_N57       ; 16      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_b|w_anode1489w[2]~0                                                                                                                                                                                             ; MLABCELL_X59_Y19_N42       ; 36      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3|w_anode1451w[2]~0                                                                                                                                                                                                   ; LABCELL_X56_Y19_N6         ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3|w_anode1464w[2]~0                                                                                                                                                                                                   ; LABCELL_X56_Y19_N39        ; 32      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3|w_anode1472w[2]~0                                                                                                                                                                                                   ; LABCELL_X56_Y19_N54        ; 16      ; Write enable                             ; no     ; --                   ; --               ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 115     ; Clock                                    ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|always2~2                                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y34_N24        ; 12      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 556     ; Clock                                    ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3              ; 31      ; Sync. clear                              ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y39_N24       ; 13      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X4_Y3_N56               ; 72      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; MLABCELL_X6_Y2_N51         ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; FF_X1_Y3_N14               ; 34      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0                             ; LABCELL_X7_Y2_N24          ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; MLABCELL_X6_Y2_N30         ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; FF_X4_Y4_N53               ; 19      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1                           ; LABCELL_X1_Y3_N27          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; FF_X4_Y4_N44               ; 11      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                             ; FF_X4_Y2_N59               ; 18      ; Async. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~3                           ; LABCELL_X1_Y3_N42          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                             ; FF_X4_Y2_N14               ; 44      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~6                           ; LABCELL_X1_Y3_N24          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7                             ; LABCELL_X2_Y4_N18          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; MLABCELL_X6_Y2_N6          ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X2_Y4_N36          ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X2_Y2_N54          ; 5       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0                    ; LABCELL_X1_Y3_N54          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1                    ; LABCELL_X1_Y3_N57          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~3                    ; LABCELL_X1_Y3_N30          ; 8       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2      ; MLABCELL_X6_Y2_N42         ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; MLABCELL_X6_Y2_N45         ; 7       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X2_Y4_N59               ; 16      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y2_N35               ; 13      ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X2_Y2_N2                ; 59      ; Sync. load                               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y4_N18          ; 3       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X1_Y4_N2                ; 73      ; Async. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; MLABCELL_X6_Y2_N33         ; 4       ; Clock enable                             ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                        ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                    ; PIN_AF14                   ; 197     ; Global Clock         ; GCLK4            ; --                        ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]     ; PLLOUTPUTCOUNTER_X0_Y21_N1 ; 37      ; Global Clock         ; GCLK3            ; --                        ;
; CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]     ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 15      ; Global Clock         ; GCLK6            ; --                        ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y2_N1 ; 115     ; Global Clock         ; GCLK10           ; --                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------+
; Non-Global High Fan-Out Signals                              ;
+----------------------------------------------------+---------+
; Name                                               ; Fan-Out ;
+----------------------------------------------------+---------+
; CLOCK_Interface:CLOCK0|Reset                       ; 2807    ;
; CLOCK_Interface:CLOCK0|CLK                         ; 2603    ;
; ~GND                                               ; 2310    ;
; CLOCK_Interface:CLOCK0|oCLK_50                     ; 2019    ;
; altera_internal_jtag~TCKUTAP                       ; 556     ;
; AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X ; 515     ;
+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; Name                                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                      ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_s_w:cvt_s_w_u|cvt_s_w_altfp_convert_7qm:cvt_s_w_altfp_convert_7qm_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 13           ; 4            ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 52      ; 4                           ; 13                          ; 4                           ; 13                          ; 52                  ; 1           ; 0     ; None                     ; M10K_X38_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|cvt_w_s:cvt_w_s1|cvt_w_s_altfp_convert_e1p:cvt_w_s_altfp_convert_e1p_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_1vu:auto_generated|altsyncram_rr91:altsyncram4|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 47           ; 3            ; 47           ; yes                    ; no                      ; yes                    ; yes                     ; 141     ; 3                           ; 47                          ; 3                           ; 47                          ; 141                 ; 2           ; 0     ; None                     ; M10K_X38_Y39_N0, M10K_X38_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_p3v:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; Single Clock ; 512          ; 9            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4608    ; 512                         ; 9                           ; --                          ; --                          ; 4608                ; 1           ; 0     ; div_s.hex                ; M10K_X26_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide  ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|sqrt_s:sqrt1|sqrt_s_altfp_sqrt_i9e:sqrt_s_altfp_sqrt_i9e_component|altshift_taps:exp_ff20c_rtl_0|shift_taps_80v:auto_generated|altsyncram_du91:altsyncram5|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 13           ; 10           ; 13           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 130     ; 13                          ; 10                          ; 13                          ; 10                          ; 130                 ; 1           ; 0     ; None                     ; M10K_X26_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; Dual Clocks  ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288  ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 64          ; 0     ; de1_text.mif             ; M10K_X58_Y22_N0, M10K_X58_Y21_N0, M10K_X49_Y20_N0, M10K_X58_Y20_N0, M10K_X49_Y23_N0, M10K_X49_Y24_N0, M10K_X49_Y25_N0, M10K_X49_Y26_N0, M10K_X49_Y28_N0, M10K_X49_Y27_N0, M10K_X49_Y19_N0, M10K_X14_Y20_N0, M10K_X49_Y21_N0, M10K_X49_Y22_N0, M10K_X49_Y18_N0, M10K_X14_Y18_N0, M10K_X49_Y14_N0, M10K_X49_Y17_N0, M10K_X49_Y29_N0, M10K_X49_Y15_N0, M10K_X41_Y22_N0, M10K_X26_Y22_N0, M10K_X41_Y21_N0, M10K_X41_Y20_N0, M10K_X14_Y16_N0, M10K_X14_Y21_N0, M10K_X58_Y23_N0, M10K_X26_Y23_N0, M10K_X26_Y32_N0, M10K_X14_Y24_N0, M10K_X41_Y25_N0, M10K_X41_Y26_N0, M10K_X14_Y23_N0, M10K_X38_Y23_N0, M10K_X41_Y23_N0, M10K_X41_Y24_N0, M10K_X5_Y12_N0, M10K_X5_Y6_N0, M10K_X26_Y8_N0, M10K_X26_Y7_N0, M10K_X26_Y6_N0, M10K_X26_Y4_N0, M10K_X26_Y9_N0, M10K_X26_Y10_N0, M10K_X14_Y17_N0, M10K_X14_Y22_N0, M10K_X26_Y5_N0, M10K_X14_Y7_N0, M10K_X14_Y10_N0, M10K_X14_Y12_N0, M10K_X14_Y6_N0, M10K_X14_Y5_N0, M10K_X5_Y10_N0, M10K_X5_Y7_N0, M10K_X5_Y8_N0, M10K_X14_Y4_N0, M10K_X14_Y15_N0, M10K_X14_Y14_N0, M10K_X14_Y11_N0, M10K_X14_Y13_N0, M10K_X14_Y9_N0, M10K_X14_Y8_N0, M10K_X5_Y5_N0, M10K_X5_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode  ;
; DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cas1:auto_generated|altsyncram_npj2:altsyncram1|ALTSYNCRAM                                                                                             ; AUTO ; True Dual Port   ; Dual Clocks  ; 32768        ; 32           ; 32768        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1048576 ; 32768                       ; 32                          ; 32768                       ; 32                          ; 1048576             ; 128         ; 0     ; de1_data.mif             ; M10K_X58_Y11_N0, M10K_X58_Y18_N0, M10K_X58_Y13_N0, M10K_X41_Y17_N0, M10K_X41_Y10_N0, M10K_X38_Y9_N0, M10K_X38_Y11_N0, M10K_X38_Y6_N0, M10K_X76_Y12_N0, M10K_X76_Y14_N0, M10K_X76_Y8_N0, M10K_X49_Y9_N0, M10K_X58_Y5_N0, M10K_X76_Y7_N0, M10K_X38_Y7_N0, M10K_X69_Y4_N0, M10K_X69_Y11_N0, M10K_X69_Y10_N0, M10K_X69_Y6_N0, M10K_X69_Y8_N0, M10K_X26_Y13_N0, M10K_X26_Y11_N0, M10K_X38_Y8_N0, M10K_X38_Y10_N0, M10K_X58_Y3_N0, M10K_X49_Y5_N0, M10K_X69_Y3_N0, M10K_X69_Y7_N0, M10K_X69_Y26_N0, M10K_X76_Y22_N0, M10K_X69_Y23_N0, M10K_X76_Y24_N0, M10K_X58_Y12_N0, M10K_X58_Y24_N0, M10K_X69_Y13_N0, M10K_X69_Y12_N0, M10K_X49_Y7_N0, M10K_X58_Y16_N0, M10K_X38_Y21_N0, M10K_X49_Y16_N0, M10K_X41_Y3_N0, M10K_X41_Y5_N0, M10K_X49_Y6_N0, M10K_X38_Y3_N0, M10K_X69_Y27_N0, M10K_X76_Y17_N0, M10K_X76_Y20_N0, M10K_X69_Y17_N0, M10K_X69_Y5_N0, M10K_X76_Y16_N0, M10K_X76_Y11_N0, M10K_X69_Y16_N0, M10K_X26_Y18_N0, M10K_X69_Y14_N0, M10K_X26_Y21_N0, M10K_X41_Y15_N0, M10K_X41_Y7_N0, M10K_X58_Y2_N0, M10K_X41_Y8_N0, M10K_X41_Y9_N0, M10K_X76_Y25_N0, M10K_X69_Y22_N0, M10K_X76_Y23_N0, M10K_X69_Y24_N0, M10K_X76_Y6_N0, M10K_X76_Y10_N0, M10K_X69_Y9_N0, M10K_X58_Y6_N0, M10K_X41_Y12_N0, M10K_X26_Y14_N0, M10K_X38_Y12_N0, M10K_X26_Y12_N0, M10K_X76_Y15_N0, M10K_X76_Y18_N0, M10K_X58_Y15_N0, M10K_X76_Y13_N0, M10K_X76_Y5_N0, M10K_X76_Y9_N0, M10K_X58_Y17_N0, M10K_X49_Y4_N0, M10K_X49_Y13_N0, M10K_X49_Y10_N0, M10K_X49_Y12_N0, M10K_X49_Y11_N0, M10K_X14_Y19_N0, M10K_X38_Y15_N0, M10K_X38_Y14_N0, M10K_X38_Y24_N0, M10K_X69_Y25_N0, M10K_X76_Y21_N0, M10K_X76_Y4_N0, M10K_X69_Y2_N0, M10K_X76_Y26_N0, M10K_X58_Y19_N0, M10K_X69_Y19_N0, M10K_X69_Y20_N0, M10K_X76_Y19_N0, M10K_X69_Y18_N0, M10K_X58_Y14_N0, M10K_X69_Y15_N0, M10K_X26_Y17_N0, M10K_X69_Y21_N0, M10K_X41_Y18_N0, M10K_X26_Y15_N0, M10K_X69_Y1_N0, M10K_X49_Y8_N0, M10K_X58_Y1_N0, M10K_X49_Y1_N0, M10K_X38_Y16_N0, M10K_X38_Y18_N0, M10K_X41_Y16_N0, M10K_X38_Y17_N0, M10K_X58_Y7_N0, M10K_X58_Y10_N0, M10K_X58_Y9_N0, M10K_X58_Y8_N0, M10K_X38_Y13_N0, M10K_X41_Y6_N0, M10K_X41_Y13_N0, M10K_X41_Y14_N0, M10K_X41_Y11_N0, M10K_X58_Y4_N0, M10K_X49_Y2_N0, M10K_X49_Y3_N0, M10K_X41_Y4_N0, M10K_X26_Y16_N0, M10K_X38_Y5_N0, M10K_X38_Y4_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode  ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; Single Clock ; 128          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048    ; 128                         ; 16                          ; --                          ; --                          ; 2048                ; 1           ; 0     ; ./Sintetizador/notes.mif ; M10K_X26_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|altshift_taps:oDATA.instant_rtl_0|shift_taps_7vu:auto_generated|altsyncram_9s91:altsyncram4|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 84           ; 8            ; 84           ; yes                    ; no                      ; yes                    ; yes                     ; 672     ; 8                           ; 84                          ; 8                           ; 84                          ; 672                 ; 3           ; 0     ; None                     ; M10K_X26_Y44_N0, M10K_X26_Y45_N0, M10K_X26_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; Single Clock ; 1024         ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384   ; 1024                        ; 15                          ; --                          ; --                          ; 15360               ; 2           ; 0     ; ./Sintetizador/sine.mif  ; M10K_X26_Y41_N0, M10K_X26_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide  ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|altshift_taps:oDATA.sample_rtl_0|shift_taps_6vu:auto_generated|altsyncram_7s91:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 7            ; 39           ; 7            ; 39           ; yes                    ; no                      ; yes                    ; yes                     ; 273     ; 7                           ; 39                          ; 7                           ; 39                          ; 273                 ; 1           ; 0     ; None                     ; M10K_X26_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                    ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux10_rtl_0|altsyncram_u761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE2.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux11_rtl_0|altsyncram_v761:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE3.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux12_rtl_0|altsyncram_0861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE4.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux13_rtl_0|altsyncram_1861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE5.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux14_rtl_0|altsyncram_2861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE6.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux15_rtl_0|altsyncram_3861:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE7.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux8_rtl_0|altsyncram_s761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE0.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a|altsyncram:Mux9_rtl_0|altsyncram_t761:auto_generated|ALTSYNCRAM                                                                                                                                  ; AUTO ; ROM              ; Single Clock ; 512          ; 2            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024    ; 256                         ; 2                           ; --                          ; --                          ; 512                 ; 1           ; 0     ; RISC-V.TopDE1.rtl.mif    ; M10K_X26_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth ;
; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; True Dual Port   ; Dual Clocks  ; 19200        ; 32           ; 19200        ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 614400  ; 19200                       ; 32                          ; 19200                       ; 32                          ; 614400              ; 80          ; 0     ; ./VGA/gba.mif            ; M10K_X38_Y31_N0, M10K_X38_Y37_N0, M10K_X49_Y32_N0, M10K_X41_Y29_N0, M10K_X41_Y28_N0, M10K_X58_Y26_N0, M10K_X76_Y27_N0, M10K_X58_Y30_N0, M10K_X26_Y26_N0, M10K_X69_Y28_N0, M10K_X69_Y30_N0, M10K_X58_Y28_N0, M10K_X26_Y28_N0, M10K_X38_Y26_N0, M10K_X76_Y30_N0, M10K_X76_Y28_N0, M10K_X69_Y32_N0, M10K_X49_Y34_N0, M10K_X69_Y33_N0, M10K_X69_Y29_N0, M10K_X38_Y28_N0, M10K_X41_Y31_N0, M10K_X41_Y19_N0, M10K_X76_Y34_N0, M10K_X38_Y38_N0, M10K_X49_Y30_N0, M10K_X41_Y32_N0, M10K_X58_Y31_N0, M10K_X69_Y31_N0, M10K_X26_Y31_N0, M10K_X41_Y30_N0, M10K_X58_Y33_N0, M10K_X38_Y27_N0, M10K_X26_Y20_N0, M10K_X41_Y38_N0, M10K_X49_Y40_N0, M10K_X76_Y29_N0, M10K_X41_Y37_N0, M10K_X49_Y35_N0, M10K_X76_Y33_N0, M10K_X49_Y39_N0, M10K_X38_Y30_N0, M10K_X41_Y33_N0, M10K_X76_Y35_N0, M10K_X38_Y29_N0, M10K_X58_Y35_N0, M10K_X76_Y32_N0, M10K_X76_Y31_N0, M10K_X26_Y24_N0, M10K_X38_Y32_N0, M10K_X49_Y31_N0, M10K_X38_Y35_N0, M10K_X41_Y35_N0, M10K_X38_Y22_N0, M10K_X69_Y36_N0, M10K_X58_Y29_N0, M10K_X69_Y35_N0, M10K_X69_Y34_N0, M10K_X49_Y36_N0, M10K_X58_Y32_N0, M10K_X38_Y25_N0, M10K_X26_Y25_N0, M10K_X26_Y29_N0, M10K_X41_Y36_N0, M10K_X38_Y33_N0, M10K_X49_Y33_N0, M10K_X41_Y34_N0, M10K_X58_Y34_N0, M10K_X26_Y30_N0, M10K_X26_Y27_N0, M10K_X58_Y25_N0, M10K_X58_Y36_N0, M10K_X26_Y19_N0, M10K_X38_Y20_N0, M10K_X38_Y34_N0, M10K_X76_Y36_N0, M10K_X41_Y27_N0, M10K_X49_Y38_N0, M10K_X58_Y27_N0, M10K_X38_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 2           ;
; Two Independent 18x18             ; 16          ;
; Independent 18x18 plus 36         ; 2           ;
; Sum of two 18x18                  ; 3           ;
; Independent 27x27                 ; 5           ;
; Total number of DSP blocks        ; 28          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 27          ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                         ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult0~mult_llmac                                                                                                                                                    ; Two Independent 18x18     ; DSP_X54_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult0~507                                                                                                                                                           ; Sum of two 18x18          ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult1~136                                                                                                                                                           ; Sum of two 18x18          ; DSP_X54_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult1~477                                                                                                                                                           ; Two Independent 18x18     ; DSP_X54_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult2~136                                                                                                                                                           ; Sum of two 18x18          ; DSP_X86_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult2~477                                                                                                                                                           ; Two Independent 18x18     ; DSP_X86_Y22_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult0~852                                                                                                                                                           ; Two Independent 18x18     ; DSP_X54_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult1~822                                                                                                                                                           ; Two Independent 18x18     ; DSP_X54_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|ALU:ALU0|Mult2~822                                                                                                                                                           ; Two Independent 18x18     ; DSP_X86_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1|Mult0~8                                                                                                                                        ; Two Independent 18x18     ; DSP_X32_Y30_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_1|mult_r5s:auto_generated|Mult0~8        ; Two Independent 18x18     ; DSP_X32_Y39_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|mul_s:mul1|mul_s_altfp_mult_maq:mul_s_altfp_mult_maq_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac                                     ; Independent 27x27         ; DSP_X54_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:q_partial_0|mult_r5s:auto_generated|Mult0~8        ; Two Independent 18x18     ; DSP_X20_Y33_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~80  ; Two Independent 18x18     ; DSP_X20_Y35_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_p5s:auto_generated|Mult0~421 ; Two Independent 18x18     ; DSP_X32_Y37_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Mult0~8                                                                                 ; Independent 27x27         ; DSP_X20_Y41_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:b1_prod|mult_i5s:auto_generated|Mult0~mac          ; Independent 27x27         ; DSP_X32_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|div_s:div1|div_s_altfp_div_3rj:div_s_altfp_div_3rj_component|div_s_altfp_div_pst_b2h:altfp_div_pst1|lpm_mult:a1_prod|mult_k5s:auto_generated|Mult0~mac          ; Independent 27x27         ; DSP_X32_Y33_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult2~8                                                               ; Independent 9x9           ; DSP_X32_Y41_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult0~mult_hlmac                                            ; Independent 18x18 plus 36 ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult0~mult_llmac                                            ; Two Independent 18x18     ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult1~8                                                               ; Two Independent 18x18     ; DSP_X20_Y37_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope|Mult0~8                                                               ; Two Independent 18x18     ; DSP_X20_Y39_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult4~mac                                                   ; Independent 9x9           ; DSP_X32_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult1~mac                                                   ; Two Independent 18x18     ; DSP_X20_Y45_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult2~mult_hlmac                                            ; Independent 18x18 plus 36 ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult3~8                                                     ; Independent 27x27         ; DSP_X20_Y43_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter|Mult2~mult_llmac                                            ; Two Independent 18x18     ; DSP_X20_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 51,477 / 289,320 ( 18 % ) ;
; C12 interconnects                           ; 1,625 / 13,420 ( 12 % )   ;
; C2 interconnects                            ; 18,929 / 119,108 ( 16 % ) ;
; C4 interconnects                            ; 12,593 / 56,300 ( 22 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 3,030 / 289,320 ( 1 % )   ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 5,175 / 84,580 ( 6 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 2,463 / 12,676 ( 19 % )   ;
; R14/C12 interconnect drivers                ; 3,457 / 20,720 ( 17 % )   ;
; R3 interconnects                            ; 23,758 / 130,992 ( 18 % ) ;
; R6 interconnects                            ; 39,615 / 266,960 ( 15 % ) ;
; Spine clocks                                ; 19 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules            ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass           ; 193          ; 0            ; 193          ; 0            ; 0            ; 264       ; 193          ; 0            ; 264       ; 264       ; 0            ; 232          ; 0            ; 0            ; 0            ; 0            ; 232          ; 0            ; 0            ; 0            ; 77           ; 232          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable   ; 71           ; 264          ; 71           ; 264          ; 264          ; 0         ; 71           ; 264          ; 0         ; 0         ; 264          ; 32           ; 264          ; 264          ; 264          ; 264          ; 32           ; 264          ; 264          ; 264          ; 187          ; 32           ; 264          ; 264          ; 264          ; 264          ; 264          ; 264          ;
; Total Fail           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HEX0[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_BLANK_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_G[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_HS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_R[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_VS               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[16]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[17]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[18]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[19]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[20]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[21]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[22]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[23]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[24]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[25]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[26]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[27]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[28]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[29]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[30]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[31]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LeMem                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; EscreveMem           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instrucao[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MClock               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[16] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[17] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[18] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[19] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[20] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[21] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[22] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[23] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[24] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[25] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[26] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[27] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[28] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[29] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[30] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; MemD_DadoLeitura[31] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_DATA[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_HS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_RESET_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_VS                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_SYNC_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT2             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK2_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+----------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 3852.3            ;
; CLOCK_50            ; CLOCK_50             ; 3381.0            ;
; CLOCK_50            ; CLOCK_50,I/O         ; 760.1             ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                           ; Destination Register                                                                                                                                ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|address_reg_a[0]                ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 7.815             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[17]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[23]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[22]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[27]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[26]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[28]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[21]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[20]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[29]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[19]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a56~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a56~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a24~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a24~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[18]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[25]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[31]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[16]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[30]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CPU:CPU0|Datapath_UNI:Processor|PC[24]                                                                                                                                    ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.044             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a54~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a54~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a22~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a22~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a55~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a55~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a23~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a23~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 7.020             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a53~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.912             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a53~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.912             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a21~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.912             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a21~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.912             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a63~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.836             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a63~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.836             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a31~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.836             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a31~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.836             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a36~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a36~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a4~porta_datain_reg0  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a4~porta_re_reg       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a37~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a37~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a5~porta_datain_reg0  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a5~porta_re_reg       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.815             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a34~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a34~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a2~porta_datain_reg0  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a2~porta_re_reg       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a38~porta_datain_reg0 ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a38~porta_re_reg      ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a6~porta_datain_reg0  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a6~porta_re_reg       ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 6.432             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][15]                                                                                                  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a52~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a52~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a20~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a20~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a31~portb_datain_reg0 ; 6.323             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a35~porta_datain_reg0 ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a29~portb_we_reg      ; 5.795             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a35~porta_re_reg      ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a29~portb_we_reg      ; 5.795             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a3~porta_datain_reg0  ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a29~portb_we_reg      ; 5.795             ;
; CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_sft1:auto_generated|altsyncram_oqj2:altsyncram1|ram_block3a3~porta_re_reg       ; VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA0|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|ram_block1a29~portb_we_reg      ; 5.795             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[29][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[18][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[22][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[26][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[30][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[19][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[23][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[27][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[31][7]                                                                                                   ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|add_sub:add1|add_sub_altfp_add_sub_dsm:add_sub_altfp_add_sub_dsm_component|dataa_man_dffe1[0]          ; 5.613             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[16][17]                                                                                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_alb_w_dffe3             ; 5.530             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[20][17]                                                                                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_alb_w_dffe3             ; 5.530             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[24][17]                                                                                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_alb_w_dffe3             ; 5.530             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[28][17]                                                                                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_alb_w_dffe3             ; 5.530             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[17][17]                                                                                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_alb_w_dffe3             ; 5.530             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[21][17]                                                                                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_alb_w_dffe3             ; 5.530             ;
; CPU:CPU0|Datapath_UNI:Processor|FPRegisters:REGISTERS1|registers[25][17]                                                                                                  ; CPU:CPU0|Datapath_UNI:Processor|FPALU:FPALU0|c_comp:c_comp1|c_comp_altfp_compare_mob:c_comp_altfp_compare_mob_component|out_alb_w_dffe3             ; 5.530             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "TopDE"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 67 pins of 260 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 127 fanout uses global clock CLKCTRL_G10
    Info (11162): CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[4]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G6
    Info (11162): CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 37 fanout uses global clock CLKCTRL_G3
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 197 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'TopDE.out.sdc'
Warning (332060): Node: CLOCK_Interface:CLOCK0|CLKAutoFast was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CPU:CPU0|Datapath_UNI:Processor|PC[14] is being clocked by CLOCK_Interface:CLOCK0|CLKAutoFast
Warning (332060): Node: KEY[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCK_Interface:CLOCK0|CLKSelectAuto is being clocked by KEY[2]
Warning (332060): Node: STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register STOPWATCH_Interface:stopwatch0|time_count[27] is being clocked by STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|PS2history[7][3] is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_code[3] is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock
Warning (332060): Node: TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set
Warning (332060): Node: AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AudioCODEC_Interface:Audio0|waudio_inR[7] is being clocked by AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X
Warning (332060): Node: AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AudioCODEC_Interface:Audio0|audio_converter:u5|AUD_inR[7] is being clocked by AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK
Warning (332060): Node: KEY[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCK_Interface:CLOCK0|CLKSelectFast is being clocked by KEY[1]
Warning (332060): Node: KEY[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CLOCK_Interface:CLOCK0|CLKManual is being clocked by KEY[3]
Warning (332060): Node: Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer|mixed[0] is being clocked by Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]
Warning (332060): Node: AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] is being clocked by AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[4].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):  150.000     CLOCK_50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 316 registers into blocks of type DSP block
    Extra Info (176220): Created 65 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:37
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:46
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:53
Info (170193): Fitter routing operations beginning
Info (170089): 7e+03 ns of routing delay (approximately 3.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 16% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:05:58
Info (11888): Total time spent on timing analysis during the Fitter is 286.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:21
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 79 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently enabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 50
    Info (169065): Pin AUD_BCLK has a permanently enabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 51
    Info (169065): Pin AUD_DACLRCK has a permanently enabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 53
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 161
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 163
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 83
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 84
    Info (169065): Pin PS2_CLK2 has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 162
    Info (169065): Pin PS2_DAT2 has a permanently disabled output enable File: C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/TopDE.v Line: 164
Info (144001): Generated suppressed messages file C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/output_files/TopDE.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 6625 megabytes
    Info: Processing ended: Wed Nov 14 16:47:30 2018
    Info: Elapsed time: 00:16:04
    Info: Total CPU time (on all processors): 00:23:31


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Paulo/Unb/OAC/Trabs-e-Labs-OAC-2018.2/Lab3/RISC-V_restored/output_files/TopDE.fit.smsg.


