strict digraph "" {
	node [label="\N"];
	"Leaf_74:AL"	 [def_var="['start_count_del', 'tx_ack']",
		label="Leaf_74:AL"];
	"77:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb289ed8d10>",
		fillcolor=springgreen,
		label="77:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"81:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb289ed8e10>",
		fillcolor=turquoise,
		label="81:BL
start_count_del <= start_count;
tx_ack <= ~start_count & start_count_del;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb289ed8e50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb289eba050>]",
		style=filled,
		typ=Block];
	"77:IF" -> "81:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=77];
	"77:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb289eba2d0>",
		fillcolor=turquoise,
		label="77:BL
start_count_del <= 0;
tx_ack <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb289eba310>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fb289eba450>]",
		style=filled,
		typ=Block];
	"77:IF" -> "77:BL"	 [cond="['reset']",
		label=reset,
		lineno=77];
	"74:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fb289eba5d0>",
		clk_sens=True,
		fillcolor=gold,
		label="74:AL",
		sens="['clock', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'start_count_del', 'start_count']"];
	"75:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fb289eba750>",
		fillcolor=turquoise,
		label="75:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"74:AL" -> "75:BL"	 [cond="[]",
		lineno=None];
	"81:BL" -> "Leaf_74:AL"	 [cond="[]",
		lineno=None];
	"77:BL" -> "Leaf_74:AL"	 [cond="[]",
		lineno=None];
	"75:BL" -> "77:IF"	 [cond="[]",
		lineno=None];
}
