// Seed: 422618826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  assign module_1.id_6 = 0;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout supply1 id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  bit [-1 : -1 'd0] id_15;
  initial begin : LABEL_0
    id_15 <= id_3;
  end
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd14,
    parameter id_4  = 32'd26,
    parameter id_8  = 32'd86
) (
    input supply0 id_0,
    output tri id_1,
    output tri id_2,
    input wor id_3,
    input wire _id_4,
    output supply1 id_5,
    input tri id_6
    , _id_17,
    output wor id_7,
    input tri0 _id_8,
    input uwire id_9,
    output wand id_10,
    output wand id_11,
    output uwire id_12,
    output wire id_13,
    input supply0 id_14,
    output wire id_15
);
  wire [id_4 : id_17  ==?  id_8] id_18;
  assign id_18 = id_14;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
