Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Feb 19 18:11:02 2019
| Host         : FSL-12 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file reg_file_control_sets_placed.rpt
| Design       : reg_file
| Device       : xc7vx485t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                 | rst_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | decoder_comp/E[0]               | rst_IBUF         |                4 |              8 |
|  clk_IBUF_BUFG | decoder_comp/stored_reg[7][0]   | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG | decoder_comp/stored_reg[7]_4[0] | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | decoder_comp/stored_reg[7]_3[0] | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | decoder_comp/stored_reg[7]_0[0] | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG | decoder_comp/stored_reg[7]_2[0] | rst_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | decoder_comp/stored_reg[7]_1[0] | rst_IBUF         |                1 |              8 |
|  clk_IBUF_BUFG | decoder_comp/stored_reg[7]_5[0] | rst_IBUF         |                5 |              8 |
+----------------+---------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     9 |
+--------+-----------------------+


