// Seed: 2570793277
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    input supply1 id_11,
    output tri id_12,
    output supply1 id_13,
    output wor id_14
);
  parameter id_16 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd28,
    parameter id_7 = 32'd71,
    parameter id_9 = 32'd32
) (
    input tri0 id_0,
    output wire id_1,
    output wand id_2,
    output tri0 id_3,
    output wire id_4,
    input supply0 _id_5,
    output tri1 id_6,
    input uwire _id_7
);
  wire _id_9, id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_6,
      id_6,
      id_1
  );
  logic [7:0][id_9 : ~  id_5][id_7 : id_7] id_11;
  ;
endmodule
