Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 29 22:27:09 2021
| Host         : DESKTOP-3QO6TRU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DIDACOMP_2_control_sets_placed.rpt
| Design       : DIDACOMP_2
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            2 |
|      8 |            4 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |            3 |
| No           | No                    | Yes                    |              62 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              50 |            7 |
| Yes          | No                    | Yes                    |             162 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------+------------------+------------------+----------------+
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/reg_FC_reg_1                    | RST_i_IBUF       |                1 |              2 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/out[2]                          | RST_i_IBUF       |                2 |              6 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/out[4]                          | RST_i_IBUF       |                1 |              6 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/E[0]                            | RST_i_IBUF       |                1 |              8 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/reg_B_reg[3][0]                 | RST_i_IBUF       |                1 |              8 |
|  CLK_i_IBUF_BUFG | CW17/E[0]                                    | RST_i_IBUF       |                1 |              8 |
|  CLK_i_IBUF_BUFG | CW11/E[0]                                    | RST_i_IBUF       |                1 |              8 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/p_0_in1_in                      |                  |                1 |             16 |
|  CLK_i_IBUF_BUFG |                                              |                  |                3 |             24 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/CW_CU[1]                        | RST_i_IBUF       |                4 |             24 |
|  CLK_i_IBUF_BUFG | CONTROL_UNIT/out[7]                          |                  |                3 |             24 |
|  CLK_i_IBUF_BUFG | DEBOUNCE/FSM_onehot_CURRENT_STATE_reg[21][0] | RST_i_IBUF       |                8 |             44 |
|  CLK_i_IBUF_BUFG | CW14/E[0]                                    | RST_i_IBUF       |                5 |             48 |
|  CLK_i_IBUF_BUFG | DEBOUNCE/Timer_count0                        |                  |                7 |             50 |
|  CLK_i_IBUF_BUFG |                                              | RST_i_IBUF       |               12 |             62 |
+------------------+----------------------------------------------+------------------+------------------+----------------+


