

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_3u_config18_s'
================================================================
* Date:           Mon Jul 31 18:30:31 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.936 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|       10|  90.000 ns|  0.100 us|    9|   10|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                            |                                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                  Instance                                  |                              Module                              |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s  |        8|        9|  80.000 ns|  90.000 ns|    8|    8|  loop rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     3|      406|      417|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|      133|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      539|      469|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                  |                              Module                              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67  |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s  |        0|   3|  406|  417|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                       |                                                                  |        0|   3|  406|  417|    0|
    +----------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  14|          3|    1|          3|
    |ap_done            |   9|          2|    1|          2|
    |layer16_out_blk_n  |   9|          2|    1|          2|
    |layer18_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  50|         11|    5|         11|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                          | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                |   2|   0|    2|          0|
    |ap_done_reg                                                                              |   1|   0|    1|          0|
    |data_1_reg_201                                                                           |  16|   0|   16|          0|
    |data_2_reg_206                                                                           |  16|   0|   16|          0|
    |data_3_reg_211                                                                           |  16|   0|   16|          0|
    |data_4_reg_216                                                                           |  16|   0|   16|          0|
    |data_5_reg_221                                                                           |  16|   0|   16|          0|
    |data_6_reg_191                                                                           |  16|   0|   16|          0|
    |data_7_reg_196                                                                           |  16|   0|   16|          0|
    |data_reg_186                                                                             |  16|   0|   16|          0|
    |grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config18_s_fu_67_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                           |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                    | 133|   0|  133|          0|
    +-----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,3u>,config18>|  return value|
|layer16_out_dout            |   in|  128|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_empty_n         |   in|    1|     ap_fifo|                                                        layer16_out|       pointer|
|layer16_out_read            |  out|    1|     ap_fifo|                                                        layer16_out|       pointer|
|layer18_out_din             |  out|   48|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_num_data_valid  |   in|    2|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_fifo_cap        |   in|    2|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_full_n          |   in|    1|     ap_fifo|                                                        layer18_out|       pointer|
|layer18_out_write           |  out|    1|     ap_fifo|                                                        layer18_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

