
Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sat Jul 29 20:11:15 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 368.086ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.676ns  (46.3% logic, 53.7% route), 18 logic levels.

 Constraint Details:

     26.676ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.086ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOF1_DE  ---     0.643     R2C15B.FCI to      R2C15B.F1 POPtimers/SLICE_9
ROUTE         2     1.390      R2C15B.F1 to      R4C15B.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023      R4C15B.A0 to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF0_DE  ---     0.585     R8C19B.FCI to      R8C19B.F0 POPtimers/SLICE_40
ROUTE         2     1.030      R8C19B.F0 to      R8C21C.B1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R8C21C.B1 to     R8C21C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R8C21C.FCO to     R8C21D.FCI POPtimers/n8088
FCITOF0_DE  ---     0.585     R8C21D.FCI to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.676   (46.3% logic, 53.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.648ns  (46.3% logic, 53.7% route), 19 logic levels.

 Constraint Details:

     26.648ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.114ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R2C15B.FCI to      R2C15B.F0 POPtimers/SLICE_9
ROUTE         2     1.392      R2C15B.F0 to      R4C15A.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R4C15A.A1 to     R4C15A.FCO SLICE_31
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n8255
FCITOFCO_D  ---     0.162     R4C15B.FCI to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF0_DE  ---     0.585     R8C19B.FCI to      R8C19B.F0 POPtimers/SLICE_40
ROUTE         2     1.030      R8C19B.F0 to      R8C21C.B1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R8C21C.B1 to     R8C21C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R8C21C.FCO to     R8C21D.FCI POPtimers/n8088
FCITOF0_DE  ---     0.585     R8C21D.FCI to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.648   (46.3% logic, 53.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.646ns  (46.3% logic, 53.7% route), 19 logic levels.

 Constraint Details:

     26.646ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.116ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOFCO_D  ---     0.162     R2C15B.FCI to     R2C15B.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI POPtimers/n8203
FCITOF0_DE  ---     0.585     R2C15C.FCI to      R2C15C.F0 POPtimers/SLICE_8
ROUTE         2     1.390      R2C15C.F0 to      R4C15B.A1 POPtimers/Endof1stMWpulse[5]
C1TOFCO_DE  ---     0.889      R4C15B.A1 to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF0_DE  ---     0.585     R8C19B.FCI to      R8C19B.F0 POPtimers/SLICE_40
ROUTE         2     1.030      R8C19B.F0 to      R8C21C.B1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R8C21C.B1 to     R8C21C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R8C21C.FCO to     R8C21D.FCI POPtimers/n8088
FCITOF0_DE  ---     0.585     R8C21D.FCI to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.646   (46.3% logic, 53.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.636ns  (46.3% logic, 53.7% route), 19 logic levels.

 Constraint Details:

     26.636ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.126ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOFCO_D  ---     0.162     R2C15B.FCI to     R2C15B.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI POPtimers/n8203
FCITOFCO_D  ---     0.162     R2C15C.FCI to     R2C15C.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R2C15C.FCO to     R2C15D.FCI POPtimers/n8204
FCITOF0_DE  ---     0.585     R2C15D.FCI to      R2C15D.F0 POPtimers/SLICE_5
ROUTE         2     1.845      R2C15D.F0 to      R4C15C.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889      R4C15C.B1 to     R4C15C.FCO SLICE_29
ROUTE         1     0.000     R4C15C.FCO to     R4C15D.FCI POPtimers/n8257
FCITOF1_DE  ---     0.643     R4C15D.FCI to      R4C15D.F1 SLICE_28
ROUTE         2     1.809      R4C15D.F1 to      R4C18B.A0 POPtimers/Startof2ndMWpulse[9]
C0TOFCO_DE  ---     1.023      R4C18B.A0 to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF0_DE  ---     0.585     R8C19B.FCI to      R8C19B.F0 POPtimers/SLICE_40
ROUTE         2     1.030      R8C19B.F0 to      R8C21C.B1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R8C21C.B1 to     R8C21C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R8C21C.FCO to     R8C21D.FCI POPtimers/n8088
FCITOF0_DE  ---     0.585     R8C21D.FCI to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.636   (46.3% logic, 53.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.495ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.267ns  (43.6% logic, 56.4% route), 17 logic levels.

 Constraint Details:

     26.267ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.495ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOF1_DE  ---     0.643     R2C15B.FCI to      R2C15B.F1 POPtimers/SLICE_9
ROUTE         2     1.390      R2C15B.F1 to      R4C15B.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023      R4C15B.A0 to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF1_DE  ---     0.643     R8C19B.FCI to      R8C19B.F1 POPtimers/SLICE_40
ROUTE         2     1.542      R8C19B.F1 to      R8C21D.B0 POPtimers/Startopticalsample[14]
CTOF_DEL    ---     0.495      R8C21D.B0 to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.267   (43.6% logic, 56.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.239ns  (43.5% logic, 56.5% route), 18 logic levels.

 Constraint Details:

     26.239ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.523ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOF0_DE  ---     0.585     R2C15B.FCI to      R2C15B.F0 POPtimers/SLICE_9
ROUTE         2     1.392      R2C15B.F0 to      R4C15A.A1 POPtimers/Endof1stMWpulse[3]
C1TOFCO_DE  ---     0.889      R4C15A.A1 to     R4C15A.FCO SLICE_31
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n8255
FCITOFCO_D  ---     0.162     R4C15B.FCI to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF1_DE  ---     0.643     R8C19B.FCI to      R8C19B.F1 POPtimers/SLICE_40
ROUTE         2     1.542      R8C19B.F1 to      R8C21D.B0 POPtimers/Startopticalsample[14]
CTOF_DEL    ---     0.495      R8C21D.B0 to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.239   (43.5% logic, 56.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.525ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.237ns  (43.5% logic, 56.5% route), 18 logic levels.

 Constraint Details:

     26.237ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.525ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOFCO_D  ---     0.162     R2C15B.FCI to     R2C15B.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI POPtimers/n8203
FCITOF0_DE  ---     0.585     R2C15C.FCI to      R2C15C.F0 POPtimers/SLICE_8
ROUTE         2     1.390      R2C15C.F0 to      R4C15B.A1 POPtimers/Endof1stMWpulse[5]
C1TOFCO_DE  ---     0.889      R4C15B.A1 to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF1_DE  ---     0.643     R8C19B.FCI to      R8C19B.F1 POPtimers/SLICE_40
ROUTE         2     1.542      R8C19B.F1 to      R8C21D.B0 POPtimers/Startopticalsample[14]
CTOF_DEL    ---     0.495      R8C21D.B0 to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.237   (43.5% logic, 56.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.534ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i3  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.228ns  (46.9% logic, 53.1% route), 18 logic levels.

 Constraint Details:

     26.228ns physical path delay POPtimers/piecounter/SLICE_112 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.534ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_112 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17B.CLK to      R2C17B.Q0 POPtimers/piecounter/SLICE_112 (from reveal_ist_66_N)
ROUTE         4     1.043      R2C17B.Q0 to      R2C15B.B0 reveal_ist_25_N
C0TOFCO_DE  ---     1.023      R2C15B.B0 to     R2C15B.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI POPtimers/n8203
FCITOF0_DE  ---     0.585     R2C15C.FCI to      R2C15C.F0 POPtimers/SLICE_8
ROUTE         2     1.390      R2C15C.F0 to      R4C15B.A1 POPtimers/Endof1stMWpulse[5]
C1TOFCO_DE  ---     0.889      R4C15B.A1 to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF0_DE  ---     0.585     R8C19B.FCI to      R8C19B.F0 POPtimers/SLICE_40
ROUTE         2     1.030      R8C19B.F0 to      R8C21C.B1 POPtimers/Startopticalsample[13]
C1TOFCO_DE  ---     0.889      R8C21C.B1 to     R8C21C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R8C21C.FCO to     R8C21D.FCI POPtimers/n8088
FCITOF0_DE  ---     0.585     R8C21D.FCI to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.228   (46.9% logic, 53.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17B.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.534ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.228ns  (43.9% logic, 56.1% route), 17 logic levels.

 Constraint Details:

     26.228ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.534ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOF1_DE  ---     0.643     R2C15B.FCI to      R2C15B.F1 POPtimers/SLICE_9
ROUTE         2     1.390      R2C15B.F1 to      R4C15B.A0 POPtimers/Endof1stMWpulse[4]
C0TOFCO_DE  ---     1.023      R4C15B.A0 to     R4C15B.FCO SLICE_30
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n8256
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 SLICE_29
ROUTE         2     2.274      R4C15C.F1 to      R4C18A.A0 POPtimers/Startof2ndMWpulse[7]
C0TOFCO_DE  ---     1.023      R4C18A.A0 to     R4C18A.FCO POPtimers/SLICE_53
ROUTE         1     0.000     R4C18A.FCO to     R4C18B.FCI POPtimers/n8078
FCITOFCO_D  ---     0.162     R4C18B.FCI to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
CTOF_DEL    ---     0.495      R8C19A.A1 to      R8C19A.F1 POPtimers/SLICE_41
ROUTE         2     1.427      R8C19A.F1 to      R8C21C.B0 POPtimers/Startopticalsample[12]
C0TOFCO_DE  ---     1.023      R8C21C.B0 to     R8C21C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R8C21C.FCO to     R8C21D.FCI POPtimers/n8088
FCITOF0_DE  ---     0.585     R8C21D.FCI to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.228   (43.9% logic, 56.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.


Passed: The following path meets requirements by 368.535ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        sample_output_93  (to clk_2M5 +)

   Delay:              26.227ns  (43.5% logic, 56.5% route), 18 logic levels.

 Constraint Details:

     26.227ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_474 meets
    400.000ns delay constraint less
      5.072ns skew and
      0.166ns DIN_SET requirement (totaling 394.762ns) by 368.535ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     1.433      R2C17A.Q1 to      R2C15A.B1 reveal_ist_27_N
C1TOFCO_DE  ---     0.889      R2C15A.B1 to     R2C15A.FCO POPtimers/SLICE_12
ROUTE         1     0.000     R2C15A.FCO to     R2C15B.FCI POPtimers/n8202
FCITOFCO_D  ---     0.162     R2C15B.FCI to     R2C15B.FCO POPtimers/SLICE_9
ROUTE         1     0.000     R2C15B.FCO to     R2C15C.FCI POPtimers/n8203
FCITOFCO_D  ---     0.162     R2C15C.FCI to     R2C15C.FCO POPtimers/SLICE_8
ROUTE         1     0.000     R2C15C.FCO to     R2C15D.FCI POPtimers/n8204
FCITOF0_DE  ---     0.585     R2C15D.FCI to      R2C15D.F0 POPtimers/SLICE_5
ROUTE         2     1.845      R2C15D.F0 to      R4C15C.B1 POPtimers/Endof1stMWpulse[7]
C1TOFCO_DE  ---     0.889      R4C15C.B1 to     R4C15C.FCO SLICE_29
ROUTE         1     0.000     R4C15C.FCO to     R4C15D.FCI POPtimers/n8257
FCITOF1_DE  ---     0.643     R4C15D.FCI to      R4C15D.F1 SLICE_28
ROUTE         2     1.809      R4C15D.F1 to      R4C18B.A0 POPtimers/Startof2ndMWpulse[9]
C0TOFCO_DE  ---     1.023      R4C18B.A0 to     R4C18B.FCO POPtimers/SLICE_51
ROUTE         1     0.000     R4C18B.FCO to     R4C18C.FCI POPtimers/n8079
FCITOF0_DE  ---     0.585     R4C18C.FCI to      R4C18C.F0 POPtimers/SLICE_38
ROUTE         2     1.923      R4C18C.F0 to      R5C19B.A1 POPtimers/Endof2ndMWpulse[11]
C1TOFCO_DE  ---     0.889      R5C19B.A1 to     R5C19B.FCO POPtimers/SLICE_50
ROUTE         1     0.000     R5C19B.FCO to     R5C19C.FCI POPtimers/n8214
FCITOF0_DE  ---     0.585     R5C19C.FCI to      R5C19C.F0 POPtimers/SLICE_48
ROUTE         3     2.161      R5C19C.F0 to      R8C19A.A1 POPtimers/Startofprobepulse[12]
C1TOFCO_DE  ---     0.889      R8C19A.A1 to     R8C19A.FCO POPtimers/SLICE_41
ROUTE         1     0.000     R8C19A.FCO to     R8C19B.FCI POPtimers/n8221
FCITOF1_DE  ---     0.643     R8C19B.FCI to      R8C19B.F1 POPtimers/SLICE_40
ROUTE         2     1.542      R8C19B.F1 to      R8C21D.B0 POPtimers/Startopticalsample[14]
CTOF_DEL    ---     0.495      R8C21D.B0 to      R8C21D.F0 POPtimers/SLICE_22
ROUTE         1     1.696      R8C21D.F0 to     R10C20D.A1 POPtimers/Endofopticalsample[14]
C1TOFCO_DE  ---     0.889     R10C20D.A1 to    R10C20D.FCO POPtimers/sample2/SLICE_71
ROUTE         1     0.000    R10C20D.FCO to    R10C21A.FCI POPtimers/sample2/n8120
FCITOF1_DE  ---     0.643    R10C21A.FCI to     R10C21A.F1 POPtimers/sample2/SLICE_70
ROUTE         2     1.969     R10C21A.F1 to     R10C12B.B1 POPtimers/n1351
CTOF_DEL    ---     0.495     R10C12B.B1 to     R10C12B.F1 SLICE_474
ROUTE         1     0.436     R10C12B.F1 to     R10C12B.C0 n9394
CTOF_DEL    ---     0.495     R10C12B.C0 to     R10C12B.F0 SLICE_474
ROUTE         1     0.000     R10C12B.F0 to    R10C12B.DI0 sample_output_N_48 (to clk_2M5)
                  --------
                   26.227   (43.5% logic, 56.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_474:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to    R10C12B.CLK clk_2M5
                  --------
                    6.312   (35.2% logic, 64.8% route), 2 logic levels.

Report:   31.334MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            798 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 88.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i11  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i11  (to clk_debug_N +)

   Delay:               3.622ns  (12.5% logic, 87.5% route), 1 logic levels.

 Constraint Details:

      3.622ns physical path delay POPtimers/freepcounter/SLICE_142 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_401 meets
    100.000ns delay constraint less
      7.703ns skew and
      0.348ns M_SET requirement (totaling 91.949ns) by 88.327ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_142 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C21A.CLK to      R5C21A.Q1 POPtimers/freepcounter/SLICE_142 (from reveal_ist_69_N)
ROUTE         3     3.170      R5C21A.Q1 to      R5C13C.M1 reveal_ist_41_N (to clk_debug_N)
                  --------
                    3.622   (12.5% logic, 87.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C15B.CLK clk_2M5
REG_DEL     ---     0.452     R8C15B.CLK to      R8C15B.Q0 POPtimers/SLICE_130
ROUTE         1     1.400      R8C15B.Q0 to      R7C14D.B0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.B0 to      R7C14D.F0 SLICE_432
ROUTE         9     2.440      R7C14D.F0 to     R5C21A.CLK reveal_ist_69_N
                  --------
                   11.099   (28.6% logic, 71.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C13C.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i5  (to clk_debug_N +)
                   FF                        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/te_precnt_val_i0_i4

   Delay:              11.246ns  (21.6% logic, 78.4% route), 5 logic levels.

 Constraint Details:

     11.246ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_535 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 99.718ns) by 88.472ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C8D.CLK to       R2C8D.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628 (from clk_debug_N)
ROUTE         4     2.328       R2C8D.Q1 to       R7C8C.D1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495       R7C8C.D1 to       R7C8C.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577
ROUTE         8     1.000       R7C8C.F1 to       R7C9B.A0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n9438
CTOF_DEL    ---     0.495       R7C9B.A0 to       R7C9B.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_582
ROUTE         1     0.436       R7C9B.F0 to       R7C9A.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/n4
CTOF_DEL    ---     0.495       R7C9A.C0 to       R7C9A.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_524
ROUTE         2     0.756       R7C9A.F0 to       R7C9D.C0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/n8856
CTOF_DEL    ---     0.495       R7C9D.C0 to       R7C9D.F0 SLICE_617
ROUTE         8     4.294       R7C9D.F0 to       R5C8C.CE TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/clk[0]_N_keep_enable_74 (to clk_debug_N)
                  --------
                   11.246   (21.6% logic, 78.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     2.264       21.PADDI to      R2C8D.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     2.264       21.PADDI to      R5C8C.CLK clk_debug_N
                  --------
                    2.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 88.486ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i1  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i17  (to clk_debug_N +)

   Delay:               3.178ns  (14.2% logic, 85.8% route), 1 logic levels.

 Constraint Details:

      3.178ns physical path delay POPtimers/piecounter/SLICE_121 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_364 meets
    100.000ns delay constraint less
      7.988ns skew and
      0.348ns M_SET requirement (totaling 91.664ns) by 88.486ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_121 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C19B.CLK to      R2C19B.Q0 POPtimers/piecounter/SLICE_121 (from reveal_ist_66_N)
ROUTE         6     2.726      R2C19B.Q0 to      R5C14A.M1 reveal_ist_29_N (to clk_debug_N)
                  --------
                    3.178   (14.2% logic, 85.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C19B.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C14A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.586ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i2  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i2  (to clk_debug_N +)

   Delay:               3.363ns  (13.4% logic, 86.6% route), 1 logic levels.

 Constraint Details:

      3.363ns physical path delay POPtimers/freepcounter/SLICE_138 to SLICE_55 meets
    100.000ns delay constraint less
      7.703ns skew and
      0.348ns M_SET requirement (totaling 91.949ns) by 88.586ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_138 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C20B.CLK to      R4C20B.Q0 POPtimers/freepcounter/SLICE_138 (from reveal_ist_69_N)
ROUTE         4     2.911      R4C20B.Q0 to      R9C15D.M1 reveal_ist_59_N (to clk_debug_N)
                  --------
                    3.363   (13.4% logic, 86.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C15B.CLK clk_2M5
REG_DEL     ---     0.452     R8C15B.CLK to      R8C15B.Q0 POPtimers/SLICE_130
ROUTE         1     1.400      R8C15B.Q0 to      R7C14D.B0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.B0 to      R7C14D.F0 SLICE_432
ROUTE         9     2.440      R7C14D.F0 to     R4C20B.CLK reveal_ist_69_N
                  --------
                   11.099   (28.6% logic, 71.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R9C15D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i5  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i21  (to clk_debug_N +)

   Delay:               2.881ns  (15.7% logic, 84.3% route), 1 logic levels.

 Constraint Details:

      2.881ns physical path delay POPtimers/piecounter/SLICE_111 to SLICE_49 meets
    100.000ns delay constraint less
      7.988ns skew and
      0.348ns M_SET requirement (totaling 91.664ns) by 88.783ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_111 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17C.CLK to      R2C17C.Q0 POPtimers/piecounter/SLICE_111 (from reveal_ist_66_N)
ROUTE         4     2.429      R2C17C.Q0 to      R9C16A.M1 reveal_ist_21_N (to clk_debug_N)
                  --------
                    2.881   (15.7% logic, 84.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_111:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17C.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R9C16A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i3  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i19  (to clk_debug_N +)

   Delay:               2.881ns  (15.7% logic, 84.3% route), 1 logic levels.

 Constraint Details:

      2.881ns physical path delay POPtimers/piecounter/SLICE_112 to SLICE_55 meets
    100.000ns delay constraint less
      7.988ns skew and
      0.348ns M_SET requirement (totaling 91.664ns) by 88.783ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_112 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17B.CLK to      R2C17B.Q0 POPtimers/piecounter/SLICE_112 (from reveal_ist_66_N)
ROUTE         4     2.429      R2C17B.Q0 to      R9C15D.M0 reveal_ist_25_N (to clk_debug_N)
                  --------
                    2.881   (15.7% logic, 84.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17B.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R9C15D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 88.783ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i4  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i20  (to clk_debug_N +)

   Delay:               2.881ns  (15.7% logic, 84.3% route), 1 logic levels.

 Constraint Details:

      2.881ns physical path delay POPtimers/piecounter/SLICE_112 to SLICE_49 meets
    100.000ns delay constraint less
      7.988ns skew and
      0.348ns M_SET requirement (totaling 91.664ns) by 88.783ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_112 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17B.CLK to      R2C17B.Q1 POPtimers/piecounter/SLICE_112 (from reveal_ist_66_N)
ROUTE         4     2.429      R2C17B.Q1 to      R9C16A.M0 reveal_ist_23_N (to clk_debug_N)
                  --------
                    2.881   (15.7% logic, 84.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17B.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R9C16A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 89.033ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i8  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i24  (to clk_debug_N +)

   Delay:               2.631ns  (17.2% logic, 82.8% route), 1 logic levels.

 Constraint Details:

      2.631ns physical path delay POPtimers/piecounter/SLICE_110 to SLICE_168 meets
    100.000ns delay constraint less
      7.988ns skew and
      0.348ns M_SET requirement (totaling 91.664ns) by 89.033ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_110 to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17D.CLK to      R2C17D.Q1 POPtimers/piecounter/SLICE_110 (from reveal_ist_66_N)
ROUTE         4     2.179      R2C17D.Q1 to      R5C16B.M0 reveal_ist_15_N (to clk_debug_N)
                  --------
                    2.631   (17.2% logic, 82.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17D.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C16B.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 89.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/count_i8  (from reveal_ist_69_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i8  (to clk_debug_N +)

   Delay:               2.816ns  (16.1% logic, 83.9% route), 1 logic levels.

 Constraint Details:

      2.816ns physical path delay POPtimers/freepcounter/SLICE_143 to SLICE_170 meets
    100.000ns delay constraint less
      7.703ns skew and
      0.348ns M_SET requirement (totaling 91.949ns) by 89.133ns

 Physical Path Details:

      Data path POPtimers/freepcounter/SLICE_143 to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C20D.CLK to      R5C20D.Q0 POPtimers/freepcounter/SLICE_143 (from reveal_ist_69_N)
ROUTE         3     2.364      R5C20D.Q0 to      R5C15D.M1 reveal_ist_47_N (to clk_debug_N)
                  --------
                    2.816   (16.1% logic, 83.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/freepcounter/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R8C15B.CLK clk_2M5
REG_DEL     ---     0.452     R8C15B.CLK to      R8C15B.Q0 POPtimers/SLICE_130
ROUTE         1     1.400      R8C15B.Q0 to      R7C14D.B0 POPtimers/freepcounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14D.B0 to      R7C14D.F0 SLICE_432
ROUTE         9     2.440      R7C14D.F0 to     R5C20D.CLK reveal_ist_69_N
                  --------
                   11.099   (28.6% logic, 71.4% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R5C15D.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.


Passed: The following path meets requirements by 89.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i2  (from reveal_ist_66_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i18  (to clk_debug_N +)

   Delay:               2.484ns  (18.2% logic, 81.8% route), 1 logic levels.

 Constraint Details:

      2.484ns physical path delay POPtimers/piecounter/SLICE_113 to SLICE_435 meets
    100.000ns delay constraint less
      7.988ns skew and
      0.348ns M_SET requirement (totaling 91.664ns) by 89.180ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_113 to SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C17A.CLK to      R2C17A.Q1 POPtimers/piecounter/SLICE_113 (from reveal_ist_66_N)
ROUTE         4     2.032      R2C17A.Q1 to      R7C14A.M1 reveal_ist_27_N (to clk_debug_N)
                  --------
                    2.484   (18.2% logic, 81.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to POPtimers/piecounter/SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.436       21.PADDI to      LPLL.CLKI clk_debug_N
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        40     1.652     LPLL.CLKOP to     R7C19A.CLK clk_2M5
REG_DEL     ---     0.452     R7C19A.CLK to      R7C19A.Q0 POPtimers/SLICE_105
ROUTE         1     1.278      R7C19A.Q0 to      R7C14A.C0 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C14A.C0 to      R7C14A.F0 SLICE_435
ROUTE        10     2.847      R7C14A.F0 to     R2C17A.CLK reveal_ist_66_N
                  --------
                   11.384   (27.9% logic, 72.1% route), 4 logic levels.

      Destination Clock Path tenmegclock to SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         21.PAD to       21.PADDI tenmegclock
ROUTE        98     2.264       21.PADDI to     R7C14A.CLK clk_debug_N
                  --------
                    3.396   (33.3% logic, 66.7% route), 1 logic levels.

Report:   85.668MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |    2.500 MHz|   31.334 MHz|  18  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |   10.000 MHz|   85.668 MHz|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_475.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_432.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_435.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 150
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_199.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 98
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_432.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_435.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 40
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_475.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_432.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_435.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_199.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1422540 paths, 3 nets, and 3754 connections (91.56% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sat Jul 29 20:11:15 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/sek529/Github/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "clk_2M5" 2.500000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_197 to slowclocks/SLICE_197 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_197 to slowclocks/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5C.CLK to      R10C5C.Q0 slowclocks/SLICE_197 (from clk_2M5)
ROUTE         1     0.130      R10C5C.Q0 to      R10C5C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R10C5C.A0 to      R10C5C.F0 slowclocks/SLICE_197
ROUTE         1     0.000      R10C5C.F0 to     R10C5C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C5C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_197:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C5C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_200 to slowclocks/SLICE_200 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_200 to slowclocks/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4D.CLK to      R10C4D.Q0 slowclocks/SLICE_200 (from clk_2M5)
ROUTE         1     0.130      R10C4D.Q0 to      R10C4D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R10C4D.A0 to      R10C4D.F0 slowclocks/SLICE_200
ROUTE         1     0.000      R10C4D.F0 to     R10C4D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_202 to slowclocks/SLICE_202 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_202 to slowclocks/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4B.CLK to      R10C4B.Q1 slowclocks/SLICE_202 (from clk_2M5)
ROUTE         1     0.130      R10C4B.Q1 to      R10C4B.A1 slowclocks/n21
CTOF_DEL    ---     0.101      R10C4B.A1 to      R10C4B.F1 slowclocks/SLICE_202
ROUTE         1     0.000      R10C4B.F1 to     R10C4B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_195 to slowclocks/SLICE_195 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_195 to slowclocks/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6A.CLK to      R10C6A.Q0 slowclocks/SLICE_195 (from clk_2M5)
ROUTE         1     0.130      R10C6A.Q0 to      R10C6A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R10C6A.A0 to      R10C6A.F0 slowclocks/SLICE_195
ROUTE         1     0.000      R10C6A.F0 to     R10C6A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C6A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C6A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i1  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i1  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_202 to slowclocks/SLICE_202 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_202 to slowclocks/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4B.CLK to      R10C4B.Q0 slowclocks/SLICE_202 (from clk_2M5)
ROUTE         1     0.130      R10C4B.Q0 to      R10C4B.A0 slowclocks/n22
CTOF_DEL    ---     0.101      R10C4B.A0 to      R10C4B.F0 slowclocks/SLICE_202
ROUTE         1     0.000      R10C4B.F0 to     R10C4B.DI0 slowclocks/n119 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_198 to slowclocks/SLICE_198 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_198 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5B.CLK to      R10C5B.Q0 slowclocks/SLICE_198 (from clk_2M5)
ROUTE         1     0.130      R10C5B.Q0 to      R10C5B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R10C5B.A0 to      R10C5B.F0 slowclocks/SLICE_198
ROUTE         1     0.000      R10C5B.F0 to     R10C5B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_198:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C5B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_196 to slowclocks/SLICE_196 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_196 to slowclocks/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C5D.CLK to      R10C5D.Q0 slowclocks/SLICE_196 (from clk_2M5)
ROUTE         1     0.130      R10C5D.Q0 to      R10C5D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R10C5D.A0 to      R10C5D.F0 slowclocks/SLICE_196
ROUTE         1     0.000      R10C5D.F0 to     R10C5D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C5D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C5D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_201 to slowclocks/SLICE_201 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_201 to slowclocks/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C4C.CLK to      R10C4C.Q0 slowclocks/SLICE_201 (from clk_2M5)
ROUTE         1     0.130      R10C4C.Q0 to      R10C4C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R10C4C.A0 to      R10C4C.F0 slowclocks/SLICE_201
ROUTE         1     0.000      R10C4C.F0 to     R10C4C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_201:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C4C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_194 to slowclocks/SLICE_194 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_194 to slowclocks/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6B.CLK to      R10C6B.Q0 slowclocks/SLICE_194 (from clk_2M5)
ROUTE         1     0.130      R10C6B.Q0 to      R10C6B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R10C6B.A0 to      R10C6B.F0 slowclocks/SLICE_194
ROUTE         1     0.000      R10C6B.F0 to     R10C6B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C6B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C6B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_964__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_964__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_193 to slowclocks/SLICE_193 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_193 to slowclocks/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C6C.CLK to      R10C6C.Q1 slowclocks/SLICE_193 (from clk_2M5)
ROUTE         1     0.130      R10C6C.Q1 to      R10C6C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R10C6C.A1 to      R10C6C.F1 slowclocks/SLICE_193
ROUTE         1     0.000      R10C6C.F1 to     R10C6C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C6C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        40     0.595     LPLL.CLKOP to     R10C6C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;
            798 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i12  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.304ns  (43.8% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      0.304ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_408 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.239ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_408 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C12B.CLK to      R5C12B.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_408 (from clk_debug_N)
ROUTE         1     0.171      R5C12B.Q1 to EBR_R6C10.DI12 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[12] (to clk_debug_N)
                  --------
                    0.304   (43.8% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C12B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_0  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R5C11A.WCK to      R5C11A.F0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 (from clk_debug_N)
ROUTE         1     0.000      R5C11A.F0 to     R5C11A.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout0_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C11A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0/RAM0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/FF_1  (to clk_debug_N +)

   Delay:               0.276ns  (100.0% logic, 0.0% route), 1 logic levels.

 Constraint Details:

      0.276ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.289ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R5C11A.WCK to      R5C11A.F1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0 (from clk_debug_N)
ROUTE         1     0.000      R5C11A.F1 to     R5C11A.DI1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/dataout1_ffin (to clk_debug_N)
                  --------
                    0.276   (100.0% logic, 0.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C11A.WCK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/trig_u/te_0/pmi_distributed_dpramXO2binarynonereg224/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C11A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_264 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_264 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_264 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R3C7B.CLK to       R3C7B.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_264 (from clk_debug_N)
ROUTE         1     0.152       R3C7B.Q0 to       R3C7B.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R3C7B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_264:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R3C7B.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_N +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_256 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_256 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_256 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C5D.CLK to       R7C5D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_256 (from clk_debug_N)
ROUTE         1     0.152       R7C5D.Q0 to       R7C5D.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_N)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R7C5D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R7C5D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/capture_reclk_i3  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8C.CLK to       R7C8C.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577 (from clk_debug_N)
ROUTE         2     0.154       R7C8C.Q0 to       R7C8C.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/capture_reclk[2] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R7C8C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R7C8C.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_N +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk_i3  (to clk_debug_N +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C8D.CLK to       R2C8D.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628 (from clk_debug_N)
ROUTE         5     0.154       R2C8D.Q0 to       R2C8D.M1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/jupdate_reclk[2] (to clk_debug_N)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R2C8D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/jtag_int_u/SLICE_628:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to      R2C8D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.322ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i17  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.387ns  (34.4% logic, 65.6% route), 1 logic levels.

 Constraint Details:

      0.387ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_364 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.322ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_364 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C14A.CLK to      R5C14A.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_364 (from clk_debug_N)
ROUTE         1     0.254      R5C14A.Q1 to EBR_R6C10.DI17 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[17] (to clk_debug_N)
                  --------
                    0.387   (34.4% logic, 65.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R5C14A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.325ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/tm_wr_addr_cntr_970__i0  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.431ns  (30.9% logic, 69.1% route), 1 logic levels.

 Constraint Details:

      0.431ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_354 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.106ns) by 0.325ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_354 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C12A.CLK to      R9C12A.Q0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_354 (from clk_debug_N)
ROUTE         7     0.298      R9C12A.Q0 to EBR_R6C10.ADW0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/tm_wr_addr_cntr[0] (to clk_debug_N)
                  --------
                    0.431   (30.9% logic, 69.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R9C12A.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d_i0  (from clk_debug_N +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1(ASIC)  (to clk_debug_N +)

   Delay:               0.446ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.446ns physical path delay TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_391 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.341ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_391 to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11D.CLK to      R7C11D.Q1 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_391 (from clk_debug_N)
ROUTE         1     0.313      R7C11D.Q1 to  EBR_R6C10.DI0 TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/trace_din_d[0] (to clk_debug_N)
                  --------
                    0.446   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/SLICE_391:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.788       21.PADDI to     R7C11D.CLK clk_debug_N
                  --------
                    0.788   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path tenmegclock to TinyFPGA_A2_reveal_coretop_instance/counters_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg3241632416/pmi_ram_dpXbnonesadr324163241611884d26_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        98     0.842       21.PADDI to EBR_R6C10.CLKW clk_debug_N
                  --------
                    0.842   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.500000 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_N" 10.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.239 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_475.Q0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: reveal_ist_69_N   Source: SLICE_432.F0   Loads: 9
   No transfer within this clock domain is found

Clock Domain: reveal_ist_66_N   Source: SLICE_435.F0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 150
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_199.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_N   Source: tenmegclock.PAD   Loads: 98
   Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;

   Data transfers from:
   Clock Domain: reveal_ist_69_N   Source: SLICE_432.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_435.F0
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk_debug_N" 10.000000 MHz ;   Transfers: 4

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 40
   Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_475.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 3

   Clock Domain: reveal_ist_69_N   Source: SLICE_432.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 14

   Clock Domain: reveal_ist_66_N   Source: SLICE_435.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 15

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_199.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.500000 MHz ;   Transfers: 5


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1422540 paths, 3 nets, and 3754 connections (91.56% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

