; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2025 Contributors to TPDE <https://tpde.org>
; SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

define <2 x float> @fmuladd_v2f32_1(<2 x float> %a, <2 x float> %c) {
; X64-LABEL: <fmuladd_v2f32_1>:
; X64:         movabs rax, 0x3f8000003f800000
; X64-NEXT:    movq xmm2, rax
; X64-NEXT:    mulps xmm0, xmm2
; X64-NEXT:    addps xmm0, xmm1
; X64-NEXT:    ret
;
; ARM64-LABEL: <fmuladd_v2f32_1>:
; ARM64:         mov x16, #0x3f8000003f800000 // =4575657222473777152
; ARM64-NEXT:    fmov d2, x16
; ARM64-NEXT:    fmla v1.2s, v2.2s, v0.2s
; ARM64-NEXT:    fmov d0, d1
; ARM64-NEXT:    ret
  %r = call <2 x float> @llvm.fmuladd(<2 x float> %a, <2 x float> <float 1.0, float 1.0>, <2 x float> %c)
  ret <2 x float> %r
}

define <2 x float> @fmuladd_v2f32_f32(<2 x float> %a, <2 x float> %b, <2 x float> %c) {
; X64-LABEL: <fmuladd_v2f32_f32>:
; X64:         mulps xmm0, xmm1
; X64-NEXT:    addps xmm0, xmm2
; X64-NEXT:    ret
;
; ARM64-LABEL: <fmuladd_v2f32_f32>:
; ARM64:         fmla v2.2s, v1.2s, v0.2s
; ARM64-NEXT:    fmov d0, d2
; ARM64-NEXT:    ret
  %r = call <2 x float> @llvm.fmuladd(<2 x float> %a, <2 x float> %b, <2 x float> %c)
  ret <2 x float> %r
}

define <4 x float> @fmuladd_v4f32_1(<4 x float> %a, <4 x float> %c) {
; X64-LABEL: <fmuladd_v4f32_1>:
; X64:         movaps xmm2, xmmword ptr <fmuladd_v2f32_f32+0xf>
; X64-NEXT:     R_X86_64_PC32 -0x4
; X64-NEXT:    mulps xmm0, xmm2
; X64-NEXT:    addps xmm0, xmm1
; X64-NEXT:    ret
;
; ARM64-LABEL: <fmuladd_v4f32_1>:
; ARM64:         adrp x16, 0x0 <fmuladd_v2f32_1>
; ARM64-NEXT:     R_AARCH64_ADR_PREL_PG_HI21
; ARM64-NEXT:    ldr q2, [x16]
; ARM64-NEXT:     R_AARCH64_LDST128_ABS_LO12_NC
; ARM64-NEXT:    fmla v1.4s, v2.4s, v0.4s
; ARM64-NEXT:    mov v0.16b, v1.16b
; ARM64-NEXT:    ret
  %r = call <4 x float> @llvm.fmuladd(<4 x float> %a, <4 x float> <float 1.0, float 1.0, float 1.0, float 1.0>, <4 x float> %c)
  ret <4 x float> %r
}

define <4 x float> @fmuladd_v4f32_f32(<4 x float> %a, <4 x float> %b, <4 x float> %c) {
; X64-LABEL: <fmuladd_v4f32_f32>:
; X64:         mulps xmm0, xmm1
; X64-NEXT:    addps xmm0, xmm2
; X64-NEXT:    ret
;
; ARM64-LABEL: <fmuladd_v4f32_f32>:
; ARM64:         fmla v2.4s, v1.4s, v0.4s
; ARM64-NEXT:    mov v0.16b, v2.16b
; ARM64-NEXT:    ret
  %r = call <4 x float> @llvm.fmuladd(<4 x float> %a, <4 x float> %b, <4 x float> %c)
  ret <4 x float> %r
}

define <2 x double> @fmuladd_v2f64_1(<2 x double> %a, <2 x double> %c) {
; X64-LABEL: <fmuladd_v2f64_1>:
; X64:         movaps xmm2, xmmword ptr <fmuladd_v4f32_f32+0xf>
; X64-NEXT:     R_X86_64_PC32 -0x4
; X64-NEXT:    mulpd xmm0, xmm2
; X64-NEXT:    addpd xmm0, xmm1
; X64-NEXT:    ret
;
; ARM64-LABEL: <fmuladd_v2f64_1>:
; ARM64:         adrp x16, 0x0 <fmuladd_v2f32_1>
; ARM64-NEXT:     R_AARCH64_ADR_PREL_PG_HI21
; ARM64-NEXT:    ldr q2, [x16]
; ARM64-NEXT:     R_AARCH64_LDST128_ABS_LO12_NC
; ARM64-NEXT:    fmla v1.2d, v2.2d, v0.2d
; ARM64-NEXT:    mov v0.16b, v1.16b
; ARM64-NEXT:    ret
  %r = call <2 x double> @llvm.fmuladd(<2 x double> %a, <2 x double> <double 1.0, double 1.0>, <2 x double> %c)
  ret <2 x double> %r
}

define <2 x double> @fmuladd_v2f64_f64(<2 x double> %a, <2 x double> %b, <2 x double> %c) {
; X64-LABEL: <fmuladd_v2f64_f64>:
; X64:         mulpd xmm0, xmm1
; X64-NEXT:    addpd xmm0, xmm2
; X64-NEXT:    ret
;
; ARM64-LABEL: <fmuladd_v2f64_f64>:
; ARM64:         fmla v2.2d, v1.2d, v0.2d
; ARM64-NEXT:    mov v0.16b, v2.16b
; ARM64-NEXT:    ret
  %r = call <2 x double> @llvm.fmuladd(<2 x double> %a, <2 x double> %b, <2 x double> %c)
  ret <2 x double> %r
}
