

        *** GPGPU-Sim version 3.0.1 (build 11015) ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   icnt_config_quadro_islip.txt # Interconnection network config file
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert embedded ptx to ptxplus
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_ptx_force_max_capability                   12 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  8:128:5:L:R:m,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>:<rep>:<wr>:<alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2:L:R:f,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>:<rep>:<wr>:<alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:il1     4:256:4:L:R:f,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>:<rep>:<wr>:<alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl1                     none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>:<rep>:<wr>:<alloc>,<mshr>:<N>:<merge>,<mq>|none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_shader_registers                16384 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      10 # number of processing clusters
-gpgpu_n_cores_per_cluster                    3 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_warp_parts                    2 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:32:8:L:R:m,A:16:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>:<rep>:<wr>:<alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 DDR cycle)
-gpgpu_dram_timing_opt 8:2:8:12:25:10:35:10:7:6:11 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR}
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RRBBBCCC.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_cache                      0 # Flush cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 325.0:650.0:650.0:800.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 000000000001c000 	high:17 low:14
addr_dec_mask[ROW]   = 000000007ffe0000 	high:31 low:17
addr_dec_mask[COL]   = 00000000000038ff 	high:14 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
GPGPU-Sim uArch: clock freqs: 325000000.000000:650000000.000000:650000000.000000:800000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000307692307692:0.00000000153846153846:0.00000000153846153846:0.00000000125000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect nodemap
GPGPU-Sim uArch:   0 
GPGPU-Sim uArch:   1   2   3   4 
GPGPU-Sim uArch:   5   6   7   8 
GPGPU-Sim uArch:   9  10  11  12 
GPGPU-Sim uArch:  13  14  15  16 
GPGPU-Sim uArch:  17 GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'bfs.cu', capability = compute_10
GPGPU-Sim PTX: Loading PTX for bfs.cu, capability = compute_10
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'... GPGPU-Sim PTX: Reconvergence Pairs for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX:   branch pc = 48	target pc = 504
GPGPU-Sim PTX:   branch pc = 104	target pc = 504
GPGPU-Sim PTX:   branch pc = 224	target pc = 504
GPGPU-Sim PTX:   branch pc = 320	target pc = 472
GPGPU-Sim PTX:   branch pc = 496	target pc = 504
  done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AzUaLM"
GPGPU-Sim PTX: generating ptxinfo using "ptxas --gpu-name=sm_20 -v _ptx2_mwIiFm --output-file /dev/null 2> _ptx_AzUaLMinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AzUaLM _ptx2_mwIiFm _ptx_AzUaLMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405b14, fat_cubin_handle = 1
Reading File
Input file: data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(3,0)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(4,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4,0)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5,0)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(5,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(6,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(6,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(6,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(6,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8,0)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(8,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(8,0)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(8,0)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(9,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9,0)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(9,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10,0)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(10,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10,0)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(11,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(12,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(12,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(14,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(14,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(16,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(16,0)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(17,0)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(18,0)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(19,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(10,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 162496 (ipc=325.0) sim_rate=162496 (inst/sec) elapsed = 0:0:00:01 / Mon Nov 28 14:19:14 2011
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(36,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(33,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (885,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(886,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (886,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(887,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (891,0), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(892,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (894,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(895,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (895,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (895,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(896,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(896,0)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (900,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (900,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (900,0), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(901,0)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(901,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(902,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (904,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(905,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (908,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(909,0)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (910,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (910,0), 1 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(911,0)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(911,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (912,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(913,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (913,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(914,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (916,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(917,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (917,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(918,0)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (918,0), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(919,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (922,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (922,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(923,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(923,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (925,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(926,0)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (927,0), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (927,0), 1 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(928,0)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(928,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (965,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(966,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (974,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (974,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(975,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(976,0)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (988,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (988,0), 1 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(989,0)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(989,0)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (993,0), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(994,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 330120 (ipc=330.1) sim_rate=330120 (inst/sec) elapsed = 0:0:00:01 / Mon Nov 28 14:19:14 2011
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1002,0), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (1002,0), 1 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1003,0)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(1004,0)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (1005,0), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(1006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1032,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1033,0)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (1044,0), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(1045,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1050,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1050,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1051,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1051,0)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1053,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1053,0), 1 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1054,0)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(1054,0)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1054,0), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(1055,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1059,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1059,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1060,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1060,0)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (1062,0), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(1063,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1063,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (1063,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1063,0), 1 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1064,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1064,0)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(1064,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1065,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1066,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1067,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1068,0)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1068,0), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(1069,0)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1071,0), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1071,0), 1 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1072,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1072,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1072,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1072,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1073,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1073,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1076,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1076,0), 1 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1077,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1077,0)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (1077,0), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1077,0), 1 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1078,0)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(1078,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1080,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1081,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(53,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1085,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1086,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1086,0), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (1086,0), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(1087,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1087,0)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1091,0), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(1092,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1093,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1094,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1094,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1095,0)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1095,0), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (1095,0), 1 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1096,0)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(1096,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1097,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1098,0)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1100,0), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (1100,0), 1 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1101,0)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(1101,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1103,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1104,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1108,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1108,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1109,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1109,0)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (1114,0), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(1115,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1125,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1125,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (1125,0), 1 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1126,0)
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1127,0)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(1127,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1127,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1128,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1130,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1130,0), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1131,0)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1131,0), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1132,0)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (1132,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1133,0)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (1133,0), 1 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1134,0)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(1134,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1136,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1136,0), 1 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1137,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1137,0)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (1138,0), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(1139,0)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1140,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (1140,0), 1 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(1141,0)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(1142,0)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (1150,0), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(1151,0)
GPGPU-Sim uArch: Shader 29 finished CTA #2 (1159,0), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1159,0), 1 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1160,0)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(1161,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(172,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1245,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1246,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1268,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1269,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1289,0), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1290,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1290,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1291,0)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(1310,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(141,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1321,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1322,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1322,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1323,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1331,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1332,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1365,0), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1365,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (1365,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1366,0)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(1367,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(1368,0)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (1373,0), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(1374,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1374,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1375,0)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (1376,0), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(1377,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1378,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1379,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1387,0), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1388,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1389,0)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (1396,0), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1396,0), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(1397,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(1398,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1398,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1399,0)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (1409,0), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1410,0)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1410,0), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1411,0)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1412,0), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(1413,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1415,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1416,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1417,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1418,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1421,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1422,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1430,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1431,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1437,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1438,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1439,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1440,0)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1447,0), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1448,0)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (1448,0), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1449,0)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1452,0), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(1453,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1453,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1454,0)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1462,0), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(1463,0)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (1470,0), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(1471,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1472,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1473,0)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (1479,0), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(1480,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(203,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 645590 (ipc=430.4) sim_rate=322795 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1502,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1503,0)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1505,0), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1506,0)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1507,0), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(1508,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1509,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1510,0)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (1514,0), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(1515,0)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1522,0), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(1523,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1523,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1524,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1532,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1533,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1533,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1534,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1538,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1539,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1543,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (1543,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1544,0)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(1544,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1550,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1551,0)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1552,0), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(1553,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1557,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1558,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1563,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1564,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1568,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1569,0)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (1573,0), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (1573,0), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(1574,0)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(1574,0)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1578,0), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1579,0)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1580,0), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1581,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1582,0), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1582,0), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1583,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1583,0)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1583,0), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (1583,0), 1 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1584,0)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(1584,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1587,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1588,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1591,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1592,0)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1592,0), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1593,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1597,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1598,0)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (1600,0), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(1601,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1604,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1605,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(164,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (1625,0), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1626,0)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1626,0), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1627,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1629,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (1629,0), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(1630,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1630,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1631,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1632,0)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1638,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (1638,0), 1 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1639,0)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(1639,0)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1642,0), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(1643,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1649,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1650,0)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (1661,0), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (1664,0), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (1665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1666,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (1677,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (1682,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1685,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1696,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1708,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1714,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1714,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1714,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1721,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1723,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1724,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1730,0), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (1739,0), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1739,0), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(246,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (1744,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1759,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1765,0), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (1767,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (1773,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #2 (1774,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1777,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1783,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1787,0), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1794,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1804,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1805,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #1 (1810,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1814,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1815,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #1 (1823,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1825,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1841,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1847,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1850,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1852,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1853,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1854,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1857,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1863,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1865,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1875,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1877,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1881,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1883,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1883,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1883,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1891,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (1893,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1903,0), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (1906,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (1906,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #1 (1908,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1911,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1919,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1924,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1929,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1932,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1934,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1934,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1938,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1942,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (1953,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1954,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1959,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1963,0), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1970,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (1970,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1971,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1979,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1981,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1995,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1996,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 911950 (ipc=456.0) sim_rate=455975 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: Shader 17 finished CTA #2 (2026,0), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (2032,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (2033,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #2 (2035,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (2037,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #1 (2081,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (2084,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (2089,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917547 (ipc=367.0) sim_rate=458773 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 917569 (ipc=305.9) sim_rate=458784 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 917598 (ipc=262.2) sim_rate=458799 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 917615 (ipc=229.4) sim_rate=458807 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 917640 (ipc=203.9) sim_rate=458820 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 917668 (ipc=183.5) sim_rate=458834 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 917692 (ipc=166.9) sim_rate=458846 (inst/sec) elapsed = 0:0:00:02 / Mon Nov 28 14:19:15 2011
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5982,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
gpu_sim_cycle = 5983
gpu_sim_insn = 917752
gpu_ipc =     153.3933
gpu_tot_sim_cycle = 5983
gpu_tot_sim_insn = 917752
gpu_tot_ipc =     153.3933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5068
gpu_stall_icnt2sh    = 7476
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 30979
gpgpu_n_stall_shd_mem = 3505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4138
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3505
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 34 predictions 131089 miss-rate 0.000259
warp level: mispredictions: 104 predictions 131089 miss-rate 0.000793
thread level: mispredictions: 23044 predictions 131089 miss-rate 0.175789
ENDBP
Warp Occupancy Distribution:
Stall:496	W0_Idle:21262	W0_Scoreboard:21161	W1:259	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 433 
averagemflatency = 121 
max_icnt2mem_latency = 231 
max_icnt2sh_latency = 5959 
mrq_lat_table:1848 	87 	133 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	219 	3714 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:719 	954 	607 	1323 	480 	56 	28 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:59 	302 	709 	2116 	937 	45 	0 	0 	0 	2 	3 	9 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65         0         0         0 
dram[1]:        62         0         0         0 
dram[2]:        64         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0        24 
dram[5]:        65         0         0         0 
dram[6]:         0         0        64         0 
dram[7]:         0         0         0         0 
maximum service time to same row:
dram[0]:       391       743      1402      1709 
dram[1]:       621       684      1419      1736 
dram[2]:      4740       762      1413      1738 
dram[3]:       615       712      1420      1729 
dram[4]:       630       717      1436      1749 
dram[5]:      3555       755      1428      1744 
dram[6]:       617       756      1592      1718 
dram[7]:       621       771      1411      1722 
average row accesses per activate:
dram[0]: 11.142858 64.000000 64.000000 65.000000 
dram[1]: 22.000000 65.000000 64.000000 64.000000 
dram[2]: 32.500000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 65.000000 64.000000 
dram[4]: 64.000000 64.000000 65.000000 21.666666 
dram[5]: 33.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 32.500000 64.000000 
dram[7]: 64.000000 65.000000 64.000000 65.000000 
average row locality = 2075/45 = 46.111111
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        64        64        64 
dram[1]:        65        64        64        64 
dram[2]:        64        64        64        64 
dram[3]:        64        64        64        64 
dram[4]:        64        64        64        64 
dram[5]:        64        64        64        64 
dram[6]:        64        64        64        64 
dram[7]:        64        64        64        64 
total reads: 2054
bank skew: 69/64 = 1.08
chip skew: 261/256 = 1.02
number of total write accesses:
dram[0]:         9         0         0         1 
dram[1]:         1         1         0         0 
dram[2]:         1         0         0         0 
dram[3]:         0         0         1         0 
dram[4]:         0         0         1         1 
dram[5]:         2         0         0         0 
dram[6]:         0         0         1         0 
dram[7]:         0         1         0         1 
total reads: 21
min_bank_accesses = 0!
chip skew: 10/1 = 10.00
average mf latency per bank:
dram[0]:        446       415       335       265
dram[1]:        367       430       379       342
dram[2]:        388       348       359       293
dram[3]:        356       362       394       282
dram[4]:        370       327       377       299
dram[5]:        375       388       353       278
dram[6]:        389       371       335       288
dram[7]:        347       361       304       288
maximum mf latency per bank:
dram[0]:        264       338       246       150
dram[1]:        296       433       248       207
dram[2]:        284       280       254       198
dram[3]:        250       281       292       166
dram[4]:        255       268       266       190
dram[5]:        262       343       226       169
dram[6]:        257       294       234       190
dram[7]:        226       281       202       174
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14434 n_act=12 n_pre=6 n_req=273 n_rd=262 n_write=11 bw_util=0.03708
n_activity=1239 dram_eff=0.4407
bk0: 69a 14687i bk1: 64a 14674i bk2: 64a 14667i bk3: 64a 14680i bk4: 0a 14671i bk5: 0a 14670i bk6: 0a 14673i bk7: 1a 14507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0157555
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14454 n_act=8 n_pre=2 n_req=261 n_rd=259 n_write=2 bw_util=0.03545
n_activity=960 dram_eff=0.5437
bk0: 65a 14688i bk1: 64a 14690i bk2: 64a 14682i bk3: 64a 14689i bk4: 1a 14686i bk5: 1a 14664i bk6: 0a 14647i bk7: 0a 14602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0179966
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14460 n_act=6 n_pre=1 n_req=258 n_rd=256 n_write=2 bw_util=0.03504
n_activity=913 dram_eff=0.5652
bk0: 64a 14679i bk1: 64a 14676i bk2: 64a 14682i bk3: 64a 14687i bk4: 0a 14680i bk5: 0a 14673i bk6: 0a 14679i bk7: 0a 14629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0160951
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14462 n_act=5 n_pre=0 n_req=258 n_rd=257 n_write=1 bw_util=0.03504
n_activity=865 dram_eff=0.5965
bk0: 64a 14687i bk1: 64a 14690i bk2: 64a 14685i bk3: 64a 14686i bk4: 0a 14682i bk5: 0a 14687i bk6: 1a 14681i bk7: 0a 14638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0128353
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14452 n_act=9 n_pre=3 n_req=261 n_rd=257 n_write=4 bw_util=0.03545
n_activity=962 dram_eff=0.5426
bk0: 64a 14685i bk1: 64a 14682i bk2: 64a 14679i bk3: 64a 14681i bk4: 0a 14687i bk5: 0a 14673i bk6: 1a 14656i bk7: 0a 14574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0480815
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14457 n_act=7 n_pre=1 n_req=260 n_rd=257 n_write=3 bw_util=0.03531
n_activity=935 dram_eff=0.5561
bk0: 64a 14688i bk1: 64a 14691i bk2: 64a 14676i bk3: 64a 14677i bk4: 1a 14676i bk5: 0a 14675i bk6: 0a 14674i bk7: 0a 14626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108659
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14462 n_act=5 n_pre=1 n_req=257 n_rd=256 n_write=1 bw_util=0.03491
n_activity=857 dram_eff=0.5998
bk0: 64a 14689i bk1: 64a 14684i bk2: 64a 14685i bk3: 64a 14683i bk4: 0a 14686i bk5: 0a 14685i bk6: 0a 14675i bk7: 0a 14618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0160272
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=14725 n_nop=14459 n_act=6 n_pre=0 n_req=260 n_rd=258 n_write=2 bw_util=0.03531
n_activity=890 dram_eff=0.5843
bk0: 64a 14683i bk1: 64a 14683i bk2: 64a 14678i bk3: 64a 14684i bk4: 0a 14681i bk5: 1a 14677i bk6: 0a 14681i bk7: 1a 14610i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0220713
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 607, Miss = 262 (0.432), -MgHts = 10 (0.0165)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 544, Miss = 259 (0.476), -MgHts = 16 (0.0294)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 512, Miss = 256 (0.5), -MgHts = 13 (0.0254)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 513, Miss = 257 (0.501), -MgHts = 13 (0.0253)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 513, Miss = 257 (0.501), -MgHts = 10 (0.0195)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 513, Miss = 257 (0.501), -MgHts = 10 (0.0195)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 512, Miss = 256 (0.5), -MgHts = 16 (0.0312)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 514, Miss = 258 (0.502), -MgHts = 12 (0.0233)
L2 Cache Total Miss Rate = 0.488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 14.7106
% Accepted packets = 0 at node 0 (avg = 0.0198744)
lat(1) = 14.7106;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0.0525744 0.0458041 0.0431294 0.0430458 0.0435473 0.0433801 0.0429622 0.0432966 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 21.6272
% Accepted packets = 0 at node 10 (avg = 0.0414763)
lat(2) = 21.6272;
thru(2,:) = [ 0.0774824 0.0813273 0.0748078 0.0774824 0.0667837 0.0774824 0.0774824 0.0774824 0.0774824 0.0587596 0 0 0 0 0 0 0 0 ];
% latency change    = 0.319808
% throughput change = 0.520824
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 14.7106 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0198744 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 812 759 125 97 84 87 83 67 87 84 77 80 98 135 163 137 88 61 85 78 84 90 56 71 35 50 45 58 36 34 25 29 19 21 17 20 22 12 20 20 24 21 13 18 18 15 5 5 1 9 4 4 4 3 5 2 0 1 2 2 0 2 3 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 2 2 0 0 0 0 0 4 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 4 0 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (4254 samples)
traffic_manager/hop_stats_freq = [ 0 4254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 21.6272 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0414763 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 21 114 106 52 68 60 67 59 319 40 100 62 62 48 67 354 68 199 55 346 60 297 37 223 45 159 29 119 24 132 23 156 11 80 16 77 11 76 14 53 10 43 6 50 10 28 4 36 3 14 4 14 2 17 4 15 4 17 1 13 5 17 1 4 2 6 1 4 2 0 0 3 0 4 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (4254 samples)
traffic_manager/hop_stats_freq = [ 0 4254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,5983)
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(2,5983)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,5983)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,5983)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,5983)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2,5983)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,5983)
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,5983)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5983)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,5983)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5983)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,5983)
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(3,5983)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(3,5983)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,5983)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,5983)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3,5983)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3,5983)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,5983)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(3,5983)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,5983)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(4,5983)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4,5983)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4,5983)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(4,5983)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,5983)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(4,5983)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4,5983)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4,5983)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4,5983)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4,5983)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5,5983)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(5,5983)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(5,5983)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5,5983)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(5,5983)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5,5983)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5,5983)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(6,5983)
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(6,5983)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6,5983)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6,5983)
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(6,5983)
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(6,5983)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7,5983)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7,5983)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(7,5983)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(7,5983)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7,5983)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7,5983)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(8,5983)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(8,5983)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8,5983)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8,5983)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(8,5983)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(8,5983)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9,5983)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9,5983)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(9,5983)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(9,5983)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9,5983)
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(10,5983)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(10,5983)
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(10,5983)
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(10,5983)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11,5983)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(11,5983)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(11,5983)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12,5983)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12,5983)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(13,5983)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(13,5983)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14,5983)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14,5983)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(15,5983)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(15,5983)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16,5983)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16,5983)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17,5983)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18,5983)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19,5983)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(29,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(10,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(50,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (417,5983), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(418,5983)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (433,5983), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(434,5983)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (434,5983), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(435,5983)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (442,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (442,5983), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(443,5983)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(444,5983)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (445,5983), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(446,5983)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (454,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (454,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (454,5983), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(455,5983)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (455,5983), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(456,5983)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(457,5983)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(458,5983)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (464,5983), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(465,5983)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (475,5983), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(476,5983)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (476,5983), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(477,5983)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (482,5983), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(483,5983)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (484,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (484,5983), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(485,5983)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (485,5983), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(486,5983)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(486,5983)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (486,5983), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(487,5983)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (489,5983), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(490,5983)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (495,5983), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(496,5983)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(54,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 6483  inst.: 1197245 (ipc=559.0) sim_rate=399081 (inst/sec) elapsed = 0:0:00:03 / Mon Nov 28 14:19:16 2011
GPGPU-Sim uArch: Shader 13 finished CTA #1 (504,5983), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(505,5983)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (512,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (512,5983), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(513,5983)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(514,5983)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (518,5983), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(519,5983)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (519,5983), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(520,5983)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (526,5983), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(527,5983)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (531,5983), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(532,5983)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (541,5983), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(542,5983)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (547,5983), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(548,5983)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (549,5983), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(550,5983)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (550,5983), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(551,5983)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (557,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (557,5983), 1 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(558,5983)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(558,5983)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (560,5983), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(561,5983)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (562,5983), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(563,5983)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (563,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (563,5983), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(564,5983)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (564,5983), 1 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(565,5983)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(565,5983)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (565,5983), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(566,5983)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (572,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (572,5983), 1 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(573,5983)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(573,5983)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (576,5983), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(577,5983)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (577,5983), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(578,5983)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (580,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (580,5983), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(581,5983)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (581,5983), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(582,5983)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (582,5983), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(583,5983)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(583,5983)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (588,5983), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(589,5983)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (589,5983), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(590,5983)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (590,5983), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(591,5983)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (591,5983), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(592,5983)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (592,5983), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(593,5983)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (594,5983), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(595,5983)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (596,5983), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(597,5983)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (598,5983), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(599,5983)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (602,5983), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(603,5983)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (603,5983), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(604,5983)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (605,5983), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(606,5983)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (608,5983), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(609,5983)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (612,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (612,5983), 1 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(613,5983)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(613,5983)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (616,5983), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(617,5983)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (619,5983), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(620,5983)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(138,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (627,5983), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(628,5983)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (632,5983), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(633,5983)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (641,5983), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(642,5983)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (643,5983), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(644,5983)
GPGPU-Sim uArch: Shader 17 finished CTA #0 (645,5983), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(646,5983)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (647,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (647,5983), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(648,5983)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(648,5983)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (650,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (650,5983), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(651,5983)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (651,5983), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(652,5983)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(653,5983)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (653,5983), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(654,5983)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (671,5983), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(672,5983)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (679,5983), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(680,5983)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (680,5983), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(681,5983)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (684,5983), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(685,5983)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (690,5983), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(691,5983)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (699,5983), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(700,5983)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (701,5983), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(702,5983)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (705,5983), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(706,5983)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(157,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (733,5983), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(734,5983)
GPGPU-Sim uArch: Shader 29 finished CTA #2 (743,5983), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(744,5983)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (769,5983), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(770,5983)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (771,5983), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(772,5983)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (773,5983), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(774,5983)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (776,5983), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(777,5983)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (784,5983), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(785,5983)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (785,5983), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(786,5983)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (786,5983), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(787,5983)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (791,5983), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(792,5983)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (802,5983), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(803,5983)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (803,5983), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(804,5983)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (807,5983), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(808,5983)
GPGPU-Sim uArch: Shader 20 finished CTA #2 (810,5983), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(811,5983)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (812,5983), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(813,5983)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (834,5983), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(835,5983)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(175,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (849,5983), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(850,5983)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (852,5983), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(853,5983)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (853,5983), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(854,5983)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5983), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5983)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (861,5983), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(862,5983)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (868,5983), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(869,5983)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (869,5983), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(870,5983)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (876,5983), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(877,5983)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (880,5983), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(881,5983)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (888,5983), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(889,5983)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (892,5983), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(893,5983)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (904,5983), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(905,5983)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (908,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (908,5983), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(909,5983)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(910,5983)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (913,5983), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(914,5983)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (923,5983), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(924,5983)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (928,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (928,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (928,5983), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(929,5983)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(929,5983)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(929,5983)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (932,5983), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(933,5983)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (936,5983), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(937,5983)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (938,5983), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(939,5983)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (949,5983), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(950,5983)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (956,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (956,5983), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(957,5983)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(958,5983)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (958,5983), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(959,5983)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (962,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (962,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (962,5983), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(963,5983)
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(963,5983)
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(964,5983)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(210,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (967,5983), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(968,5983)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (971,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (971,5983), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(972,5983)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(973,5983)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (973,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (973,5983), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(974,5983)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(974,5983)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (974,5983), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(975,5983)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (982,5983), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(983,5983)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (987,5983), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(988,5983)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (992,5983), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(993,5983)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (995,5983), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(996,5983)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (998,5983), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(999,5983)
GPGPU-Sim uArch: cycles simulated: 6983  inst.: 1600373 (ipc=682.6) sim_rate=400093 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1000,5983), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1001,5983)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1001,5983), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1002,5983)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1011,5983), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1012,5983)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1019,5983), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(1020,5983)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1025,5983), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1026,5983)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1030,5983), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1031,5983)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1031,5983), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1032,5983)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1034,5983), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(1035,5983)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,5983), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1036,5983)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (1036,5983), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(1037,5983)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1038,5983), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1039,5983)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1040,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (1040,5983), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(1041,5983)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1041,5983)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1048,5983), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1049,5983)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1050,5983), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1051,5983)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1057,5983), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1058,5983)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(189,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1073,5983), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(1074,5983)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1080,5983), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1081,5983)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1082,5983), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(1083,5983)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (1085,5983), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(1086,5983)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1086,5983), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1087,5983)
GPGPU-Sim uArch: Shader 17 finished CTA #0 (1088,5983), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1089,5983)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1097,5983), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(1098,5983)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1101,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1101,5983), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(1102,5983)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(1103,5983)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1108,5983), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1109,5983)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1109,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1109,5983), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1110,5983)
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1111,5983)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1116,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1122,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1124,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1126,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1127,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1131,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1134,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1137,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1139,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (1142,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (1142,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1152,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1169,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1176,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1180,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1187,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (1192,5983), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(255,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 29 finished CTA #2 (1194,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (1197,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1205,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1207,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1209,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1219,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (1225,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1226,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1227,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1229,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1230,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1233,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1236,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (1237,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (1240,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1244,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1249,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1249,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (1255,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (1256,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1261,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1272,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (1274,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1275,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #2 (1276,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1278,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1279,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1279,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1280,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (1283,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1284,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1297,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1298,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1301,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1303,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1311,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1315,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1318,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (1321,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (1321,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #0 (1322,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1323,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1336,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1340,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (1346,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1348,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1356,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1359,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1360,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1364,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #1 (1364,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1367,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #1 (1371,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1379,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1385,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1390,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1397,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1410,5983), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1414,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1421,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1429,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1448,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #0 (1452,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1476,5983), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1491,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7483  inst.: 1835173 (ipc=611.6) sim_rate=458793 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: cycles simulated: 7983  inst.: 1835357 (ipc=458.8) sim_rate=458839 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: cycles simulated: 8483  inst.: 1835557 (ipc=367.1) sim_rate=458889 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: cycles simulated: 8983  inst.: 1835753 (ipc=306.0) sim_rate=458938 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3292,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9483  inst.: 1835966 (ipc=262.3) sim_rate=458991 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 22 finished CTA #2 (3985,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9983  inst.: 1836168 (ipc=229.6) sim_rate=459042 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: cycles simulated: 10483  inst.: 1836329 (ipc=204.1) sim_rate=459082 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (4797,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4956,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 10983  inst.: 1836525 (ipc=183.8) sim_rate=459131 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 25 finished CTA #2 (5202,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 11483  inst.: 1836652 (ipc=167.1) sim_rate=459163 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5514,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 11983  inst.: 1836726 (ipc=153.2) sim_rate=459181 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 16 finished CTA #2 (6202,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 12483  inst.: 1836805 (ipc=141.4) sim_rate=459201 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: cycles simulated: 12983  inst.: 1836822 (ipc=131.3) sim_rate=459205 (inst/sec) elapsed = 0:0:00:04 / Mon Nov 28 14:19:17 2011
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7214,5983), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
gpu_sim_cycle = 7215
gpu_sim_insn = 919120
gpu_ipc =     127.3902
gpu_tot_sim_cycle = 13198
gpu_tot_sim_insn = 1836872
gpu_tot_ipc =     139.1781
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8605
gpu_stall_icnt2sh    = 12330
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 63387
gpgpu_n_stall_shd_mem = 9182
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 8506
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9182
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 75 predictions 262281 miss-rate 0.000286
warp level: mispredictions: 293 predictions 262281 miss-rate 0.001117
thread level: mispredictions: 23086 predictions 262281 miss-rate 0.088020
ENDBP
Warp Occupancy Distribution:
Stall:2184	W0_Idle:62567	W0_Scoreboard:59056	W1:1947	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 433 
averagemflatency = 122 
max_icnt2mem_latency = 231 
max_icnt2sh_latency = 13173 
mrq_lat_table:2094 	87 	133 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1684 	6672 	366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:1779 	2229 	1191 	1991 	1178 	162 	114 	138 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:437 	699 	1878 	4183 	1292 	47 	0 	0 	0 	2 	3 	9 	46 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	20 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65         0        64         0 
dram[1]:        62         0        64        65 
dram[2]:        64        64         0        64 
dram[3]:        64        64         0        64 
dram[4]:        64        64        68        40 
dram[5]:        65        64         0         0 
dram[6]:         0         0        64        67 
dram[7]:         0        67         0        65 
maximum service time to same row:
dram[0]:      2740       743      4161      1709 
dram[1]:       621       684      1592      3156 
dram[2]:      4740      2826      1413      1738 
dram[3]:      2928      3172      1420      1729 
dram[4]:      2431      1375      4858      2110 
dram[5]:      3555       755      1428      1744 
dram[6]:       617       756      1867      2457 
dram[7]:       621      3628      1411      1722 
average row accesses per activate:
dram[0]: 11.636364 66.000000 13.600000 69.000000 
dram[1]: 22.666666 69.000000 33.000000 33.000000 
dram[2]: 17.000000 32.500000 66.000000 32.500000 
dram[3]: 17.000000 11.500000 69.000000 10.142858 
dram[4]: 22.333334 17.000000 34.500000  9.857142 
dram[5]: 12.000000 22.333334 65.000000 66.000000 
dram[6]: 67.000000 64.000000 14.000000 34.000000 
dram[7]: 66.000000 23.000000 65.000000 23.666666 
average row locality = 2224/97 = 22.927835
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        70        64        65        65 
dram[1]:        66        65        64        64 
dram[2]:        65        64        64        65 
dram[3]:        65        67        65        65 
dram[4]:        64        65        65        65 
dram[5]:        66        65        64        64 
dram[6]:        64        64        65        64 
dram[7]:        64        65        64        66 
total reads: 2077
bank skew: 70/64 = 1.09
chip skew: 264/257 = 1.03
number of total write accesses:
dram[0]:        58         2         3         4 
dram[1]:         2         4         2         2 
dram[2]:         3         1         2         0 
dram[3]:         3         2         4         6 
dram[4]:         3         3         4         4 
dram[5]:         6         2         1         2 
dram[6]:         3         0         5         4 
dram[7]:         2         4         1         5 
total reads: 147
min_bank_accesses = 0!
chip skew: 67/6 = 11.17
average mf latency per bank:
dram[0]:        511       727       604       491
dram[1]:        706       759       705       609
dram[2]:        709       625       656       556
dram[3]:        714       646       645       515
dram[4]:        702       625       608       553
dram[5]:        703       710       693       521
dram[6]:        743       678       604       523
dram[7]:        693       645       550       511
maximum mf latency per bank:
dram[0]:        322       338       246       150
dram[1]:        296       433       248       207
dram[2]:        284       280       254       198
dram[3]:        250       281       292       166
dram[4]:        255       294       266       190
dram[5]:        262       343       226       169
dram[6]:        276       294       234       190
dram[7]:        245       281       202       174
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32090 n_act=28 n_pre=20 n_req=345 n_rd=273 n_write=72 bw_util=0.02124
n_activity=2647 dram_eff=0.2607
bk0: 70a 32420i bk1: 64a 32421i bk2: 65a 32416i bk3: 65a 32426i bk4: 1a 32418i bk5: 4a 32420i bk6: 1a 32392i bk7: 3a 31993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0071422
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32164 n_act=20 n_pre=12 n_req=287 n_rd=270 n_write=17 bw_util=0.01767
n_activity=1620 dram_eff=0.3543
bk0: 66a 32444i bk1: 65a 32443i bk2: 64a 32438i bk3: 64a 32444i bk4: 3a 32437i bk5: 4a 32420i bk6: 3a 32399i bk7: 1a 32142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00815811
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32192 n_act=14 n_pre=6 n_req=271 n_rd=262 n_write=9 bw_util=0.01669
n_activity=1294 dram_eff=0.4189
bk0: 65a 32434i bk1: 64a 32431i bk2: 64a 32439i bk3: 65a 32443i bk4: 1a 32437i bk5: 0a 32431i bk6: 2a 32435i bk7: 1a 32273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00729612
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32157 n_act=23 n_pre=15 n_req=288 n_rd=271 n_write=17 bw_util=0.01773
n_activity=1732 dram_eff=0.3326
bk0: 65a 32439i bk1: 67a 32445i bk2: 65a 32440i bk3: 65a 32429i bk4: 1a 32434i bk5: 1a 32441i bk6: 3a 32434i bk7: 4a 32101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00581843
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32141 n_act=29 n_pre=21 n_req=292 n_rd=270 n_write=22 bw_util=0.01798
n_activity=1983 dram_eff=0.2945
bk0: 64a 32440i bk1: 65a 32437i bk2: 65a 32432i bk3: 65a 32434i bk4: 2a 32442i bk5: 4a 32429i bk6: 3a 32409i bk7: 2a 31972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.021796
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32160 n_act=23 n_pre=15 n_req=285 n_rd=269 n_write=16 bw_util=0.01755
n_activity=1744 dram_eff=0.3268
bk0: 66a 32443i bk1: 65a 32444i bk2: 64a 32431i bk3: 64a 32431i bk4: 3a 32430i bk5: 3a 32431i bk6: 1a 32411i bk7: 3a 32084i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00492565
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32179 n_act=16 n_pre=8 n_req=280 n_rd=264 n_write=16 bw_util=0.01724
n_activity=1460 dram_eff=0.3836
bk0: 64a 32443i bk1: 64a 32439i bk2: 65a 32439i bk3: 64a 32438i bk4: 2a 32442i bk5: 0a 32441i bk6: 3a 32430i bk7: 2a 32217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00726534
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=32483 n_nop=32167 n_act=19 n_pre=11 n_req=286 n_rd=269 n_write=17 bw_util=0.01761
n_activity=1548 dram_eff=0.3695
bk0: 64a 32436i bk1: 65a 32436i bk2: 64a 32432i bk3: 66a 32440i bk4: 2a 32434i bk5: 1a 32432i bk6: 1a 32436i bk7: 6a 32134i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0100052
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1175, Miss = 273 (0.232), -MgHts = 19 (0.0162)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1091, Miss = 270 (0.247), -MgHts = 26 (0.0238)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1045, Miss = 262 (0.251), -MgHts = 19 (0.0182)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1063, Miss = 271 (0.255), -MgHts = 26 (0.0245)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1075, Miss = 270 (0.251), -MgHts = 22 (0.0205)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1065, Miss = 269 (0.253), -MgHts = 21 (0.0197)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1039, Miss = 264 (0.254), -MgHts = 24 (0.0231)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1043, Miss = 269 (0.258), -MgHts = 21 (0.0201)
L2 Cache Total Miss Rate = 0.250
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 14.8227
% Accepted packets = 0 at node 0 (avg = 0.0180513)
lat(3) = 14.8227;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0.0478237 0.0399917 0.0379124 0.0403382 0.0414472 0.040061 0.0386055 0.0387441 ];
% latency change    = 0.459062
% throughput change = 1.29769
Traffic 1 Stat
%=================================
% Average latency = 15.193
% Accepted packets = 0 at node 10 (avg = 0.0342544)
lat(4) = 15.193;
thru(4,:) = [ 0.0698642 0.0629332 0.0576657 0.0588439 0.0576657 0.0685473 0.0576657 0.0619629 0.0637649 0.0576657 0 0 0 0 0 0 0 0 ];
% latency change    = 0.0243771
% throughput change = 0.473022
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 14.7666 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0189629 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 1116 1051 116 79 100 88 90 114 69 50 48 60 41 56 73 65 44 27 34 33 49 40 30 30 46 43 39 43 30 41 23 51 41 31 25 43 36 28 36 25 22 27 24 31 28 21 23 11 18 14 18 15 13 6 16 7 18 15 7 5 3 6 2 10 0 6 0 0 0 0 0 0 0 4 4 0 0 0 0 0 0 0 0 1 1 0 1 1 0 1 5 4 2 2 2 3 0 2 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 2 2 2 2 3 2 1 3 3 3 3 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (8782 samples)
traffic_manager/hop_stats_freq = [ 0 8782 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 18.4101 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0378653 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 145 438 72 104 79 91 83 83 603 53 182 41 106 23 43 703 36 292 42 237 39 188 34 158 23 89 23 69 17 74 9 93 3 44 6 32 6 21 5 32 2 20 2 17 1 7 1 29 0 6 0 5 0 3 0 4 0 3 0 3 0 2 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (8782 samples)
traffic_manager/hop_stats_freq = [ 0 8782 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,13198)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2,13198)
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(2,13198)
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(2,13198)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,13198)
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,13198)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,13198)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2,13198)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,13198)
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(2,13198)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,13198)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(3,13198)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3,13198)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,13198)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(3,13198)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3,13198)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,13198)
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(3,13198)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3,13198)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,13198)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,13198)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4,13198)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,13198)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(4,13198)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4,13198)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(4,13198)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4,13198)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,13198)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(4,13198)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(4,13198)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(4,13198)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(5,13198)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5,13198)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5,13198)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(5,13198)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5,13198)
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(5,13198)
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(5,13198)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6,13198)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6,13198)
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(6,13198)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(6,13198)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6,13198)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6,13198)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(7,13198)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(7,13198)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7,13198)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7,13198)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(7,13198)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(7,13198)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8,13198)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8,13198)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(8,13198)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(8,13198)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8,13198)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(8,13198)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(9,13198)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(9,13198)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9,13198)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9,13198)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(9,13198)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10,13198)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10,13198)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10,13198)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10,13198)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(11,13198)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11,13198)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11,13198)
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(12,13198)
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(12,13198)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13,13198)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13,13198)
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(14,13198)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(14,13198)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15,13198)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15,13198)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(16,13198)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(16,13198)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(17,13198)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(18,13198)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(19,13198)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(78,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(32,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (417,13198), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(418,13198)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (427,13198), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(428,13198)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (434,13198), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(435,13198)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (442,13198), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(443,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (443,13198), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(444,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (447,13198), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(448,13198)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (456,13198), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(457,13198)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (459,13198), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(460,13198)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (466,13198), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(467,13198)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (473,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (473,13198), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(474,13198)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(474,13198)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (475,13198), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(476,13198)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (477,13198), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(478,13198)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (480,13198), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(481,13198)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (482,13198), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(483,13198)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (490,13198), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(491,13198)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (492,13198), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(493,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (496,13198), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(497,13198)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (497,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (497,13198), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(498,13198)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(499,13198)
GPGPU-Sim uArch: cycles simulated: 13698  inst.: 2118682 (ipc=563.6) sim_rate=353113 (inst/sec) elapsed = 0:0:00:06 / Mon Nov 28 14:19:19 2011
GPGPU-Sim uArch: Shader 7 finished CTA #0 (503,13198), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(504,13198)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (506,13198), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(507,13198)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (511,13198), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(512,13198)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(108,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (522,13198), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(523,13198)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (523,13198), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(524,13198)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (532,13198), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(533,13198)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (538,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (538,13198), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(539,13198)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(539,13198)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (542,13198), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(543,13198)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (543,13198), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(544,13198)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (549,13198), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(550,13198)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (553,13198), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(554,13198)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (557,13198), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(558,13198)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (558,13198), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(559,13198)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (561,13198), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(562,13198)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (565,13198), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(566,13198)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (568,13198), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(569,13198)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (571,13198), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(572,13198)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (573,13198), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(574,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (579,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (579,13198), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(580,13198)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(580,13198)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (582,13198), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(583,13198)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (589,13198), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(590,13198)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (590,13198), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(591,13198)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (592,13198), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(593,13198)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (593,13198), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(594,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (594,13198), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(595,13198)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (599,13198), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(600,13198)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (601,13198), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(602,13198)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (602,13198), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(603,13198)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (604,13198), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(605,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (606,13198), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(607,13198)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (615,13198), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(616,13198)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (619,13198), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(620,13198)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (622,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (622,13198), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(623,13198)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(623,13198)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (623,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (623,13198), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(624,13198)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(624,13198)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (624,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (624,13198), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(625,13198)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(626,13198)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (626,13198), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(627,13198)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (628,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (628,13198), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(629,13198)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(629,13198)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (632,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (632,13198), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(633,13198)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(633,13198)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (636,13198), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(637,13198)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (639,13198), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(640,13198)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(122,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (654,13198), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(655,13198)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (657,13198), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(658,13198)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (664,13198), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(665,13198)
GPGPU-Sim uArch: Shader 20 finished CTA #2 (666,13198), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(667,13198)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (668,13198), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(669,13198)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (670,13198), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(671,13198)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (683,13198), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(684,13198)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (698,13198), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(699,13198)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (707,13198), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(708,13198)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (720,13198), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(721,13198)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(149,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (756,13198), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(757,13198)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (762,13198), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(763,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (775,13198), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(776,13198)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (777,13198), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(778,13198)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (786,13198), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(787,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (795,13198), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(796,13198)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (803,13198), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(804,13198)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (806,13198), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(807,13198)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (819,13198), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(820,13198)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (841,13198), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(842,13198)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (843,13198), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(844,13198)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (865,13198), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(866,13198)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (866,13198), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(867,13198)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (870,13198), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(871,13198)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (873,13198), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(874,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (879,13198), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(880,13198)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (881,13198), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(882,13198)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (884,13198), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(885,13198)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (887,13198), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(888,13198)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(153,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (889,13198), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(890,13198)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (894,13198), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(895,13198)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (911,13198), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(912,13198)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (912,13198), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(913,13198)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (916,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (916,13198), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(917,13198)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(917,13198)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (927,13198), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(928,13198)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (937,13198), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(938,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (939,13198), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(940,13198)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (944,13198), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(945,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (946,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (946,13198), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(947,13198)
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(947,13198)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (949,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (949,13198), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(950,13198)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(950,13198)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (952,13198), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(953,13198)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (961,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (961,13198), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(962,13198)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(963,13198)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (963,13198), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(964,13198)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (964,13198), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(965,13198)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (965,13198), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(966,13198)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (967,13198), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(968,13198)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (970,13198), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(971,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (980,13198), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(981,13198)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (981,13198), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(982,13198)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (990,13198), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(991,13198)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (996,13198), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(997,13198)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (999,13198), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(1000,13198)
GPGPU-Sim uArch: cycles simulated: 14198  inst.: 2488827 (ipc=652.0) sim_rate=355546 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1005,13198), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1006,13198)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1010,13198), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1011,13198)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1012,13198), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1013,13198)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1013,13198), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1014,13198)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1017,13198), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(1018,13198)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1019,13198), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1020,13198)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(163,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1028,13198), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1029,13198)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1037,13198), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1038,13198)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1047,13198), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1048,13198)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1053,13198), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(1054,13198)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1056,13198), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1057,13198)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (1057,13198), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(1058,13198)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1064,13198), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1065,13198)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1068,13198), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1069,13198)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1069,13198), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1070,13198)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1075,13198), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1076,13198)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1087,13198), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(1088,13198)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1088,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1088,13198), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1089,13198)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1089,13198)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1091,13198), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1092,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1100,13198), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1101,13198)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1109,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (1109,13198), 1 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(1110,13198)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(1110,13198)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1111,13198), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1112,13198)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1113,13198), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(1114,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1121,13198), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1122,13198)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1140,13198), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(1141,13198)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1153,13198), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1154,13198)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(220,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1164,13198), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1165,13198)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1165,13198), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1166,13198)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1167,13198), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1168,13198)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1176,13198), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1177,13198)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1183,13198), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1184,13198)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1190,13198), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1191,13198)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1198,13198), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1199,13198)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1203,13198), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1204,13198)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1204,13198), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1205,13198)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1212,13198), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(1213,13198)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (1217,13198), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(1218,13198)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1237,13198), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1238,13198)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1258,13198), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1259,13198)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1268,13198), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1269,13198)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1269,13198), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1270,13198)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1273,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1274,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1277,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1279,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (1283,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1292,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1295,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (1295,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (1296,13198), 2 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(235,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1306,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1308,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1311,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (1311,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1315,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1318,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1323,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1332,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1337,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1353,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1376,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1387,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1387,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1402,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1405,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1408,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1409,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1410,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1414,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1423,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1426,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1430,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1447,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1448,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1450,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1452,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1456,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1461,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1463,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1470,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1478,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1479,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1496,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1498,13198), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14698  inst.: 2747866 (ipc=607.3) sim_rate=392552 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1511,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1543,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1556,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1562,13198), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 15198  inst.: 2754810 (ipc=459.0) sim_rate=393544 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: cycles simulated: 15698  inst.: 2755957 (ipc=367.6) sim_rate=393708 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 29 finished CTA #2 (2664,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (2929,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (2969,13198), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16198  inst.: 2757229 (ipc=306.8) sim_rate=393889 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (3281,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (3331,13198), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16698  inst.: 2758427 (ipc=263.3) sim_rate=394061 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 21 finished CTA #0 (3612,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #2 (3648,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3718,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3967,13198), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 17198  inst.: 2759507 (ipc=230.7) sim_rate=394215 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 26 finished CTA #2 (4131,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4187,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4398,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17698  inst.: 2760394 (ipc=205.2) sim_rate=394342 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 29 finished CTA #1 (4624,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4658,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (4839,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4942,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #1 (4995,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 18198  inst.: 2761287 (ipc=184.9) sim_rate=394469 (inst/sec) elapsed = 0:0:00:07 / Mon Nov 28 14:19:20 2011
GPGPU-Sim uArch: Shader 23 finished CTA #2 (5020,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5032,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #2 (5044,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5050,13198), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (5417,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5418,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 18698  inst.: 2762042 (ipc=168.2) sim_rate=345255 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 27 finished CTA #0 (5582,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (5640,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5964,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (5990,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 19198  inst.: 2762616 (ipc=154.3) sim_rate=345327 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 18 finished CTA #1 (6258,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6318,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6472,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 19698  inst.: 2763123 (ipc=142.5) sim_rate=345390 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 22 finished CTA #1 (6604,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6790,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (6979,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20198  inst.: 2763491 (ipc=132.4) sim_rate=345436 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7192,13198), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7204,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7320,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7445,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 20698  inst.: 2763874 (ipc=123.6) sim_rate=345484 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 25 finished CTA #0 (7779,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #1 (7950,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 21198  inst.: 2764060 (ipc=115.9) sim_rate=345507 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (8188,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 21698  inst.: 2764186 (ipc=109.1) sim_rate=345523 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 28 finished CTA #1 (8526,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8656,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 22198  inst.: 2764283 (ipc=103.0) sim_rate=345535 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: cycles simulated: 22698  inst.: 2764312 (ipc=97.6) sim_rate=345539 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9791,13198), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
gpu_sim_cycle = 9792
gpu_sim_insn = 927490
gpu_ipc =      94.7192
gpu_tot_sim_cycle = 22990
gpu_tot_sim_insn = 2764362
gpu_tot_ipc =     120.2419
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12093
gpu_stall_icnt2sh    = 17211
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 104311
gpgpu_n_stall_shd_mem = 14270
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14276
gpgpu_n_mem_write_global = 1172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 14276
gpgpu_n_store_insn = 1172
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14270
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 267 predictions 394093 miss-rate 0.000678
warp level: mispredictions: 649 predictions 394093 miss-rate 0.001647
thread level: mispredictions: 23331 predictions 394093 miss-rate 0.059202
ENDBP
Warp Occupancy Distribution:
Stall:3670	W0_Idle:117368	W0_Scoreboard:189912	W1:11927	W2:224	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
maxmrqlatency = 23 
maxdqlatency = 0 
maxmflatency = 433 
averagemflatency = 121 
max_icnt2mem_latency = 231 
max_icnt2sh_latency = 22966 
mrq_lat_table:3541 	93 	151 	40 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	4726 	10329 	423 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:4128 	4557 	1707 	2848 	1804 	208 	125 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:1785 	1487 	2864 	6419 	1704 	47 	0 	0 	0 	2 	3 	9 	46 	547 	565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	37 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        76        64        69 
dram[1]:        62        74        64        65 
dram[2]:        64        64        68        64 
dram[3]:        64        64        72        64 
dram[4]:        64        64        68        40 
dram[5]:        65        64        70        66 
dram[6]:        72        64        64        67 
dram[7]:        70        67        65        65 
maximum service time to same row:
dram[0]:      2740      2888      4161      1875 
dram[1]:      2649      3685      3751      3156 
dram[2]:      4740      2826      1791      1738 
dram[3]:      2928      3172      1512      1729 
dram[4]:      2431      1455      4858      2851 
dram[5]:      3555      1297      1428      1744 
dram[6]:      1500      1569      2451      2457 
dram[7]:      1095      3628      2443      1722 
average row accesses per activate:
dram[0]: 10.255814 17.400000  4.600000  5.750000 
dram[1]: 13.333333  9.555555  7.083333  5.352941 
dram[2]:  5.166667 10.428572  5.933333 10.500000 
dram[3]:  4.428571  4.045455  4.947369  5.111111 
dram[4]:  6.214286  5.625000  6.769231  5.875000 
dram[5]:  5.647059  7.363636 11.142858  7.454545 
dram[6]: 20.750000  8.300000  7.500000  6.428571 
dram[7]: 16.200001  5.800000  6.916667  6.714286 
average row locality = 3148/447 = 7.042506
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        72        66        71        74 
dram[1]:        67        69        68        69 
dram[2]:        71        65        71        65 
dram[3]:        73        71        72        74 
dram[4]:        69        69        68        69 
dram[5]:        72        67        65        68 
dram[6]:        67        66        69        69 
dram[7]:        67        71        67        72 
total reads: 2213
bank skew: 74/65 = 1.14
chip skew: 290/271 = 1.07
number of total write accesses:
dram[0]:       369        21        21        18 
dram[1]:        13        17        17        22 
dram[2]:        22         8        18        19 
dram[3]:        20        18        22        18 
dram[4]:        18        21        20        25 
dram[5]:        24        14        13        14 
dram[6]:        16        17        21        21 
dram[7]:        14        16        16        22 
total reads: 935
bank skew: 369/8 = 46.12
chip skew: 429/65 = 6.60
average mf latency per bank:
dram[0]:        299       828       699       601
dram[1]:        894       890       800       720
dram[2]:        867       850       736       662
dram[3]:        904       765       713       651
dram[4]:        862       742       687       651
dram[5]:        842       852       827       682
dram[6]:        924       815       686       621
dram[7]:        870       828       690       634
maximum mf latency per bank:
dram[0]:        322       338       246       156
dram[1]:        296       433       248       207
dram[2]:        284       280       254       198
dram[3]:        316       281       292       166
dram[4]:        255       294       266       190
dram[5]:        262       343       226       169
dram[6]:        297       294       234       190
dram[7]:        263       281       202       174
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55510 n_act=139 n_pre=131 n_req=804 n_rd=347 n_write=457 bw_util=0.02842
n_activity=9649 dram_eff=0.1666
bk0: 72a 56407i bk1: 66a 56421i bk2: 71a 56402i bk3: 74a 56411i bk4: 11a 56418i bk5: 22a 56358i bk6: 18a 55922i bk7: 13a 54274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0165241
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55922 n_act=114 n_pre=106 n_req=442 n_rd=335 n_write=107 bw_util=0.01562
n_activity=5901 dram_eff=0.1498
bk0: 67a 56496i bk1: 69a 56503i bk2: 68a 56494i bk3: 69a 56534i bk4: 19a 56511i bk5: 11a 56488i bk6: 15a 56349i bk7: 17a 54583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00565531
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55958 n_act=105 n_pre=97 n_req=424 n_rd=326 n_write=98 bw_util=0.01499
n_activity=5255 dram_eff=0.1614
bk0: 71a 56497i bk1: 65a 56470i bk2: 71a 56513i bk3: 65a 56526i bk4: 12a 56500i bk5: 8a 56483i bk6: 17a 56402i bk7: 17a 54796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00473632
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55872 n_act=134 n_pre=126 n_req=452 n_rd=344 n_write=108 bw_util=0.01598
n_activity=6550 dram_eff=0.138
bk0: 73a 56483i bk1: 71a 56513i bk2: 72a 56499i bk3: 74a 56505i bk4: 19a 56495i bk5: 9a 56483i bk6: 15a 56369i bk7: 11a 54205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00623851
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55912 n_act=114 n_pre=106 n_req=452 n_rd=335 n_write=117 bw_util=0.01598
n_activity=6010 dram_eff=0.1504
bk0: 69a 56511i bk1: 69a 56503i bk2: 68a 56502i bk3: 69a 56468i bk4: 7a 56507i bk5: 14a 56493i bk6: 19a 56382i bk7: 20a 54661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0128305
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55989 n_act=95 n_pre=87 n_req=413 n_rd=318 n_write=95 bw_util=0.0146
n_activity=4989 dram_eff=0.1656
bk0: 72a 56528i bk1: 67a 56519i bk2: 65a 56476i bk3: 68a 56485i bk4: 18a 56482i bk5: 9a 56504i bk6: 7a 56439i bk7: 12a 54951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00319878
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55987 n_act=88 n_pre=80 n_req=429 n_rd=326 n_write=103 bw_util=0.01516
n_activity=4991 dram_eff=0.1719
bk0: 67a 56521i bk1: 66a 56514i bk2: 69a 56497i bk3: 69a 56487i bk4: 10a 56494i bk5: 12a 56512i bk6: 15a 56444i bk7: 18a 55047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00554927
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=56584 n_nop=55993 n_act=90 n_pre=82 n_req=419 n_rd=332 n_write=87 bw_util=0.01481
n_activity=4946 dram_eff=0.1694
bk0: 67a 56522i bk1: 71a 56529i bk2: 67a 56469i bk3: 72a 56511i bk4: 13a 56496i bk5: 13a 56513i bk6: 13a 56497i bk7: 16a 54909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0061148
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1947, Miss = 347 (0.178), -MgHts = 87 (0.0447)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1845, Miss = 335 (0.182), -MgHts = 87 (0.0472)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1756, Miss = 326 (0.186), -MgHts = 80 (0.0456)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1822, Miss = 344 (0.189), -MgHts = 88 (0.0483)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1790, Miss = 335 (0.187), -MgHts = 79 (0.0441)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1753, Miss = 318 (0.181), -MgHts = 62 (0.0354)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1709, Miss = 326 (0.191), -MgHts = 78 (0.0456)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 1744, Miss = 332 (0.19), -MgHts = 76 (0.0436)
L2 Cache Total Miss Rate = 0.185
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 8.18132
% Accepted packets = 0 at node 0 (avg = 0.0219646)
lat(5) = 8.18132;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0.0787458 0.0476969 0.0453988 0.0480543 0.0462159 0.0432029 0.0431008 0.0429476 ];
% latency change    = 0.857038
% throughput change = 0.559526
Traffic 1 Stat
%=================================
% Average latency = 11.1381
% Accepted packets = 0 at node 10 (avg = 0.0355939)
lat(6) = 11.1381;
thru(6,:) = [ 0.0535185 0.0772138 0.0707793 0.0688898 0.0585742 0.0572975 0.0604126 0.0680727 0.0630171 0.0629149 0 0 0 0 0 0 0 0 ];
% latency change    = 0.265465
% throughput change = 0.382911
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 12.5715 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0199635 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 2435 1936 244 163 94 86 65 66 46 37 32 38 63 62 90 121 75 62 49 52 33 35 28 55 37 34 43 35 34 32 42 36 29 28 32 30 24 25 17 23 15 20 20 16 14 19 16 14 20 9 15 9 15 3 7 9 14 7 5 3 3 3 4 1 3 1 2 1 2 4 4 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (15538 samples)
traffic_manager/hop_stats_freq = [ 0 15538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 15.9861 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.0371082 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 867 1766 160 110 93 110 90 95 447 89 113 64 70 27 61 751 82 341 52 202 63 165 35 158 24 98 23 106 21 70 20 120 10 59 11 35 4 32 4 26 4 18 4 18 2 12 2 12 1 1 0 6 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (15538 samples)
traffic_manager/hop_stats_freq = [ 0 15538 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,22990)
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(2,22990)
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(2,22990)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2,22990)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,22990)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2,22990)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,22990)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,22990)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,22990)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,22990)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,22990)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3,22990)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3,22990)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(3,22990)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,22990)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(3,22990)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3,22990)
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(3,22990)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(3,22990)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,22990)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,22990)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(4,22990)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(4,22990)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4,22990)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(4,22990)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4,22990)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(4,22990)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4,22990)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4,22990)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4,22990)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4,22990)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5,22990)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5,22990)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(5,22990)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5,22990)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(5,22990)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5,22990)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5,22990)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6,22990)
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(6,22990)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6,22990)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(6,22990)
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(6,22990)
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(6,22990)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(7,22990)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7,22990)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(7,22990)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7,22990)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7,22990)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7,22990)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8,22990)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(8,22990)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8,22990)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(8,22990)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(8,22990)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(8,22990)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(9,22990)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9,22990)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(9,22990)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9,22990)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9,22990)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10,22990)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(10,22990)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10,22990)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10,22990)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(11,22990)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(11,22990)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11,22990)
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(12,22990)
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(12,22990)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13,22990)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13,22990)
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(14,22990)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(14,22990)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15,22990)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15,22990)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(16,22990)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(16,22990)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(17,22990)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(18,22990)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(19,22990)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(79,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(10,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(21,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (424,22990), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(425,22990)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (428,22990), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(429,22990)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (443,22990), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(444,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (464,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(465,22990)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (471,22990), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(472,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (473,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(474,22990)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (486,22990), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(487,22990)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (492,22990), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(493,22990)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (496,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (496,22990), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(497,22990)
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(498,22990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (498,22990), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(499,22990)
GPGPU-Sim uArch: cycles simulated: 23490  inst.: 3041824 (ipc=554.9) sim_rate=380228 (inst/sec) elapsed = 0:0:00:08 / Mon Nov 28 14:19:21 2011
GPGPU-Sim uArch: Shader 8 finished CTA #0 (505,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(506,22990)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (514,22990), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(515,22990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (529,22990), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(530,22990)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (535,22990), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(536,22990)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(98,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (544,22990), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(545,22990)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (550,22990), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(551,22990)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (557,22990), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(558,22990)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (558,22990), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(559,22990)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (565,22990), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(566,22990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (584,22990), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(585,22990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (585,22990), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(586,22990)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (604,22990), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(605,22990)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (615,22990), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(616,22990)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (618,22990), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(619,22990)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (626,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(627,22990)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (633,22990), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(634,22990)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (635,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(636,22990)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (639,22990), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(640,22990)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (644,22990), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(645,22990)
GPGPU-Sim uArch: Shader 17 finished CTA #0 (649,22990), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(650,22990)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (660,22990), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(661,22990)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (737,22990), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(738,22990)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(119,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (745,22990), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(746,22990)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (755,22990), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(756,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (810,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(811,22990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (844,22990), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(845,22990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (851,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(852,22990)
GPGPU-Sim uArch: Shader 17 finished CTA #0 (905,22990), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(906,22990)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (911,22990), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(912,22990)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (912,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (912,22990), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(913,22990)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(914,22990)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (915,22990), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(916,22990)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (955,22990), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(956,22990)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (989,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(990,22990)
GPGPU-Sim uArch: cycles simulated: 23990  inst.: 3229184 (ipc=464.8) sim_rate=358798 (inst/sec) elapsed = 0:0:00:09 / Mon Nov 28 14:19:22 2011
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1112,22990), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1113,22990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1121,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1122,22990)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1189,22990), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(1190,22990)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1208,22990), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(1209,22990)
GPGPU-Sim uArch: cycles simulated: 24490  inst.: 3263110 (ipc=332.5) sim_rate=362567 (inst/sec) elapsed = 0:0:00:09 / Mon Nov 28 14:19:22 2011
GPGPU-Sim uArch: cycles simulated: 24990  inst.: 3266455 (ipc=251.0) sim_rate=362939 (inst/sec) elapsed = 0:0:00:09 / Mon Nov 28 14:19:22 2011
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(13,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (2401,22990), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2402,22990)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (2411,22990), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2412,22990)
GPGPU-Sim uArch: cycles simulated: 25490  inst.: 3274621 (ipc=204.1) sim_rate=363846 (inst/sec) elapsed = 0:0:00:09 / Mon Nov 28 14:19:22 2011
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2659,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (2659,22990), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2660,22990)
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2661,22990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2663,22990), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2664,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2930,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2931,22990)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (2955,22990), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2956,22990)
GPGPU-Sim uArch: cycles simulated: 25990  inst.: 3294433 (ipc=176.7) sim_rate=366048 (inst/sec) elapsed = 0:0:00:09 / Mon Nov 28 14:19:22 2011
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3110,22990), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3111,22990)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (3230,22990), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(3231,22990)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3365,22990), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3366,22990)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (3476,22990), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(3477,22990)
GPGPU-Sim uArch: cycles simulated: 26490  inst.: 3312421 (ipc=156.6) sim_rate=368046 (inst/sec) elapsed = 0:0:00:09 / Mon Nov 28 14:19:22 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (3562,22990), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3563,22990)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (3599,22990), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3600,22990)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (3621,22990), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3622,22990)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3642,22990), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3643,22990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3661,22990), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3662,22990)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3720,22990), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3721,22990)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3725,22990), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3726,22990)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (3884,22990), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(3885,22990)
GPGPU-Sim uArch: cycles simulated: 26990  inst.: 3347169 (ipc=145.7) sim_rate=371907 (inst/sec) elapsed = 0:0:00:09 / Mon Nov 28 14:19:22 2011
GPGPU-Sim uArch: Shader 17 finished CTA #2 (4015,22990), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(4016,22990)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4018,22990), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4019,22990)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4020,22990), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4021,22990)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4170,22990), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4171,22990)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4176,22990), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4177,22990)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4208,22990), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4209,22990)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (4220,22990), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(4221,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4264,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4265,22990)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (4274,22990), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(4275,22990)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (4371,22990), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(4372,22990)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (4437,22990), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(4438,22990)
GPGPU-Sim uArch: cycles simulated: 27490  inst.: 3385877 (ipc=138.1) sim_rate=338587 (inst/sec) elapsed = 0:0:00:10 / Mon Nov 28 14:19:23 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (4751,22990), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(4752,22990)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (4766,22990), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(4767,22990)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4802,22990), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4803,22990)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4811,22990), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4812,22990)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4868,22990), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4869,22990)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4897,22990), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4898,22990)
GPGPU-Sim uArch: cycles simulated: 27990  inst.: 3411140 (ipc=129.4) sim_rate=341114 (inst/sec) elapsed = 0:0:00:10 / Mon Nov 28 14:19:23 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (5029,22990), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(5030,22990)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5367,22990), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5368,22990)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (5376,22990), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(5377,22990)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (5403,22990), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(5404,22990)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5492,22990), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5493,22990)
GPGPU-Sim uArch: cycles simulated: 28490  inst.: 3430281 (ipc=121.1) sim_rate=343028 (inst/sec) elapsed = 0:0:00:10 / Mon Nov 28 14:19:23 2011
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5509,22990), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5510,22990)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (5529,22990), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(5530,22990)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5592,22990), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5593,22990)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (5615,22990), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(5616,22990)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (5675,22990), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(5676,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5693,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5694,22990)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(184,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (5745,22990), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(5746,22990)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (5764,22990), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(5765,22990)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5849,22990), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5850,22990)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (5925,22990), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(5926,22990)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5943,22990), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5944,22990)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (5982,22990), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(5983,22990)
GPGPU-Sim uArch: cycles simulated: 28990  inst.: 3476068 (ipc=118.6) sim_rate=347606 (inst/sec) elapsed = 0:0:00:10 / Mon Nov 28 14:19:23 2011
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6044,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6045,22990)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (6063,22990), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(6064,22990)
GPGPU-Sim uArch: Shader 29 finished CTA #2 (6066,22990), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(6067,22990)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6067,22990), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6068,22990)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6089,22990), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6090,22990)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6094,22990), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6095,22990)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6105,22990), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6106,22990)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (6116,22990), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(6117,22990)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6117,22990), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6118,22990)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6196,22990), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6197,22990)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (6287,22990), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(6288,22990)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (6295,22990), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(6296,22990)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (6307,22990), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(6308,22990)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (6324,22990), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(6325,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6404,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6405,22990)
GPGPU-Sim uArch: cycles simulated: 29490  inst.: 3538325 (ipc=119.1) sim_rate=353832 (inst/sec) elapsed = 0:0:00:10 / Mon Nov 28 14:19:23 2011
GPGPU-Sim uArch: Shader 29 finished CTA #0 (6534,22990), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(6535,22990)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (6592,22990), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(6593,22990)
GPGPU-Sim uArch: Shader 17 finished CTA #0 (6601,22990), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(6602,22990)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(208,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (6612,22990), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(6613,22990)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (6627,22990), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(6628,22990)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (6713,22990), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(6714,22990)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6750,22990), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6751,22990)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6844,22990), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6845,22990)
GPGPU-Sim uArch: cycles simulated: 29990  inst.: 3576290 (ipc=116.0) sim_rate=357629 (inst/sec) elapsed = 0:0:00:10 / Mon Nov 28 14:19:23 2011
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7114,22990), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7115,22990)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7197,22990), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7198,22990)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7266,22990), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7267,22990)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7307,22990), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7308,22990)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (7456,22990), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(7457,22990)
GPGPU-Sim uArch: cycles simulated: 30490  inst.: 3599461 (ipc=111.3) sim_rate=359946 (inst/sec) elapsed = 0:0:00:10 / Mon Nov 28 14:19:23 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (7507,22990), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(7508,22990)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7550,22990), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7551,22990)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (7613,22990), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(7614,22990)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7678,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7679,22990)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7712,22990), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7713,22990)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (7889,22990), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(7890,22990)
GPGPU-Sim uArch: cycles simulated: 30990  inst.: 3630640 (ipc=108.3) sim_rate=330058 (inst/sec) elapsed = 0:0:00:11 / Mon Nov 28 14:19:24 2011
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8014,22990), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8015,22990)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (8197,22990), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(8198,22990)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(227,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8428,22990), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8429,22990)
GPGPU-Sim uArch: cycles simulated: 31490  inst.: 3648706 (ipc=104.0) sim_rate=331700 (inst/sec) elapsed = 0:0:00:11 / Mon Nov 28 14:19:24 2011
GPGPU-Sim uArch: Shader 22 finished CTA #2 (8540,22990), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(8541,22990)
GPGPU-Sim uArch: Shader 20 finished CTA #2 (8687,22990), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(8688,22990)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8728,22990), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8729,22990)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (8818,22990), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(8819,22990)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8896,22990), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8897,22990)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (8916,22990), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(8917,22990)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8920,22990), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8921,22990)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (8979,22990), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(8980,22990)
GPGPU-Sim uArch: cycles simulated: 31990  inst.: 3677793 (ipc=101.5) sim_rate=334344 (inst/sec) elapsed = 0:0:00:11 / Mon Nov 28 14:19:24 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9062,22990), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9063,22990)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (9106,22990), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(9107,22990)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9136,22990), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9137,22990)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (9270,22990), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(9271,22990)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (9400,22990), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(9401,22990)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (9417,22990), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(9418,22990)
GPGPU-Sim uArch: cycles simulated: 32490  inst.: 3713272 (ipc=99.9) sim_rate=337570 (inst/sec) elapsed = 0:0:00:11 / Mon Nov 28 14:19:24 2011
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9570,22990), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9571,22990)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9594,22990), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9595,22990)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9648,22990), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9649,22990)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(243,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9945,22990), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9946,22990)
GPGPU-Sim uArch: cycles simulated: 32990  inst.: 3737739 (ipc=97.3) sim_rate=339794 (inst/sec) elapsed = 0:0:00:11 / Mon Nov 28 14:19:24 2011
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10051,22990), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10052,22990)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10306,22990), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10307,22990)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10317,22990), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10318,22990)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (10328,22990), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(10329,22990)
GPGPU-Sim uArch: cycles simulated: 33490  inst.: 3760491 (ipc=94.9) sim_rate=341862 (inst/sec) elapsed = 0:0:00:11 / Mon Nov 28 14:19:24 2011
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10512,22990), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10513,22990)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10778,22990), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10779,22990)
GPGPU-Sim uArch: cycles simulated: 33990  inst.: 3775497 (ipc=91.9) sim_rate=314624 (inst/sec) elapsed = 0:0:00:12 / Mon Nov 28 14:19:25 2011
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11168,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (11168,22990), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11169,22990)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(11169,22990)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11204,22990), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11205,22990)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (11321,22990), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34490  inst.: 3795344 (ipc=89.7) sim_rate=316278 (inst/sec) elapsed = 0:0:00:12 / Mon Nov 28 14:19:25 2011
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11559,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11706,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11730,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11770,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11918,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (11919,22990), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34990  inst.: 3802646 (ipc=86.5) sim_rate=316887 (inst/sec) elapsed = 0:0:00:12 / Mon Nov 28 14:19:25 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (12065,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12112,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (12219,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12333,22990), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35490  inst.: 3812080 (ipc=83.8) sim_rate=317673 (inst/sec) elapsed = 0:0:00:12 / Mon Nov 28 14:19:25 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (12763,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12805,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (12870,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (12900,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (12912,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (12932,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 35990  inst.: 3820833 (ipc=81.3) sim_rate=318402 (inst/sec) elapsed = 0:0:00:12 / Mon Nov 28 14:19:25 2011
GPGPU-Sim uArch: Shader 29 finished CTA #1 (13044,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (13049,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (13156,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (13189,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #2 (13192,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13205,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13276,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (13354,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13476,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (13488,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36490  inst.: 3827486 (ipc=78.7) sim_rate=318957 (inst/sec) elapsed = 0:0:00:12 / Mon Nov 28 14:19:25 2011
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13624,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(249,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (13658,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13779,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (13838,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (13941,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (13982,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36990  inst.: 3835476 (ipc=76.5) sim_rate=295036 (inst/sec) elapsed = 0:0:00:13 / Mon Nov 28 14:19:26 2011
GPGPU-Sim uArch: Shader 23 finished CTA #0 (14054,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14077,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #2 (14233,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (14335,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (14398,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37490  inst.: 3842667 (ipc=74.4) sim_rate=295589 (inst/sec) elapsed = 0:0:00:13 / Mon Nov 28 14:19:26 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14516,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14532,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14542,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (14592,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14674,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14694,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (14745,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14904,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (14948,22990), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 37990  inst.: 3849474 (ipc=72.3) sim_rate=274962 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15143,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (15432,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15486,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38490  inst.: 3854152 (ipc=70.3) sim_rate=275296 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (15530,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #0 (15545,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #2 (15596,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (15653,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15725,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (15878,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15993,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 38990  inst.: 3858294 (ipc=68.4) sim_rate=275592 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16066,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16109,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16179,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39490  inst.: 3861284 (ipc=66.5) sim_rate=275806 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16700,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16766,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16874,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #2 (16938,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (16943,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 39990  inst.: 3863852 (ipc=64.7) sim_rate=275989 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (17052,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (17125,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17182,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #0 (17452,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (17497,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 40490  inst.: 3865832 (ipc=62.9) sim_rate=276130 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17685,22990), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (17700,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17830,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 40990  inst.: 3867325 (ipc=61.3) sim_rate=276237 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 16 finished CTA #0 (18014,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18090,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18318,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (18466,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 41490  inst.: 3868278 (ipc=59.7) sim_rate=276305 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 24 finished CTA #0 (18508,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18555,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18857,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #2 (18977,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 41990  inst.: 3868872 (ipc=58.1) sim_rate=276348 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (19298,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19396,22990), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19473,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42490  inst.: 3869198 (ipc=56.7) sim_rate=276371 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19604,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19873,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19903,22990), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 42990  inst.: 3869421 (ipc=55.3) sim_rate=276387 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20395,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20453,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 43490  inst.: 3869558 (ipc=53.9) sim_rate=276397 (inst/sec) elapsed = 0:0:00:14 / Mon Nov 28 14:19:27 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20538,22990), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
gpu_sim_cycle = 20539
gpu_sim_insn = 1105234
gpu_ipc =      53.8115
gpu_tot_sim_cycle = 43529
gpu_tot_sim_insn = 3869596
gpu_tot_ipc =      88.8970
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18387
gpu_stall_icnt2sh    = 27423
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 282755
gpgpu_n_stall_shd_mem = 97053
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 47200
gpgpu_n_mem_write_global = 18641
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 47200
gpgpu_n_store_insn = 18641
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97053
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 3364 predictions 539148 miss-rate 0.006239
warp level: mispredictions: 4184 predictions 539148 miss-rate 0.007760
thread level: mispredictions: 28126 predictions 539148 miss-rate 0.052167
ENDBP
Warp Occupancy Distribution:
Stall:23588	W0_Idle:163702	W0_Scoreboard:545531	W1:122920	W2:27360	W3:7980	W4:1221	W5:394	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
maxmrqlatency = 135 
maxdqlatency = 0 
maxmflatency = 433 
averagemflatency = 123 
max_icnt2mem_latency = 231 
max_icnt2sh_latency = 43505 
mrq_lat_table:20919 	895 	1537 	2321 	1672 	523 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	25356 	39594 	921 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:15570 	23171 	7413 	9845 	7133 	1335 	873 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:9454 	12692 	9872 	12742 	2423 	47 	0 	0 	0 	2 	3 	9 	46 	547 	9368 	8666 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	58 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        76        64        69 
dram[1]:        62        74        64        65 
dram[2]:        64        64        68        64 
dram[3]:        64        64        72        64 
dram[4]:        64        64        68        40 
dram[5]:        65        64        70        66 
dram[6]:        72        64        64        67 
dram[7]:        70        67        65        65 
maximum service time to same row:
dram[0]:      2740      2888      4161      2092 
dram[1]:      2649      3685      3751      3156 
dram[2]:      4740      2826      1791      2271 
dram[3]:      2928      3172      1512      1729 
dram[4]:      2431      2490      4858      2851 
dram[5]:      3555      1712      1428      1744 
dram[6]:      1500      1569      2451      2457 
dram[7]:      1095      3628      2443      1722 
average row accesses per activate:
dram[0]: 12.680996  2.285714  2.472826  2.668508 
dram[1]:  2.187135  2.044776  2.292929  2.477478 
dram[2]:  2.159575  2.195266  2.232877  2.336364 
dram[3]:  2.090909  2.204420  2.438202  2.545000 
dram[4]:  2.418750  2.157360  2.335135  2.492823 
dram[5]:  2.217617  2.327273  2.322034  2.355140 
dram[6]:  2.452941  2.143617  2.296875  2.603093 
dram[7]:  1.937799  2.232558  2.315789  2.567568 
average row locality = 19246/6334 = 3.038522
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       123       126       130       164 
dram[1]:       107       116       143       179 
dram[2]:       115       102       162       175 
dram[3]:       127       117       145       166 
dram[4]:       112       124       137       174 
dram[5]:       137       124       118       183 
dram[6]:       112       112       135       181 
dram[7]:       102       126       127       163 
total reads: 4364
bank skew: 183/102 = 1.79
chip skew: 562/518 = 1.08
number of total write accesses:
dram[0]:      5482       290       325       319 
dram[1]:       267       295       311       371 
dram[2]:       291       269       327       339 
dram[3]:       287       282       289       343 
dram[4]:       275       301       295       347 
dram[5]:       291       260       293       321 
dram[6]:       305       291       306       324 
dram[7]:       303       258       313       312 
total reads: 14882
bank skew: 5482/258 = 21.25
chip skew: 6416/1165 = 5.51
average mf latency per bank:
dram[0]:        178       409       339       342
dram[1]:        431       415       372       336
dram[2]:        401       401       366       333
dram[3]:        422       402       370       329
dram[4]:        428       393       364       328
dram[5]:        447       415       351       329
dram[6]:        420       405       331       336
dram[7]:        390       421       313       335
maximum mf latency per bank:
dram[0]:        341       338       321       334
dram[1]:        332       433       271       262
dram[2]:        288       280       294       302
dram[3]:        316       310       292       297
dram[4]:        281       294       266       272
dram[5]:        298       343       269       300
dram[6]:        297       294       242       268
dram[7]:        272       292       282       275
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=95800 n_act=1639 n_pre=1631 n_req=8070 n_rd=1155 n_write=6915 bw_util=0.1506
n_activity=48373 dram_eff=0.3337
bk0: 123a 100979i bk1: 126a 100700i bk2: 130a 100492i bk3: 164a 99897i bk4: 132a 99461i bk5: 163a 98625i bk6: 164a 95766i bk7: 153a 87424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.55878
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=101405 n_act=1437 n_pre=1429 n_req=2868 n_rd=1133 n_write=1736 bw_util=0.05356
n_activity=38493 dram_eff=0.1491
bk0: 107a 104711i bk1: 116a 104807i bk2: 143a 105054i bk3: 179a 104996i bk4: 136a 104553i bk5: 128a 103966i bk6: 144a 101953i bk7: 180a 88298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0937372
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=101248 n_act=1501 n_pre=1493 n_req=2898 n_rd=1192 n_write=1706 bw_util=0.0541
n_activity=37204 dram_eff=0.1558
bk0: 115a 104163i bk1: 102a 104381i bk2: 162a 104411i bk3: 175a 104362i bk4: 157a 104124i bk5: 153a 103564i bk6: 168a 101308i bk7: 160a 87926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.111182
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=101579 n_act=1383 n_pre=1375 n_req=2803 n_rd=1174 n_write=1629 bw_util=0.05232
n_activity=38137 dram_eff=0.147
bk0: 127a 104706i bk1: 117a 104703i bk2: 145a 104892i bk3: 166a 104877i bk4: 150a 104698i bk5: 136a 104051i bk6: 164a 101744i bk7: 169a 88959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0804928
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=101519 n_act=1396 n_pre=1388 n_req=2837 n_rd=1158 n_write=1679 bw_util=0.05296
n_activity=37978 dram_eff=0.1494
bk0: 112a 105018i bk1: 124a 104840i bk2: 137a 105020i bk3: 174a 104935i bk4: 132a 104560i bk5: 146a 104022i bk6: 167a 101837i bk7: 166a 88803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0798955
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=101487 n_act=1425 n_pre=1417 n_req=2811 n_rd=1171 n_write=1640 bw_util=0.05247
n_activity=36015 dram_eff=0.1561
bk0: 137a 104698i bk1: 124a 104572i bk2: 118a 104488i bk3: 183a 104392i bk4: 142a 104182i bk5: 148a 103894i bk6: 154a 101792i bk7: 165a 88924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0946519
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=101501 n_act=1398 n_pre=1390 n_req=2851 n_rd=1147 n_write=1704 bw_util=0.05322
n_activity=36834 dram_eff=0.1548
bk0: 112a 104680i bk1: 112a 104727i bk2: 135a 104640i bk3: 181a 104800i bk4: 141a 104329i bk5: 142a 103649i bk6: 151a 101845i bk7: 173a 89204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0924585
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=107140 n_nop=101632 n_act=1381 n_pre=1373 n_req=2754 n_rd=1121 n_write=1633 bw_util=0.05141
n_activity=36317 dram_eff=0.1517
bk0: 102a 104814i bk1: 126a 104887i bk2: 127a 104680i bk3: 163a 104551i bk4: 133a 104426i bk5: 151a 103892i bk6: 161a 102267i bk7: 158a 89181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0928225
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 5885, Miss = 1155 (0.196), -MgHts = 781 (0.133)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 5977, Miss = 1133 (0.19), -MgHts = 783 (0.131)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 5952, Miss = 1192 (0.2), -MgHts = 840 (0.141)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 6054, Miss = 1174 (0.194), -MgHts = 815 (0.135)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 5971, Miss = 1158 (0.194), -MgHts = 796 (0.133)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 6049, Miss = 1171 (0.194), -MgHts = 799 (0.132)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 5828, Miss = 1147 (0.197), -MgHts = 792 (0.136)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 5574, Miss = 1121 (0.201), -MgHts = 761 (0.137)
L2 Cache Total Miss Rate = 0.196
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 16.0227
% Accepted packets = 0 at node 0 (avg = 0.0917851)
lat(7) = 16.0227;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0.410313 0.179886 0.180446 0.177086 0.177841 0.179813 0.178231 0.168517 ];
% latency change    = 0.304853
% throughput change = 0.612204
Traffic 1 Stat
%=================================
% Average latency = 7.84561
% Accepted packets = 0 at node 10 (avg = 0.118047)
lat(8) = 7.84561;
thru(8,:) = [ 0.23605 0.200214 0.231571 0.198145 0.247419 0.187214 0.176015 0.212679 0.24221 0.193325 0 0 0 0 0 0 0 0 ];
% latency change    = 1.04224
% throughput change = 0.222468
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 13.4343 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0379189 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 11467 10240 3502 3199 1749 1426 897 807 658 610 493 447 427 425 451 484 502 508 458 504 439 438 455 433 409 388 359 341 315 350 328 320 254 268 252 260 216 224 236 204 194 205 178 187 153 148 146 126 121 102 121 114 80 85 90 72 99 75 70 63 63 65 49 50 45 39 37 35 40 39 30 29 24 17 25 29 24 27 22 20 21 22 16 13 17 23 13 15 12 18 16 17 8 12 12 13 14 9 9 10 5 13 11 9 14 10 5 5 8 7 11 8 11 10 6 7 6 4 4 10 7 7 7 2 4 4 12 6 5 2 5 4 5 3 6 6 5 2 3 5 1 3 3 2 10 1 4 8 5 2 2 3 1 1 0 3 4 8 7 9 3 4 9 4 7 2 2 2 7 3 5 2 3 6 4 5 5 3 4 4 5 4 6 5 5 5 9 9 0 3 11 7 7 5 4 4 7 4 7 5 3 5 6 4 10 5 9 2 3 1 6 5 8 13 5 6 6 6 8 7 8 6 9 6 6 7 5 11 8 6 9 3 4 5 8 5 9 4 6 5 9 11 9 8 7 3 4 12 6 3 2 7 6 6 3 6 7 5 4 4 2 3 10 8 7 6 5 10 6 1 4 6 7 7 4 4 3 5 3 6 5 2 2 0 7 6 12 5 5 3 7 2 6 9 8 8 7 6 5 5 5 3 4 5 3 7 3 2 6 4 2 3 0 3 3 4 3 0 1 2 3 1 0 1 2 2 0 0 0 2 4 2 2 1 0 0 1 2 1 2 1 1 0 1 3 0 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (65931 samples)
traffic_manager/hop_stats_freq = [ 0 65931 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 13.951 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.0573428 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 6102 12724 4626 3151 2602 2106 1645 1453 1346 1117 975 880 868 685 561 1086 781 1041 773 882 587 705 518 579 318 419 236 238 177 196 152 134 105 120 87 80 41 70 40 25 32 41 15 17 9 11 2 4 4 5 11 1 5 2 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (65931 samples)
traffic_manager/hop_stats_freq = [ 0 65931 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,43529)
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(2,43529)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,43529)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2,43529)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,43529)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2,43529)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,43529)
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,43529)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43529)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2,43529)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43529)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3,43529)
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(3,43529)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(3,43529)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,43529)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(3,43529)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3,43529)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3,43529)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,43529)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(3,43529)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,43529)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(4,43529)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4,43529)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4,43529)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(4,43529)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,43529)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(4,43529)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(4,43529)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4,43529)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4,43529)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4,43529)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5,43529)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(5,43529)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(5,43529)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5,43529)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(5,43529)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5,43529)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5,43529)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(6,43529)
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(6,43529)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6,43529)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6,43529)
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(6,43529)
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(6,43529)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7,43529)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7,43529)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(7,43529)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(7,43529)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7,43529)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7,43529)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(8,43529)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(8,43529)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8,43529)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8,43529)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(8,43529)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(8,43529)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9,43529)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9,43529)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(9,43529)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(9,43529)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9,43529)
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(10,43529)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(10,43529)
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(10,43529)
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(10,43529)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11,43529)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(11,43529)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(11,43529)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12,43529)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12,43529)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(13,43529)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(13,43529)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14,43529)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14,43529)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(15,43529)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(15,43529)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16,43529)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16,43529)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17,43529)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(18,43529)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19,43529)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(39,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(33,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 44029  inst.: 4129265 (ipc=519.3) sim_rate=275284 (inst/sec) elapsed = 0:0:00:15 / Mon Nov 28 14:19:28 2011
GPGPU-Sim uArch: cycles simulated: 44529  inst.: 4182634 (ipc=313.0) sim_rate=278842 (inst/sec) elapsed = 0:0:00:15 / Mon Nov 28 14:19:28 2011
GPGPU-Sim uArch: cycles simulated: 45029  inst.: 4193640 (ipc=216.0) sim_rate=279576 (inst/sec) elapsed = 0:0:00:15 / Mon Nov 28 14:19:28 2011
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(66,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 45529  inst.: 4203932 (ipc=167.2) sim_rate=280262 (inst/sec) elapsed = 0:0:00:15 / Mon Nov 28 14:19:28 2011
GPGPU-Sim uArch: cycles simulated: 46029  inst.: 4216030 (ipc=138.6) sim_rate=263501 (inst/sec) elapsed = 0:0:00:16 / Mon Nov 28 14:19:29 2011
GPGPU-Sim uArch: cycles simulated: 46529  inst.: 4224387 (ipc=118.3) sim_rate=264024 (inst/sec) elapsed = 0:0:00:16 / Mon Nov 28 14:19:29 2011
GPGPU-Sim uArch: cycles simulated: 47029  inst.: 4233183 (ipc=103.9) sim_rate=264573 (inst/sec) elapsed = 0:0:00:16 / Mon Nov 28 14:19:29 2011
GPGPU-Sim uArch: cycles simulated: 47529  inst.: 4241180 (ipc=92.9) sim_rate=265073 (inst/sec) elapsed = 0:0:00:16 / Mon Nov 28 14:19:29 2011
GPGPU-Sim uArch: cycles simulated: 48029  inst.: 4248894 (ipc=84.3) sim_rate=265555 (inst/sec) elapsed = 0:0:00:16 / Mon Nov 28 14:19:29 2011
GPGPU-Sim uArch: cycles simulated: 48529  inst.: 4255853 (ipc=77.3) sim_rate=265990 (inst/sec) elapsed = 0:0:00:16 / Mon Nov 28 14:19:29 2011
GPGPU-Sim uArch: cycles simulated: 49029  inst.: 4263816 (ipc=71.7) sim_rate=266488 (inst/sec) elapsed = 0:0:00:16 / Mon Nov 28 14:19:29 2011
GPGPU-Sim uArch: cycles simulated: 49529  inst.: 4272675 (ipc=67.2) sim_rate=251333 (inst/sec) elapsed = 0:0:00:17 / Mon Nov 28 14:19:30 2011
GPGPU-Sim uArch: cycles simulated: 50029  inst.: 4278939 (ipc=63.0) sim_rate=251702 (inst/sec) elapsed = 0:0:00:17 / Mon Nov 28 14:19:30 2011
GPGPU-Sim uArch: cycles simulated: 50529  inst.: 4285859 (ipc=59.5) sim_rate=252109 (inst/sec) elapsed = 0:0:00:17 / Mon Nov 28 14:19:30 2011
GPGPU-Sim uArch: cycles simulated: 51029  inst.: 4293715 (ipc=56.5) sim_rate=238539 (inst/sec) elapsed = 0:0:00:18 / Mon Nov 28 14:19:31 2011
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(60,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 51529  inst.: 4300554 (ipc=53.9) sim_rate=238919 (inst/sec) elapsed = 0:0:00:18 / Mon Nov 28 14:19:31 2011
GPGPU-Sim uArch: cycles simulated: 52029  inst.: 4308112 (ipc=51.6) sim_rate=239339 (inst/sec) elapsed = 0:0:00:18 / Mon Nov 28 14:19:31 2011
GPGPU-Sim uArch: cycles simulated: 52529  inst.: 4316117 (ipc=49.6) sim_rate=227164 (inst/sec) elapsed = 0:0:00:19 / Mon Nov 28 14:19:32 2011
GPGPU-Sim uArch: cycles simulated: 53029  inst.: 4322893 (ipc=47.7) sim_rate=227520 (inst/sec) elapsed = 0:0:00:19 / Mon Nov 28 14:19:32 2011
GPGPU-Sim uArch: cycles simulated: 53529  inst.: 4330135 (ipc=46.1) sim_rate=227901 (inst/sec) elapsed = 0:0:00:19 / Mon Nov 28 14:19:32 2011
GPGPU-Sim uArch: cycles simulated: 54029  inst.: 4337765 (ipc=44.6) sim_rate=228303 (inst/sec) elapsed = 0:0:00:19 / Mon Nov 28 14:19:32 2011
GPGPU-Sim uArch: cycles simulated: 54529  inst.: 4345179 (ipc=43.2) sim_rate=228693 (inst/sec) elapsed = 0:0:00:19 / Mon Nov 28 14:19:32 2011
GPGPU-Sim uArch: cycles simulated: 55029  inst.: 4352193 (ipc=42.0) sim_rate=229062 (inst/sec) elapsed = 0:0:00:19 / Mon Nov 28 14:19:32 2011
GPGPU-Sim uArch: cycles simulated: 55529  inst.: 4360749 (ipc=40.9) sim_rate=229513 (inst/sec) elapsed = 0:0:00:19 / Mon Nov 28 14:19:32 2011
GPGPU-Sim uArch: cycles simulated: 56029  inst.: 4368019 (ipc=39.9) sim_rate=218400 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim uArch: cycles simulated: 56529  inst.: 4375926 (ipc=38.9) sim_rate=218796 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (13239,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(13240,43529)
GPGPU-Sim uArch: cycles simulated: 57029  inst.: 4385649 (ipc=38.2) sim_rate=219282 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim uArch: cycles simulated: 57529  inst.: 4394138 (ipc=37.5) sim_rate=219706 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(44,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (14136,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(14137,43529)
GPGPU-Sim uArch: cycles simulated: 58029  inst.: 4406481 (ipc=37.0) sim_rate=220324 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14723,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14724,43529)
GPGPU-Sim uArch: cycles simulated: 58529  inst.: 4417506 (ipc=36.5) sim_rate=220875 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim uArch: cycles simulated: 59029  inst.: 4427299 (ipc=36.0) sim_rate=221364 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15824,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15825,43529)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15831,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15832,43529)
GPGPU-Sim uArch: cycles simulated: 59529  inst.: 4439058 (ipc=35.6) sim_rate=221952 (inst/sec) elapsed = 0:0:00:20 / Mon Nov 28 14:19:33 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (16138,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(16139,43529)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (16187,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(16188,43529)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16228,43529), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16229,43529)
GPGPU-Sim uArch: cycles simulated: 60029  inst.: 4456992 (ipc=35.6) sim_rate=212237 (inst/sec) elapsed = 0:0:00:21 / Mon Nov 28 14:19:34 2011
GPGPU-Sim uArch: Shader 24 finished CTA #0 (16525,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(16526,43529)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (16827,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(16828,43529)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16885,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16886,43529)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (16950,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(16951,43529)
GPGPU-Sim uArch: cycles simulated: 60529  inst.: 4474224 (ipc=35.6) sim_rate=213058 (inst/sec) elapsed = 0:0:00:21 / Mon Nov 28 14:19:34 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (17054,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(17055,43529)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17197,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17198,43529)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17224,43529), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17225,43529)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(21,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17331,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17332,43529)
GPGPU-Sim uArch: cycles simulated: 61029  inst.: 4495507 (ipc=35.8) sim_rate=214071 (inst/sec) elapsed = 0:0:00:21 / Mon Nov 28 14:19:34 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (17902,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(17903,43529)
GPGPU-Sim uArch: cycles simulated: 61529  inst.: 4513478 (ipc=35.8) sim_rate=214927 (inst/sec) elapsed = 0:0:00:21 / Mon Nov 28 14:19:34 2011
GPGPU-Sim uArch: cycles simulated: 62029  inst.: 4523629 (ipc=35.4) sim_rate=215410 (inst/sec) elapsed = 0:0:00:21 / Mon Nov 28 14:19:34 2011
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18531,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18532,43529)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (18535,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(18536,43529)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18714,43529), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18715,43529)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (18769,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(18770,43529)
GPGPU-Sim uArch: cycles simulated: 62529  inst.: 4542212 (ipc=35.4) sim_rate=216295 (inst/sec) elapsed = 0:0:00:21 / Mon Nov 28 14:19:34 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (19401,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(19402,43529)
GPGPU-Sim uArch: cycles simulated: 63029  inst.: 4559081 (ipc=35.4) sim_rate=207230 (inst/sec) elapsed = 0:0:00:22 / Mon Nov 28 14:19:35 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19645,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19646,43529)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19669,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19670,43529)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (19981,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(19982,43529)
GPGPU-Sim uArch: cycles simulated: 63529  inst.: 4575702 (ipc=35.3) sim_rate=207986 (inst/sec) elapsed = 0:0:00:22 / Mon Nov 28 14:19:35 2011
GPGPU-Sim uArch: Shader 21 finished CTA #2 (20022,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(20023,43529)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(114,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20281,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20282,43529)
GPGPU-Sim uArch: cycles simulated: 64029  inst.: 4593397 (ipc=35.3) sim_rate=208790 (inst/sec) elapsed = 0:0:00:22 / Mon Nov 28 14:19:35 2011
GPGPU-Sim uArch: Shader 28 finished CTA #0 (20718,43529), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(20719,43529)
GPGPU-Sim uArch: cycles simulated: 64529  inst.: 4607856 (ipc=35.2) sim_rate=209448 (inst/sec) elapsed = 0:0:00:22 / Mon Nov 28 14:19:35 2011
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21220,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21221,43529)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21433,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21434,43529)
GPGPU-Sim uArch: cycles simulated: 65029  inst.: 4621875 (ipc=35.0) sim_rate=210085 (inst/sec) elapsed = 0:0:00:22 / Mon Nov 28 14:19:35 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21963,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21964,43529)
GPGPU-Sim uArch: cycles simulated: 65529  inst.: 4634211 (ipc=34.8) sim_rate=210645 (inst/sec) elapsed = 0:0:00:22 / Mon Nov 28 14:19:35 2011
GPGPU-Sim uArch: Shader 19 finished CTA #1 (22365,43529), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(22366,43529)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (22374,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(22375,43529)
GPGPU-Sim uArch: cycles simulated: 66029  inst.: 4650200 (ipc=34.7) sim_rate=211372 (inst/sec) elapsed = 0:0:00:22 / Mon Nov 28 14:19:35 2011
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22997,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(22998,43529)
GPGPU-Sim uArch: cycles simulated: 66529  inst.: 4662886 (ipc=34.5) sim_rate=202734 (inst/sec) elapsed = 0:0:00:23 / Mon Nov 28 14:19:36 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23003,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23004,43529)
GPGPU-Sim uArch: cycles simulated: 67029  inst.: 4676364 (ipc=34.3) sim_rate=203320 (inst/sec) elapsed = 0:0:00:23 / Mon Nov 28 14:19:36 2011
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(90,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (23860,43529), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(23861,43529)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23865,43529), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23866,43529)
GPGPU-Sim uArch: cycles simulated: 67529  inst.: 4692344 (ipc=34.3) sim_rate=204014 (inst/sec) elapsed = 0:0:00:23 / Mon Nov 28 14:19:36 2011
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24094,43529), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24095,43529)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (24167,43529), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(24168,43529)
GPGPU-Sim uArch: cycles simulated: 68029  inst.: 4710646 (ipc=34.3) sim_rate=196276 (inst/sec) elapsed = 0:0:00:24 / Mon Nov 28 14:19:37 2011
GPGPU-Sim uArch: cycles simulated: 68529  inst.: 4722083 (ipc=34.1) sim_rate=196753 (inst/sec) elapsed = 0:0:00:24 / Mon Nov 28 14:19:37 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (25448,43529), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(25449,43529)
GPGPU-Sim uArch: cycles simulated: 69029  inst.: 4733068 (ipc=33.9) sim_rate=197211 (inst/sec) elapsed = 0:0:00:24 / Mon Nov 28 14:19:37 2011
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25627,43529), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25628,43529)
GPGPU-Sim uArch: cycles simulated: 69529  inst.: 4744145 (ipc=33.6) sim_rate=189765 (inst/sec) elapsed = 0:0:00:25 / Mon Nov 28 14:19:38 2011
GPGPU-Sim uArch: cycles simulated: 70029  inst.: 4756551 (ipc=33.5) sim_rate=190262 (inst/sec) elapsed = 0:0:00:25 / Mon Nov 28 14:19:38 2011
GPGPU-Sim uArch: Shader 16 finished CTA #1 (26969,43529), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(26970,43529)
GPGPU-Sim uArch: cycles simulated: 70529  inst.: 4767429 (ipc=33.3) sim_rate=190697 (inst/sec) elapsed = 0:0:00:25 / Mon Nov 28 14:19:38 2011
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(131,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 71029  inst.: 4776579 (ipc=33.0) sim_rate=191063 (inst/sec) elapsed = 0:0:00:25 / Mon Nov 28 14:19:38 2011
GPGPU-Sim uArch: cycles simulated: 71529  inst.: 4786036 (ipc=32.7) sim_rate=191441 (inst/sec) elapsed = 0:0:00:25 / Mon Nov 28 14:19:38 2011
GPGPU-Sim uArch: cycles simulated: 72029  inst.: 4795706 (ipc=32.5) sim_rate=191828 (inst/sec) elapsed = 0:0:00:25 / Mon Nov 28 14:19:38 2011
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28994,43529), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28995,43529)
GPGPU-Sim uArch: cycles simulated: 72529  inst.: 4803905 (ipc=32.2) sim_rate=192156 (inst/sec) elapsed = 0:0:00:25 / Mon Nov 28 14:19:38 2011
GPGPU-Sim uArch: Shader 22 finished CTA #1 (29247,43529), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(29248,43529)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29286,43529), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29287,43529)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (29409,43529), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(29410,43529)
GPGPU-Sim uArch: cycles simulated: 73029  inst.: 4819220 (ipc=32.2) sim_rate=185354 (inst/sec) elapsed = 0:0:00:26 / Mon Nov 28 14:19:39 2011
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29641,43529), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29642,43529)
GPGPU-Sim uArch: cycles simulated: 73529  inst.: 4837481 (ipc=32.3) sim_rate=186056 (inst/sec) elapsed = 0:0:00:26 / Mon Nov 28 14:19:39 2011
GPGPU-Sim uArch: cycles simulated: 74029  inst.: 4846955 (ipc=32.0) sim_rate=186421 (inst/sec) elapsed = 0:0:00:26 / Mon Nov 28 14:19:39 2011
GPGPU-Sim uArch: cycles simulated: 74529  inst.: 4855982 (ipc=31.8) sim_rate=186768 (inst/sec) elapsed = 0:0:00:26 / Mon Nov 28 14:19:39 2011
GPGPU-Sim uArch: cycles simulated: 75029  inst.: 4866170 (ipc=31.6) sim_rate=187160 (inst/sec) elapsed = 0:0:00:26 / Mon Nov 28 14:19:39 2011
GPGPU-Sim uArch: Shader 28 finished CTA #2 (31579,43529), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(31580,43529)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(129,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 75529  inst.: 4878256 (ipc=31.5) sim_rate=187625 (inst/sec) elapsed = 0:0:00:26 / Mon Nov 28 14:19:39 2011
GPGPU-Sim uArch: cycles simulated: 76029  inst.: 4889891 (ipc=31.4) sim_rate=188072 (inst/sec) elapsed = 0:0:00:26 / Mon Nov 28 14:19:39 2011
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32557,43529), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32558,43529)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32897,43529), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32898,43529)
GPGPU-Sim uArch: cycles simulated: 76529  inst.: 4902979 (ipc=31.3) sim_rate=181591 (inst/sec) elapsed = 0:0:00:27 / Mon Nov 28 14:19:40 2011
GPGPU-Sim uArch: Shader 19 finished CTA #0 (33038,43529), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(33039,43529)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (33290,43529), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(33291,43529)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33490,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(33491,43529)
GPGPU-Sim uArch: cycles simulated: 77029  inst.: 4917709 (ipc=31.3) sim_rate=182137 (inst/sec) elapsed = 0:0:00:27 / Mon Nov 28 14:19:40 2011
GPGPU-Sim uArch: Shader 19 finished CTA #2 (33847,43529), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(33848,43529)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (33878,43529), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(33879,43529)
GPGPU-Sim uArch: cycles simulated: 77529  inst.: 4933465 (ipc=31.3) sim_rate=182720 (inst/sec) elapsed = 0:0:00:27 / Mon Nov 28 14:19:40 2011
GPGPU-Sim uArch: Shader 28 finished CTA #1 (34449,43529), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(34450,43529)
GPGPU-Sim uArch: cycles simulated: 78029  inst.: 4949612 (ipc=31.3) sim_rate=183318 (inst/sec) elapsed = 0:0:00:27 / Mon Nov 28 14:19:40 2011
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(140,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34971,43529), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34972,43529)
GPGPU-Sim uArch: cycles simulated: 78529  inst.: 4963690 (ipc=31.3) sim_rate=183840 (inst/sec) elapsed = 0:0:00:27 / Mon Nov 28 14:19:40 2011
GPGPU-Sim uArch: cycles simulated: 79029  inst.: 4974681 (ipc=31.1) sim_rate=184247 (inst/sec) elapsed = 0:0:00:27 / Mon Nov 28 14:19:40 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (35840,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(35841,43529)
GPGPU-Sim uArch: cycles simulated: 79529  inst.: 4987389 (ipc=31.0) sim_rate=178121 (inst/sec) elapsed = 0:0:00:28 / Mon Nov 28 14:19:41 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (36166,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(36167,43529)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (36244,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(36245,43529)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36326,43529), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36327,43529)
GPGPU-Sim uArch: cycles simulated: 80029  inst.: 5006469 (ipc=31.1) sim_rate=178802 (inst/sec) elapsed = 0:0:00:28 / Mon Nov 28 14:19:41 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (36999,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(37000,43529)
GPGPU-Sim uArch: cycles simulated: 80529  inst.: 5018760 (ipc=31.1) sim_rate=173060 (inst/sec) elapsed = 0:0:00:29 / Mon Nov 28 14:19:42 2011
GPGPU-Sim uArch: cycles simulated: 81029  inst.: 5032378 (ipc=31.0) sim_rate=173530 (inst/sec) elapsed = 0:0:00:29 / Mon Nov 28 14:19:42 2011
GPGPU-Sim uArch: cycles simulated: 81529  inst.: 5043698 (ipc=30.9) sim_rate=173920 (inst/sec) elapsed = 0:0:00:29 / Mon Nov 28 14:19:42 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (38134,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(38135,43529)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(135,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 82029  inst.: 5057151 (ipc=30.8) sim_rate=174384 (inst/sec) elapsed = 0:0:00:29 / Mon Nov 28 14:19:42 2011
GPGPU-Sim uArch: cycles simulated: 82529  inst.: 5067839 (ipc=30.7) sim_rate=174753 (inst/sec) elapsed = 0:0:00:29 / Mon Nov 28 14:19:42 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (39309,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(39310,43529)
GPGPU-Sim uArch: cycles simulated: 83029  inst.: 5079764 (ipc=30.6) sim_rate=169325 (inst/sec) elapsed = 0:0:00:30 / Mon Nov 28 14:19:43 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39791,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39792,43529)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (39797,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(39798,43529)
GPGPU-Sim uArch: cycles simulated: 83529  inst.: 5094676 (ipc=30.6) sim_rate=169822 (inst/sec) elapsed = 0:0:00:30 / Mon Nov 28 14:19:43 2011
GPGPU-Sim uArch: cycles simulated: 84029  inst.: 5109170 (ipc=30.6) sim_rate=170305 (inst/sec) elapsed = 0:0:00:30 / Mon Nov 28 14:19:43 2011
GPGPU-Sim uArch: Shader 22 finished CTA #2 (40625,43529), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(40626,43529)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (40674,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(40675,43529)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (40770,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(40771,43529)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40933,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40934,43529)
GPGPU-Sim uArch: cycles simulated: 84529  inst.: 5128701 (ipc=30.7) sim_rate=170956 (inst/sec) elapsed = 0:0:00:30 / Mon Nov 28 14:19:43 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41062,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41063,43529)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (41177,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(41178,43529)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41259,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(41260,43529)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (41286,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(41287,43529)
GPGPU-Sim uArch: cycles simulated: 85029  inst.: 5149832 (ipc=30.8) sim_rate=171661 (inst/sec) elapsed = 0:0:00:30 / Mon Nov 28 14:19:43 2011
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(161,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (41592,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(41593,43529)
GPGPU-Sim uArch: cycles simulated: 85529  inst.: 5172691 (ipc=31.0) sim_rate=172423 (inst/sec) elapsed = 0:0:00:30 / Mon Nov 28 14:19:43 2011
GPGPU-Sim uArch: cycles simulated: 86029  inst.: 5184272 (ipc=30.9) sim_rate=172809 (inst/sec) elapsed = 0:0:00:30 / Mon Nov 28 14:19:43 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42630,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42631,43529)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (42793,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(42794,43529)
GPGPU-Sim uArch: cycles simulated: 86529  inst.: 5202105 (ipc=31.0) sim_rate=167809 (inst/sec) elapsed = 0:0:00:31 / Mon Nov 28 14:19:44 2011
GPGPU-Sim uArch: cycles simulated: 87029  inst.: 5214293 (ipc=30.9) sim_rate=168203 (inst/sec) elapsed = 0:0:00:31 / Mon Nov 28 14:19:44 2011
GPGPU-Sim uArch: cycles simulated: 87529  inst.: 5225792 (ipc=30.8) sim_rate=168573 (inst/sec) elapsed = 0:0:00:31 / Mon Nov 28 14:19:44 2011
GPGPU-Sim uArch: Shader 24 finished CTA #0 (44036,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(44037,43529)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (44156,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(44157,43529)
GPGPU-Sim uArch: cycles simulated: 88029  inst.: 5238495 (ipc=30.8) sim_rate=168983 (inst/sec) elapsed = 0:0:00:31 / Mon Nov 28 14:19:44 2011
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(144,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44991,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44992,43529)
GPGPU-Sim uArch: cycles simulated: 88529  inst.: 5252564 (ipc=30.7) sim_rate=169437 (inst/sec) elapsed = 0:0:00:31 / Mon Nov 28 14:19:44 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45467,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45468,43529)
GPGPU-Sim uArch: cycles simulated: 89029  inst.: 5266915 (ipc=30.7) sim_rate=169900 (inst/sec) elapsed = 0:0:00:31 / Mon Nov 28 14:19:44 2011
GPGPU-Sim uArch: cycles simulated: 89529  inst.: 5281223 (ipc=30.7) sim_rate=165038 (inst/sec) elapsed = 0:0:00:32 / Mon Nov 28 14:19:45 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46052,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(46053,43529)
GPGPU-Sim uArch: cycles simulated: 90029  inst.: 5295577 (ipc=30.7) sim_rate=165486 (inst/sec) elapsed = 0:0:00:32 / Mon Nov 28 14:19:45 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (46658,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(46659,43529)
GPGPU-Sim uArch: cycles simulated: 90529  inst.: 5309271 (ipc=30.6) sim_rate=165914 (inst/sec) elapsed = 0:0:00:32 / Mon Nov 28 14:19:45 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47208,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47209,43529)
GPGPU-Sim uArch: cycles simulated: 91029  inst.: 5323249 (ipc=30.6) sim_rate=166351 (inst/sec) elapsed = 0:0:00:32 / Mon Nov 28 14:19:45 2011
GPGPU-Sim uArch: cycles simulated: 91529  inst.: 5334519 (ipc=30.5) sim_rate=166703 (inst/sec) elapsed = 0:0:00:32 / Mon Nov 28 14:19:45 2011
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48187,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48188,43529)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(174,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 92029  inst.: 5347092 (ipc=30.5) sim_rate=167096 (inst/sec) elapsed = 0:0:00:32 / Mon Nov 28 14:19:45 2011
GPGPU-Sim uArch: Shader 27 finished CTA #0 (48605,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(48606,43529)
GPGPU-Sim uArch: cycles simulated: 92529  inst.: 5359420 (ipc=30.4) sim_rate=162406 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim uArch: cycles simulated: 93029  inst.: 5371390 (ipc=30.3) sim_rate=162769 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim uArch: cycles simulated: 93529  inst.: 5383044 (ipc=30.3) sim_rate=163122 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim uArch: cycles simulated: 94029  inst.: 5393918 (ipc=30.2) sim_rate=163452 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50607,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50608,43529)
GPGPU-Sim uArch: cycles simulated: 94529  inst.: 5406021 (ipc=30.1) sim_rate=163818 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim uArch: cycles simulated: 95029  inst.: 5416195 (ipc=30.0) sim_rate=164127 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim uArch: cycles simulated: 95529  inst.: 5427538 (ipc=30.0) sim_rate=164470 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(154,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 96029  inst.: 5438551 (ipc=29.9) sim_rate=164804 (inst/sec) elapsed = 0:0:00:33 / Mon Nov 28 14:19:46 2011
GPGPU-Sim uArch: cycles simulated: 96529  inst.: 5449989 (ipc=29.8) sim_rate=160293 (inst/sec) elapsed = 0:0:00:34 / Mon Nov 28 14:19:47 2011
GPGPU-Sim uArch: cycles simulated: 97029  inst.: 5460543 (ipc=29.7) sim_rate=160604 (inst/sec) elapsed = 0:0:00:34 / Mon Nov 28 14:19:47 2011
GPGPU-Sim uArch: cycles simulated: 97529  inst.: 5471091 (ipc=29.7) sim_rate=160914 (inst/sec) elapsed = 0:0:00:34 / Mon Nov 28 14:19:47 2011
GPGPU-Sim uArch: Shader 15 finished CTA #2 (54152,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(54153,43529)
GPGPU-Sim uArch: cycles simulated: 98029  inst.: 5484057 (ipc=29.6) sim_rate=161295 (inst/sec) elapsed = 0:0:00:34 / Mon Nov 28 14:19:47 2011
GPGPU-Sim uArch: cycles simulated: 98529  inst.: 5496579 (ipc=29.6) sim_rate=161664 (inst/sec) elapsed = 0:0:00:34 / Mon Nov 28 14:19:47 2011
GPGPU-Sim uArch: cycles simulated: 99029  inst.: 5506464 (ipc=29.5) sim_rate=161954 (inst/sec) elapsed = 0:0:00:34 / Mon Nov 28 14:19:47 2011
GPGPU-Sim uArch: cycles simulated: 99529  inst.: 5517558 (ipc=29.4) sim_rate=162281 (inst/sec) elapsed = 0:0:00:34 / Mon Nov 28 14:19:47 2011
GPGPU-Sim uArch: cycles simulated: 100029  inst.: 5528482 (ipc=29.4) sim_rate=157956 (inst/sec) elapsed = 0:0:00:35 / Mon Nov 28 14:19:48 2011
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(167,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 100529  inst.: 5539375 (ipc=29.3) sim_rate=158267 (inst/sec) elapsed = 0:0:00:35 / Mon Nov 28 14:19:48 2011
GPGPU-Sim uArch: cycles simulated: 101029  inst.: 5548240 (ipc=29.2) sim_rate=158521 (inst/sec) elapsed = 0:0:00:35 / Mon Nov 28 14:19:48 2011
GPGPU-Sim uArch: cycles simulated: 101529  inst.: 5557172 (ipc=29.1) sim_rate=158776 (inst/sec) elapsed = 0:0:00:35 / Mon Nov 28 14:19:48 2011
GPGPU-Sim uArch: cycles simulated: 102029  inst.: 5568189 (ipc=29.0) sim_rate=159091 (inst/sec) elapsed = 0:0:00:35 / Mon Nov 28 14:19:48 2011
GPGPU-Sim uArch: cycles simulated: 102529  inst.: 5577832 (ipc=29.0) sim_rate=159366 (inst/sec) elapsed = 0:0:00:35 / Mon Nov 28 14:19:48 2011
GPGPU-Sim uArch: cycles simulated: 103029  inst.: 5587514 (ipc=28.9) sim_rate=159643 (inst/sec) elapsed = 0:0:00:35 / Mon Nov 28 14:19:48 2011
GPGPU-Sim uArch: cycles simulated: 103529  inst.: 5598358 (ipc=28.8) sim_rate=155509 (inst/sec) elapsed = 0:0:00:36 / Mon Nov 28 14:19:49 2011
GPGPU-Sim uArch: cycles simulated: 104029  inst.: 5609121 (ipc=28.8) sim_rate=155808 (inst/sec) elapsed = 0:0:00:36 / Mon Nov 28 14:19:49 2011
GPGPU-Sim uArch: cycles simulated: 104529  inst.: 5619228 (ipc=28.7) sim_rate=156089 (inst/sec) elapsed = 0:0:00:36 / Mon Nov 28 14:19:49 2011
GPGPU-Sim uArch: Shader 18 finished CTA #1 (61298,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(61299,43529)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(155,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 105029  inst.: 5632628 (ipc=28.7) sim_rate=156461 (inst/sec) elapsed = 0:0:00:36 / Mon Nov 28 14:19:49 2011
GPGPU-Sim uArch: cycles simulated: 105529  inst.: 5644128 (ipc=28.6) sim_rate=156781 (inst/sec) elapsed = 0:0:00:36 / Mon Nov 28 14:19:49 2011
GPGPU-Sim uArch: cycles simulated: 106029  inst.: 5655073 (ipc=28.6) sim_rate=157085 (inst/sec) elapsed = 0:0:00:36 / Mon Nov 28 14:19:49 2011
GPGPU-Sim uArch: cycles simulated: 106529  inst.: 5663894 (ipc=28.5) sim_rate=157330 (inst/sec) elapsed = 0:0:00:36 / Mon Nov 28 14:19:49 2011
GPGPU-Sim uArch: cycles simulated: 107029  inst.: 5673293 (ipc=28.4) sim_rate=153332 (inst/sec) elapsed = 0:0:00:37 / Mon Nov 28 14:19:50 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (63595,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(63596,43529)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (63772,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(63773,43529)
GPGPU-Sim uArch: cycles simulated: 107529  inst.: 5688110 (ipc=28.4) sim_rate=153732 (inst/sec) elapsed = 0:0:00:37 / Mon Nov 28 14:19:50 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (64399,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(64400,43529)
GPGPU-Sim uArch: cycles simulated: 108029  inst.: 5701720 (ipc=28.4) sim_rate=154100 (inst/sec) elapsed = 0:0:00:37 / Mon Nov 28 14:19:50 2011
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64927,43529), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64928,43529)
GPGPU-Sim uArch: cycles simulated: 108529  inst.: 5717129 (ipc=28.4) sim_rate=154517 (inst/sec) elapsed = 0:0:00:37 / Mon Nov 28 14:19:50 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (65022,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(65023,43529)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (65028,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(65029,43529)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(173,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 109029  inst.: 5731964 (ipc=28.4) sim_rate=154917 (inst/sec) elapsed = 0:0:00:37 / Mon Nov 28 14:19:50 2011
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65737,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(65738,43529)
GPGPU-Sim uArch: cycles simulated: 109529  inst.: 5746735 (ipc=28.4) sim_rate=155317 (inst/sec) elapsed = 0:0:00:37 / Mon Nov 28 14:19:50 2011
GPGPU-Sim uArch: cycles simulated: 110029  inst.: 5760190 (ipc=28.4) sim_rate=155680 (inst/sec) elapsed = 0:0:00:37 / Mon Nov 28 14:19:50 2011
GPGPU-Sim uArch: cycles simulated: 110529  inst.: 5772953 (ipc=28.4) sim_rate=151919 (inst/sec) elapsed = 0:0:00:38 / Mon Nov 28 14:19:51 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (67258,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(67259,43529)
GPGPU-Sim uArch: cycles simulated: 111029  inst.: 5785012 (ipc=28.4) sim_rate=152237 (inst/sec) elapsed = 0:0:00:38 / Mon Nov 28 14:19:51 2011
GPGPU-Sim uArch: cycles simulated: 111529  inst.: 5798123 (ipc=28.4) sim_rate=152582 (inst/sec) elapsed = 0:0:00:38 / Mon Nov 28 14:19:51 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (68410,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(68411,43529)
GPGPU-Sim uArch: cycles simulated: 112029  inst.: 5809799 (ipc=28.3) sim_rate=152889 (inst/sec) elapsed = 0:0:00:38 / Mon Nov 28 14:19:51 2011
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(181,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 112529  inst.: 5822548 (ipc=28.3) sim_rate=153224 (inst/sec) elapsed = 0:0:00:38 / Mon Nov 28 14:19:51 2011
GPGPU-Sim uArch: cycles simulated: 113029  inst.: 5834239 (ipc=28.3) sim_rate=153532 (inst/sec) elapsed = 0:0:00:38 / Mon Nov 28 14:19:51 2011
GPGPU-Sim uArch: Shader 27 finished CTA #2 (69882,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(69883,43529)
GPGPU-Sim uArch: cycles simulated: 113529  inst.: 5844018 (ipc=28.2) sim_rate=153789 (inst/sec) elapsed = 0:0:00:38 / Mon Nov 28 14:19:51 2011
GPGPU-Sim uArch: Shader 6 finished CTA #0 (70207,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(70208,43529)
GPGPU-Sim uArch: cycles simulated: 114029  inst.: 5860115 (ipc=28.2) sim_rate=150259 (inst/sec) elapsed = 0:0:00:39 / Mon Nov 28 14:19:52 2011
GPGPU-Sim uArch: cycles simulated: 114529  inst.: 5873683 (ipc=28.2) sim_rate=150607 (inst/sec) elapsed = 0:0:00:39 / Mon Nov 28 14:19:52 2011
GPGPU-Sim uArch: cycles simulated: 115029  inst.: 5884315 (ipc=28.2) sim_rate=150879 (inst/sec) elapsed = 0:0:00:39 / Mon Nov 28 14:19:52 2011
GPGPU-Sim uArch: cycles simulated: 115529  inst.: 5895002 (ipc=28.1) sim_rate=151153 (inst/sec) elapsed = 0:0:00:39 / Mon Nov 28 14:19:52 2011
GPGPU-Sim uArch: Shader 3 finished CTA #1 (72034,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(72035,43529)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (72176,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(72177,43529)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72389,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72390,43529)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (72492,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(72493,43529)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (72499,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(72500,43529)
GPGPU-Sim uArch: cycles simulated: 116029  inst.: 5911800 (ipc=28.2) sim_rate=151584 (inst/sec) elapsed = 0:0:00:39 / Mon Nov 28 14:19:52 2011
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(194,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 116529  inst.: 5934568 (ipc=28.3) sim_rate=152168 (inst/sec) elapsed = 0:0:00:39 / Mon Nov 28 14:19:52 2011
GPGPU-Sim uArch: Shader 21 finished CTA #0 (73033,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(73034,43529)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (73312,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(73313,43529)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (73348,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(73349,43529)
GPGPU-Sim uArch: cycles simulated: 117029  inst.: 5957245 (ipc=28.4) sim_rate=148931 (inst/sec) elapsed = 0:0:00:40 / Mon Nov 28 14:19:53 2011
GPGPU-Sim uArch: cycles simulated: 117529  inst.: 5972746 (ipc=28.4) sim_rate=149318 (inst/sec) elapsed = 0:0:00:40 / Mon Nov 28 14:19:53 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74456,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74457,43529)
GPGPU-Sim uArch: cycles simulated: 118029  inst.: 5987909 (ipc=28.4) sim_rate=149697 (inst/sec) elapsed = 0:0:00:40 / Mon Nov 28 14:19:53 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74996,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(74997,43529)
GPGPU-Sim uArch: cycles simulated: 118529  inst.: 6003400 (ipc=28.5) sim_rate=150085 (inst/sec) elapsed = 0:0:00:40 / Mon Nov 28 14:19:53 2011
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(193,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 119029  inst.: 6019480 (ipc=28.5) sim_rate=150487 (inst/sec) elapsed = 0:0:00:40 / Mon Nov 28 14:19:53 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (75909,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(75910,43529)
GPGPU-Sim uArch: cycles simulated: 119529  inst.: 6032081 (ipc=28.5) sim_rate=150802 (inst/sec) elapsed = 0:0:00:40 / Mon Nov 28 14:19:53 2011
GPGPU-Sim uArch: cycles simulated: 120029  inst.: 6045863 (ipc=28.4) sim_rate=151146 (inst/sec) elapsed = 0:0:00:40 / Mon Nov 28 14:19:53 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (76564,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(76565,43529)
GPGPU-Sim uArch: cycles simulated: 120529  inst.: 6059004 (ipc=28.4) sim_rate=147780 (inst/sec) elapsed = 0:0:00:41 / Mon Nov 28 14:19:54 2011
GPGPU-Sim uArch: cycles simulated: 121029  inst.: 6072004 (ipc=28.4) sim_rate=148097 (inst/sec) elapsed = 0:0:00:41 / Mon Nov 28 14:19:54 2011
GPGPU-Sim uArch: Shader 24 finished CTA #0 (77664,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(77665,43529)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (77863,43529), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(77864,43529)
GPGPU-Sim uArch: cycles simulated: 121529  inst.: 6086053 (ipc=28.4) sim_rate=148440 (inst/sec) elapsed = 0:0:00:41 / Mon Nov 28 14:19:54 2011
GPGPU-Sim uArch: Shader 10 finished CTA #1 (78001,43529), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(78002,43529)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (78021,43529), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(78022,43529)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (78282,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(78283,43529)
GPGPU-Sim uArch: cycles simulated: 122029  inst.: 6103902 (ipc=28.5) sim_rate=148875 (inst/sec) elapsed = 0:0:00:41 / Mon Nov 28 14:19:54 2011
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(204,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 122529  inst.: 6122081 (ipc=28.5) sim_rate=149319 (inst/sec) elapsed = 0:0:00:41 / Mon Nov 28 14:19:54 2011
GPGPU-Sim uArch: cycles simulated: 123029  inst.: 6137261 (ipc=28.5) sim_rate=149689 (inst/sec) elapsed = 0:0:00:41 / Mon Nov 28 14:19:54 2011
GPGPU-Sim uArch: cycles simulated: 123529  inst.: 6149901 (ipc=28.5) sim_rate=149997 (inst/sec) elapsed = 0:0:00:41 / Mon Nov 28 14:19:54 2011
GPGPU-Sim uArch: Shader 21 finished CTA #1 (80106,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(80107,43529)
GPGPU-Sim uArch: cycles simulated: 124029  inst.: 6165995 (ipc=28.5) sim_rate=146809 (inst/sec) elapsed = 0:0:00:42 / Mon Nov 28 14:19:55 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (80795,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(80796,43529)
GPGPU-Sim uArch: cycles simulated: 124529  inst.: 6179917 (ipc=28.5) sim_rate=147140 (inst/sec) elapsed = 0:0:00:42 / Mon Nov 28 14:19:55 2011
GPGPU-Sim uArch: Shader 27 finished CTA #0 (81276,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(81277,43529)
GPGPU-Sim uArch: cycles simulated: 125029  inst.: 6196249 (ipc=28.5) sim_rate=147529 (inst/sec) elapsed = 0:0:00:42 / Mon Nov 28 14:19:55 2011
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(202,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 125529  inst.: 6209930 (ipc=28.5) sim_rate=147855 (inst/sec) elapsed = 0:0:00:42 / Mon Nov 28 14:19:55 2011
GPGPU-Sim uArch: cycles simulated: 126029  inst.: 6223477 (ipc=28.5) sim_rate=148178 (inst/sec) elapsed = 0:0:00:42 / Mon Nov 28 14:19:55 2011
GPGPU-Sim uArch: cycles simulated: 126529  inst.: 6235473 (ipc=28.5) sim_rate=148463 (inst/sec) elapsed = 0:0:00:42 / Mon Nov 28 14:19:55 2011
GPGPU-Sim uArch: cycles simulated: 127029  inst.: 6250135 (ipc=28.5) sim_rate=148812 (inst/sec) elapsed = 0:0:00:42 / Mon Nov 28 14:19:55 2011
GPGPU-Sim uArch: cycles simulated: 127529  inst.: 6264151 (ipc=28.5) sim_rate=145677 (inst/sec) elapsed = 0:0:00:43 / Mon Nov 28 14:19:56 2011
GPGPU-Sim uArch: cycles simulated: 128029  inst.: 6274271 (ipc=28.5) sim_rate=145913 (inst/sec) elapsed = 0:0:00:43 / Mon Nov 28 14:19:56 2011
GPGPU-Sim uArch: Shader 6 finished CTA #2 (84863,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(84864,43529)
GPGPU-Sim uArch: cycles simulated: 128529  inst.: 6286730 (ipc=28.4) sim_rate=146203 (inst/sec) elapsed = 0:0:00:43 / Mon Nov 28 14:19:56 2011
GPGPU-Sim uArch: Shader 10 finished CTA #2 (85268,43529), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(85269,43529)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(210,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 129029  inst.: 6301330 (ipc=28.4) sim_rate=146542 (inst/sec) elapsed = 0:0:00:43 / Mon Nov 28 14:19:56 2011
GPGPU-Sim uArch: cycles simulated: 129529  inst.: 6314939 (ipc=28.4) sim_rate=146859 (inst/sec) elapsed = 0:0:00:43 / Mon Nov 28 14:19:56 2011
GPGPU-Sim uArch: cycles simulated: 130029  inst.: 6325642 (ipc=28.4) sim_rate=147107 (inst/sec) elapsed = 0:0:00:43 / Mon Nov 28 14:19:56 2011
GPGPU-Sim uArch: cycles simulated: 130529  inst.: 6335722 (ipc=28.3) sim_rate=147342 (inst/sec) elapsed = 0:0:00:43 / Mon Nov 28 14:19:56 2011
GPGPU-Sim uArch: cycles simulated: 131029  inst.: 6347957 (ipc=28.3) sim_rate=144271 (inst/sec) elapsed = 0:0:00:44 / Mon Nov 28 14:19:57 2011
GPGPU-Sim uArch: cycles simulated: 131529  inst.: 6360243 (ipc=28.3) sim_rate=144550 (inst/sec) elapsed = 0:0:00:44 / Mon Nov 28 14:19:57 2011
GPGPU-Sim uArch: cycles simulated: 132029  inst.: 6372382 (ipc=28.3) sim_rate=144826 (inst/sec) elapsed = 0:0:00:44 / Mon Nov 28 14:19:57 2011
GPGPU-Sim uArch: cycles simulated: 132529  inst.: 6385747 (ipc=28.3) sim_rate=145130 (inst/sec) elapsed = 0:0:00:44 / Mon Nov 28 14:19:57 2011
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(138,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 133029  inst.: 6397359 (ipc=28.2) sim_rate=145394 (inst/sec) elapsed = 0:0:00:44 / Mon Nov 28 14:19:57 2011
GPGPU-Sim uArch: cycles simulated: 133529  inst.: 6408719 (ipc=28.2) sim_rate=145652 (inst/sec) elapsed = 0:0:00:44 / Mon Nov 28 14:19:57 2011
GPGPU-Sim uArch: cycles simulated: 134029  inst.: 6421011 (ipc=28.2) sim_rate=145932 (inst/sec) elapsed = 0:0:00:44 / Mon Nov 28 14:19:57 2011
GPGPU-Sim uArch: cycles simulated: 134529  inst.: 6431294 (ipc=28.2) sim_rate=142917 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim uArch: cycles simulated: 135029  inst.: 6442227 (ipc=28.1) sim_rate=143160 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim uArch: cycles simulated: 135529  inst.: 6453730 (ipc=28.1) sim_rate=143416 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim uArch: cycles simulated: 136029  inst.: 6464363 (ipc=28.1) sim_rate=143652 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim uArch: Shader 15 finished CTA #2 (92704,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(92705,43529)
GPGPU-Sim uArch: cycles simulated: 136529  inst.: 6477194 (ipc=28.0) sim_rate=143937 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(191,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 137029  inst.: 6490615 (ipc=28.0) sim_rate=144235 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (93907,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(93908,43529)
GPGPU-Sim uArch: cycles simulated: 137529  inst.: 6502224 (ipc=28.0) sim_rate=144493 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim uArch: cycles simulated: 138029  inst.: 6514428 (ipc=28.0) sim_rate=144765 (inst/sec) elapsed = 0:0:00:45 / Mon Nov 28 14:19:58 2011
GPGPU-Sim uArch: cycles simulated: 138529  inst.: 6528075 (ipc=28.0) sim_rate=141914 (inst/sec) elapsed = 0:0:00:46 / Mon Nov 28 14:19:59 2011
GPGPU-Sim uArch: cycles simulated: 139029  inst.: 6539430 (ipc=28.0) sim_rate=142161 (inst/sec) elapsed = 0:0:00:46 / Mon Nov 28 14:19:59 2011
GPGPU-Sim uArch: cycles simulated: 139529  inst.: 6550142 (ipc=27.9) sim_rate=142394 (inst/sec) elapsed = 0:0:00:46 / Mon Nov 28 14:19:59 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (96137,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(96138,43529)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (96377,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(96378,43529)
GPGPU-Sim uArch: cycles simulated: 140029  inst.: 6566906 (ipc=28.0) sim_rate=142758 (inst/sec) elapsed = 0:0:00:46 / Mon Nov 28 14:19:59 2011
GPGPU-Sim uArch: Shader 19 finished CTA #1 (96662,43529), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(96663,43529)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(193,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 140529  inst.: 6586130 (ipc=28.0) sim_rate=143176 (inst/sec) elapsed = 0:0:00:46 / Mon Nov 28 14:19:59 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (97359,43529), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(97360,43529)
GPGPU-Sim uArch: cycles simulated: 141029  inst.: 6599597 (ipc=28.0) sim_rate=143469 (inst/sec) elapsed = 0:0:00:46 / Mon Nov 28 14:19:59 2011
GPGPU-Sim uArch: cycles simulated: 141529  inst.: 6611801 (ipc=28.0) sim_rate=140676 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim uArch: cycles simulated: 142029  inst.: 6623762 (ipc=28.0) sim_rate=140931 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim uArch: cycles simulated: 142529  inst.: 6634343 (ipc=27.9) sim_rate=141156 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim uArch: Shader 3 finished CTA #0 (99382,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(99383,43529)
GPGPU-Sim uArch: cycles simulated: 143029  inst.: 6648416 (ipc=27.9) sim_rate=141455 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim uArch: cycles simulated: 143529  inst.: 6660086 (ipc=27.9) sim_rate=141703 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim uArch: cycles simulated: 144029  inst.: 6670972 (ipc=27.9) sim_rate=141935 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(137,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (100974,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(100975,43529)
GPGPU-Sim uArch: cycles simulated: 144529  inst.: 6681713 (ipc=27.8) sim_rate=142164 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim uArch: cycles simulated: 145029  inst.: 6695731 (ipc=27.8) sim_rate=142462 (inst/sec) elapsed = 0:0:00:47 / Mon Nov 28 14:20:00 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (101964,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(101965,43529)
GPGPU-Sim uArch: cycles simulated: 145529  inst.: 6708795 (ipc=27.8) sim_rate=139766 (inst/sec) elapsed = 0:0:00:48 / Mon Nov 28 14:20:01 2011
GPGPU-Sim uArch: Shader 25 finished CTA #0 (102080,43529), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(102081,43529)
GPGPU-Sim uArch: cycles simulated: 146029  inst.: 6726349 (ipc=27.9) sim_rate=140132 (inst/sec) elapsed = 0:0:00:48 / Mon Nov 28 14:20:01 2011
GPGPU-Sim uArch: cycles simulated: 146529  inst.: 6739985 (ipc=27.9) sim_rate=140416 (inst/sec) elapsed = 0:0:00:48 / Mon Nov 28 14:20:01 2011
GPGPU-Sim uArch: cycles simulated: 147029  inst.: 6751621 (ipc=27.8) sim_rate=140658 (inst/sec) elapsed = 0:0:00:48 / Mon Nov 28 14:20:01 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103818,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(103819,43529)
GPGPU-Sim uArch: cycles simulated: 147529  inst.: 6765423 (ipc=27.8) sim_rate=140946 (inst/sec) elapsed = 0:0:00:48 / Mon Nov 28 14:20:01 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (104072,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(104073,43529)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(208,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 148029  inst.: 6781795 (ipc=27.9) sim_rate=141287 (inst/sec) elapsed = 0:0:00:48 / Mon Nov 28 14:20:01 2011
GPGPU-Sim uArch: Shader 1 finished CTA #2 (104641,43529), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(104642,43529)
GPGPU-Sim uArch: cycles simulated: 148529  inst.: 6798369 (ipc=27.9) sim_rate=141632 (inst/sec) elapsed = 0:0:00:48 / Mon Nov 28 14:20:01 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (105428,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(105429,43529)
GPGPU-Sim uArch: cycles simulated: 149029  inst.: 6811468 (ipc=27.9) sim_rate=139009 (inst/sec) elapsed = 0:0:00:49 / Mon Nov 28 14:20:02 2011
GPGPU-Sim uArch: Shader 27 finished CTA #2 (105866,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(105867,43529)
GPGPU-Sim uArch: cycles simulated: 149529  inst.: 6825927 (ipc=27.9) sim_rate=139304 (inst/sec) elapsed = 0:0:00:49 / Mon Nov 28 14:20:02 2011
GPGPU-Sim uArch: cycles simulated: 150029  inst.: 6842835 (ipc=27.9) sim_rate=139649 (inst/sec) elapsed = 0:0:00:49 / Mon Nov 28 14:20:02 2011
GPGPU-Sim uArch: cycles simulated: 150529  inst.: 6858150 (ipc=27.9) sim_rate=139962 (inst/sec) elapsed = 0:0:00:49 / Mon Nov 28 14:20:02 2011
GPGPU-Sim uArch: Shader 21 finished CTA #2 (107273,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(107274,43529)
GPGPU-Sim uArch: cycles simulated: 151029  inst.: 6870300 (ipc=27.9) sim_rate=140210 (inst/sec) elapsed = 0:0:00:49 / Mon Nov 28 14:20:02 2011
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(227,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (107669,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(107670,43529)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (107698,43529), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(107699,43529)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (107725,43529), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(107726,43529)
GPGPU-Sim uArch: cycles simulated: 151529  inst.: 6890337 (ipc=28.0) sim_rate=140619 (inst/sec) elapsed = 0:0:00:49 / Mon Nov 28 14:20:02 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (108051,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(108052,43529)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (108265,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(108266,43529)
GPGPU-Sim uArch: cycles simulated: 152029  inst.: 6912505 (ipc=28.0) sim_rate=141071 (inst/sec) elapsed = 0:0:00:49 / Mon Nov 28 14:20:02 2011
GPGPU-Sim uArch: cycles simulated: 152529  inst.: 6926991 (ipc=28.0) sim_rate=138539 (inst/sec) elapsed = 0:0:00:50 / Mon Nov 28 14:20:03 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (109075,43529), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(109076,43529)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (109351,43529), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(109352,43529)
GPGPU-Sim uArch: cycles simulated: 153029  inst.: 6942887 (ipc=28.1) sim_rate=138857 (inst/sec) elapsed = 0:0:00:50 / Mon Nov 28 14:20:03 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109715,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(109716,43529)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (109843,43529), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(109844,43529)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (109897,43529), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(109898,43529)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (109906,43529), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(109907,43529)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (109998,43529), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(109999,43529)
GPGPU-Sim uArch: cycles simulated: 153529  inst.: 6962671 (ipc=28.1) sim_rate=139253 (inst/sec) elapsed = 0:0:00:50 / Mon Nov 28 14:20:03 2011
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(215,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (110232,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(110233,43529)
GPGPU-Sim uArch: cycles simulated: 154029  inst.: 6986099 (ipc=28.2) sim_rate=139721 (inst/sec) elapsed = 0:0:00:50 / Mon Nov 28 14:20:03 2011
GPGPU-Sim uArch: Shader 1 finished CTA #1 (110624,43529), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(110625,43529)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (110635,43529), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(110636,43529)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110639,43529), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(110640,43529)
GPGPU-Sim uArch: cycles simulated: 154529  inst.: 7015020 (ipc=28.3) sim_rate=140300 (inst/sec) elapsed = 0:0:00:50 / Mon Nov 28 14:20:03 2011
GPGPU-Sim uArch: Shader 16 finished CTA #0 (111089,43529), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(111090,43529)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (111172,43529), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(111173,43529)
GPGPU-Sim uArch: cycles simulated: 155029  inst.: 7039634 (ipc=28.4) sim_rate=140792 (inst/sec) elapsed = 0:0:00:50 / Mon Nov 28 14:20:03 2011
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(232,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 155529  inst.: 7059417 (ipc=28.5) sim_rate=138419 (inst/sec) elapsed = 0:0:00:51 / Mon Nov 28 14:20:04 2011
GPGPU-Sim uArch: cycles simulated: 156029  inst.: 7075291 (ipc=28.5) sim_rate=138731 (inst/sec) elapsed = 0:0:00:51 / Mon Nov 28 14:20:04 2011
GPGPU-Sim uArch: cycles simulated: 156529  inst.: 7091278 (ipc=28.5) sim_rate=139044 (inst/sec) elapsed = 0:0:00:51 / Mon Nov 28 14:20:04 2011
GPGPU-Sim uArch: cycles simulated: 157029  inst.: 7107448 (ipc=28.5) sim_rate=139361 (inst/sec) elapsed = 0:0:00:51 / Mon Nov 28 14:20:04 2011
GPGPU-Sim uArch: cycles simulated: 157529  inst.: 7119955 (ipc=28.5) sim_rate=139606 (inst/sec) elapsed = 0:0:00:51 / Mon Nov 28 14:20:04 2011
GPGPU-Sim uArch: Shader 22 finished CTA #0 (114007,43529), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(114008,43529)
GPGPU-Sim uArch: cycles simulated: 158029  inst.: 7131989 (ipc=28.5) sim_rate=139842 (inst/sec) elapsed = 0:0:00:51 / Mon Nov 28 14:20:04 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (114922,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(114923,43529)
GPGPU-Sim uArch: cycles simulated: 158529  inst.: 7148282 (ipc=28.5) sim_rate=140162 (inst/sec) elapsed = 0:0:00:51 / Mon Nov 28 14:20:04 2011
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(247,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 159029  inst.: 7163181 (ipc=28.5) sim_rate=137753 (inst/sec) elapsed = 0:0:00:52 / Mon Nov 28 14:20:05 2011
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115516,43529), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(115517,43529)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (115562,43529), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(115563,43529)
GPGPU-Sim uArch: cycles simulated: 159529  inst.: 7183676 (ipc=28.6) sim_rate=138147 (inst/sec) elapsed = 0:0:00:52 / Mon Nov 28 14:20:05 2011
GPGPU-Sim uArch: cycles simulated: 160029  inst.: 7199455 (ipc=28.6) sim_rate=138451 (inst/sec) elapsed = 0:0:00:52 / Mon Nov 28 14:20:05 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (116610,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(116611,43529)
GPGPU-Sim uArch: cycles simulated: 160529  inst.: 7217938 (ipc=28.6) sim_rate=138806 (inst/sec) elapsed = 0:0:00:52 / Mon Nov 28 14:20:05 2011
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117242,43529), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(117243,43529)
GPGPU-Sim uArch: cycles simulated: 161029  inst.: 7236117 (ipc=28.7) sim_rate=139156 (inst/sec) elapsed = 0:0:00:52 / Mon Nov 28 14:20:05 2011
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(213,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 161529  inst.: 7251663 (ipc=28.7) sim_rate=139455 (inst/sec) elapsed = 0:0:00:52 / Mon Nov 28 14:20:05 2011
GPGPU-Sim uArch: cycles simulated: 162029  inst.: 7266658 (ipc=28.7) sim_rate=139743 (inst/sec) elapsed = 0:0:00:52 / Mon Nov 28 14:20:05 2011
GPGPU-Sim uArch: Shader 25 finished CTA #2 (118552,43529), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(118553,43529)
GPGPU-Sim uArch: cycles simulated: 162529  inst.: 7283236 (ipc=28.7) sim_rate=137419 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: cycles simulated: 163029  inst.: 7297961 (ipc=28.7) sim_rate=137697 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (119622,43529), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(119623,43529)
GPGPU-Sim uArch: cycles simulated: 163529  inst.: 7314459 (ipc=28.7) sim_rate=138008 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: cycles simulated: 164029  inst.: 7328197 (ipc=28.7) sim_rate=138267 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: cycles simulated: 164529  inst.: 7340813 (ipc=28.7) sim_rate=138505 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: Shader 22 finished CTA #1 (121117,43529), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(121118,43529)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(212,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 165029  inst.: 7356603 (ipc=28.7) sim_rate=138803 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: cycles simulated: 165529  inst.: 7372288 (ipc=28.7) sim_rate=139099 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (122150,43529), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(122151,43529)
GPGPU-Sim uArch: cycles simulated: 166029  inst.: 7384968 (ipc=28.7) sim_rate=139339 (inst/sec) elapsed = 0:0:00:53 / Mon Nov 28 14:20:06 2011
GPGPU-Sim uArch: cycles simulated: 166529  inst.: 7397482 (ipc=28.7) sim_rate=136990 (inst/sec) elapsed = 0:0:00:54 / Mon Nov 28 14:20:07 2011
GPGPU-Sim uArch: cycles simulated: 167029  inst.: 7414126 (ipc=28.7) sim_rate=137298 (inst/sec) elapsed = 0:0:00:54 / Mon Nov 28 14:20:07 2011
GPGPU-Sim uArch: Shader 4 finished CTA #0 (123630,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 167529  inst.: 7430210 (ipc=28.7) sim_rate=137596 (inst/sec) elapsed = 0:0:00:54 / Mon Nov 28 14:20:07 2011
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(250,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 168029  inst.: 7443345 (ipc=28.7) sim_rate=137839 (inst/sec) elapsed = 0:0:00:54 / Mon Nov 28 14:20:07 2011
GPGPU-Sim uArch: cycles simulated: 168529  inst.: 7455089 (ipc=28.7) sim_rate=138057 (inst/sec) elapsed = 0:0:00:54 / Mon Nov 28 14:20:07 2011
GPGPU-Sim uArch: cycles simulated: 169029  inst.: 7467907 (ipc=28.7) sim_rate=138294 (inst/sec) elapsed = 0:0:00:54 / Mon Nov 28 14:20:07 2011
GPGPU-Sim uArch: cycles simulated: 169529  inst.: 7480976 (ipc=28.7) sim_rate=138536 (inst/sec) elapsed = 0:0:00:54 / Mon Nov 28 14:20:07 2011
GPGPU-Sim uArch: cycles simulated: 170029  inst.: 7494914 (ipc=28.7) sim_rate=136271 (inst/sec) elapsed = 0:0:00:55 / Mon Nov 28 14:20:08 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (126510,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (126568,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 170529  inst.: 7507629 (ipc=28.6) sim_rate=136502 (inst/sec) elapsed = 0:0:00:55 / Mon Nov 28 14:20:08 2011
GPGPU-Sim uArch: cycles simulated: 171029  inst.: 7519876 (ipc=28.6) sim_rate=136725 (inst/sec) elapsed = 0:0:00:55 / Mon Nov 28 14:20:08 2011
GPGPU-Sim uArch: cycles simulated: 171529  inst.: 7534000 (ipc=28.6) sim_rate=136981 (inst/sec) elapsed = 0:0:00:55 / Mon Nov 28 14:20:08 2011
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(249,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 172029  inst.: 7547229 (ipc=28.6) sim_rate=137222 (inst/sec) elapsed = 0:0:00:55 / Mon Nov 28 14:20:08 2011
GPGPU-Sim uArch: Shader 17 finished CTA #1 (128964,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 172529  inst.: 7558407 (ipc=28.6) sim_rate=137425 (inst/sec) elapsed = 0:0:00:55 / Mon Nov 28 14:20:08 2011
GPGPU-Sim uArch: cycles simulated: 173029  inst.: 7570233 (ipc=28.6) sim_rate=137640 (inst/sec) elapsed = 0:0:00:55 / Mon Nov 28 14:20:08 2011
GPGPU-Sim uArch: Shader 17 finished CTA #0 (129865,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 173529  inst.: 7583871 (ipc=28.6) sim_rate=135426 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim uArch: Shader 17 finished CTA #2 (130379,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #2 (130481,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 174029  inst.: 7596829 (ipc=28.6) sim_rate=135657 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim uArch: cycles simulated: 174529  inst.: 7609086 (ipc=28.5) sim_rate=135876 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim uArch: cycles simulated: 175029  inst.: 7620148 (ipc=28.5) sim_rate=136074 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim uArch: Shader 16 finished CTA #1 (131811,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 175529  inst.: 7632822 (ipc=28.5) sim_rate=136300 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(243,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (132290,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (132376,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 176029  inst.: 7646579 (ipc=28.5) sim_rate=136546 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim uArch: Shader 16 finished CTA #2 (132919,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 176529  inst.: 7657843 (ipc=28.5) sim_rate=136747 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim uArch: Shader 4 finished CTA #1 (133481,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (133483,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 177029  inst.: 7667969 (ipc=28.5) sim_rate=136928 (inst/sec) elapsed = 0:0:00:56 / Mon Nov 28 14:20:09 2011
GPGPU-Sim uArch: cycles simulated: 177529  inst.: 7678385 (ipc=28.4) sim_rate=134708 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (134085,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 178029  inst.: 7689293 (ipc=28.4) sim_rate=134899 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: cycles simulated: 178529  inst.: 7700357 (ipc=28.4) sim_rate=135093 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: Shader 19 finished CTA #2 (135194,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 179029  inst.: 7712367 (ipc=28.4) sim_rate=135304 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: cycles simulated: 179529  inst.: 7724675 (ipc=28.3) sim_rate=135520 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: Shader 18 finished CTA #1 (136234,43529), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(246,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 180029  inst.: 7735299 (ipc=28.3) sim_rate=135707 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: Shader 19 finished CTA #0 (136867,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 180529  inst.: 7746840 (ipc=28.3) sim_rate=135909 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (137144,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 181029  inst.: 7758181 (ipc=28.3) sim_rate=136108 (inst/sec) elapsed = 0:0:00:57 / Mon Nov 28 14:20:10 2011
GPGPU-Sim uArch: cycles simulated: 181529  inst.: 7769240 (ipc=28.3) sim_rate=133952 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: cycles simulated: 182029  inst.: 7779542 (ipc=28.2) sim_rate=134130 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: Shader 6 finished CTA #1 (138895,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 182529  inst.: 7789959 (ipc=28.2) sim_rate=134309 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: cycles simulated: 183029  inst.: 7799630 (ipc=28.2) sim_rate=134476 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: Shader 7 finished CTA #1 (139789,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 183529  inst.: 7810878 (ipc=28.2) sim_rate=134670 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: Shader 8 finished CTA #1 (140125,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (140285,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 184029  inst.: 7821124 (ipc=28.1) sim_rate=134846 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: Shader 8 finished CTA #2 (140530,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (140856,43529), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(221,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 184529  inst.: 7831334 (ipc=28.1) sim_rate=135023 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (141291,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (141371,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 185029  inst.: 7843780 (ipc=28.1) sim_rate=135237 (inst/sec) elapsed = 0:0:00:58 / Mon Nov 28 14:20:11 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (141975,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 185529  inst.: 7854744 (ipc=28.1) sim_rate=133131 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 20 finished CTA #2 (142060,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (142128,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 186029  inst.: 7865031 (ipc=28.0) sim_rate=133305 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 3 finished CTA #1 (142696,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #2 (142993,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 186529  inst.: 7873912 (ipc=28.0) sim_rate=133456 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 8 finished CTA #0 (143101,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (143321,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (143440,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 187029  inst.: 7884402 (ipc=28.0) sim_rate=133633 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 5 finished CTA #2 (143839,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (143897,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 187529  inst.: 7895385 (ipc=28.0) sim_rate=133820 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (144027,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (144262,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 188029  inst.: 7905099 (ipc=27.9) sim_rate=133984 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 5 finished CTA #1 (144597,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (144841,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 188529  inst.: 7914378 (ipc=27.9) sim_rate=134142 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 24 finished CTA #0 (145374,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 189029  inst.: 7923878 (ipc=27.9) sim_rate=134303 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 5 finished CTA #0 (145519,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(221,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (145885,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 189529  inst.: 7934155 (ipc=27.8) sim_rate=134477 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: cycles simulated: 190029  inst.: 7943956 (ipc=27.8) sim_rate=134643 (inst/sec) elapsed = 0:0:00:59 / Mon Nov 28 14:20:12 2011
GPGPU-Sim uArch: Shader 0 finished CTA #2 (146501,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (146509,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 190529  inst.: 7953935 (ipc=27.8) sim_rate=132565 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: cycles simulated: 191029  inst.: 7962463 (ipc=27.7) sim_rate=132707 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 19 finished CTA #1 (147953,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 191529  inst.: 7970661 (ipc=27.7) sim_rate=132844 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (148102,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 192029  inst.: 7978936 (ipc=27.7) sim_rate=132982 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 21 finished CTA #1 (148758,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (148993,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 192529  inst.: 7988123 (ipc=27.6) sim_rate=133135 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 29 finished CTA #2 (149325,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 193029  inst.: 7997990 (ipc=27.6) sim_rate=133299 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: cycles simulated: 193529  inst.: 8007532 (ipc=27.6) sim_rate=133458 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: cycles simulated: 194029  inst.: 8016670 (ipc=27.6) sim_rate=133611 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 23 finished CTA #0 (150554,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (150557,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #0 (150758,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(254,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 194529  inst.: 8024423 (ipc=27.5) sim_rate=133740 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 26 finished CTA #0 (151185,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (151263,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (151453,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 195029  inst.: 8033048 (ipc=27.5) sim_rate=133884 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 4 finished CTA #2 (151540,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #1 (151894,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 195529  inst.: 8040134 (ipc=27.4) sim_rate=134002 (inst/sec) elapsed = 0:0:01:00 / Mon Nov 28 14:20:13 2011
GPGPU-Sim uArch: Shader 23 finished CTA #1 (152087,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 196029  inst.: 8047661 (ipc=27.4) sim_rate=131928 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: cycles simulated: 196529  inst.: 8054394 (ipc=27.4) sim_rate=132039 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 11 finished CTA #1 (153147,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 197029  inst.: 8061884 (ipc=27.3) sim_rate=132162 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (153520,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (153546,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 197529  inst.: 8070731 (ipc=27.3) sim_rate=132307 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: cycles simulated: 198029  inst.: 8078997 (ipc=27.2) sim_rate=132442 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (154697,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (154738,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #2 (154970,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 198529  inst.: 8086327 (ipc=27.2) sim_rate=132562 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 28 finished CTA #0 (155463,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 199029  inst.: 8093872 (ipc=27.2) sim_rate=132686 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (155928,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 199529  inst.: 8101169 (ipc=27.1) sim_rate=132806 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 2 finished CTA #0 (156004,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 200029  inst.: 8108749 (ipc=27.1) sim_rate=132930 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 2 finished CTA #2 (156821,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 200529  inst.: 8115663 (ipc=27.0) sim_rate=133043 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(205,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 201029  inst.: 8122494 (ipc=27.0) sim_rate=133155 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 25 finished CTA #2 (157730,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 201529  inst.: 8128034 (ipc=27.0) sim_rate=133246 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (158273,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (158285,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (158426,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 202029  inst.: 8134336 (ipc=26.9) sim_rate=133349 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: cycles simulated: 202529  inst.: 8140070 (ipc=26.9) sim_rate=133443 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: cycles simulated: 203029  inst.: 8144228 (ipc=26.8) sim_rate=133511 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 22 finished CTA #0 (159930,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 203529  inst.: 8149210 (ipc=26.7) sim_rate=133593 (inst/sec) elapsed = 0:0:01:01 / Mon Nov 28 14:20:14 2011
GPGPU-Sim uArch: Shader 2 finished CTA #1 (160178,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (160389,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 204029  inst.: 8155167 (ipc=26.7) sim_rate=131534 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: cycles simulated: 204529  inst.: 8159411 (ipc=26.6) sim_rate=131603 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 10 finished CTA #2 (161372,43529), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (161426,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 205029  inst.: 8163563 (ipc=26.6) sim_rate=131670 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: cycles simulated: 205529  inst.: 8167416 (ipc=26.5) sim_rate=131732 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 1 finished CTA #2 (162135,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (162138,43529), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 206029  inst.: 8171595 (ipc=26.5) sim_rate=131799 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 1 finished CTA #1 (162690,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (162835,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 206529  inst.: 8175692 (ipc=26.4) sim_rate=131866 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 10 finished CTA #1 (163049,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (163224,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 207029  inst.: 8178827 (ipc=26.4) sim_rate=131916 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 10 finished CTA #0 (163621,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 207529  inst.: 8181205 (ipc=26.3) sim_rate=131954 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: cycles simulated: 208029  inst.: 8183036 (ipc=26.2) sim_rate=131984 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: cycles simulated: 208529  inst.: 8184260 (ipc=26.1) sim_rate=132004 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 13 finished CTA #1 (165289,43529), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 209029  inst.: 8185121 (ipc=26.1) sim_rate=132018 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 11 finished CTA #0 (165913,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 209529  inst.: 8185769 (ipc=26.0) sim_rate=132028 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 13 finished CTA #2 (166009,43529), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (166290,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 210029  inst.: 8186079 (ipc=25.9) sim_rate=132033 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: cycles simulated: 210529  inst.: 8186272 (ipc=25.8) sim_rate=132036 (inst/sec) elapsed = 0:0:01:02 / Mon Nov 28 14:20:15 2011
GPGPU-Sim uArch: Shader 14 finished CTA #0 (167293,43529), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
gpu_sim_cycle = 167294
gpu_sim_insn = 4316818
gpu_ipc =      25.8038
gpu_tot_sim_cycle = 210823
gpu_tot_sim_insn = 8186414
gpu_tot_ipc =      38.8307
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 652211
gpu_stall_icnt2sh    = 843881
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 944671
gpgpu_n_stall_shd_mem = 8113413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 354212
gpgpu_n_mem_write_global = 240629
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 354212
gpgpu_n_store_insn = 240629
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8113413
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 85781 predictions 944246 miss-rate 0.090846
warp level: mispredictions: 87034 predictions 944246 miss-rate 0.092173
thread level: mispredictions: 129259 predictions 944246 miss-rate 0.136891
ENDBP
Warp Occupancy Distribution:
Stall:3583669	W0_Idle:295726	W0_Scoreboard:944795	W1:268902	W2:121849	W3:79108	W4:50669	W5:38488	W6:32424	W7:27838	W8:22973	W9:21245	W10:19101	W11:16431	W12:15900	W13:12858	W14:9732	W15:9558	W16:7472	W17:6694	W18:6728	W19:5132	W20:4100	W21:4352	W22:3387	W23:2399	W24:1641	W25:1040	W26:380	W27:153	W28:0	W29:0	W30:0	W31:0	W32:153600
maxmrqlatency = 135 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 121 
max_icnt2mem_latency = 348 
max_icnt2sh_latency = 210798 
mrq_lat_table:175222 	14073 	30112 	52040 	59850 	35738 	4103 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	27258 	468692 	98882 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:17353 	26878 	10891 	197500 	252405 	26077 	6684 	51945 	5198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:18773 	41668 	47153 	180619 	62411 	3493 	125 	0 	0 	2 	3 	9 	46 	547 	9368 	36071 	92440 	102143 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	64 	357 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        76        64        69 
dram[1]:        66        74        64        65 
dram[2]:        98        64        68        64 
dram[3]:        78        64        72        64 
dram[4]:        92        64        68        40 
dram[5]:       109        64        70        66 
dram[6]:       135        64        64        67 
dram[7]:       135        67        65        65 
maximum service time to same row:
dram[0]:      2740      2888      4161      2092 
dram[1]:      2649      3685      3751      3156 
dram[2]:      4740      2826      1791      2271 
dram[3]:      2928      3172      1512      2141 
dram[4]:      2431      2490      4858      2851 
dram[5]:      3555      1712      1898      1744 
dram[6]:      1500      1684      2451      2457 
dram[7]:      1952      3628      2443      1722 
average row accesses per activate:
dram[0]:  7.464107  2.025038  1.894557  1.891077 
dram[1]:  2.060230  2.045028  1.950574  1.992734 
dram[2]:  2.032792  2.024248  1.912010  1.955176 
dram[3]:  2.021550  2.036415  1.930019  1.955855 
dram[4]:  2.069917  2.007742  1.921036  1.917817 
dram[5]:  2.035553  1.985462  1.946229  1.940406 
dram[6]:  2.051150  2.046865  1.944907  2.018968 
dram[7]:  2.052473  2.015595  1.920340  1.977713 
average row locality = 239765/104739 = 2.289166
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1606      1624      1552      1738 
dram[1]:      1598      1569      1572      1642 
dram[2]:      1589      1521      1699      1699 
dram[3]:      1594      1612      1598      1757 
dram[4]:      1644      1549      1561      1659 
dram[5]:      1678      1550      1488      1722 
dram[6]:      1626      1405      1570      1607 
dram[7]:      1725      1518      1615      1674 
total reads: 51561
bank skew: 1757/1405 = 1.25
chip skew: 6561/6208 = 1.06
number of total write accesses:
dram[0]:     41544      5008      4539      4408 
dram[1]:      5038      4971      4545      4392 
dram[2]:      5044      5074      4494      4364 
dram[3]:      5160      4931      4497      4490 
dram[4]:      5106      4934      4448      4455 
dram[5]:      5078      4869      4448      4497 
dram[6]:      5151      4928      4502      4460 
dram[7]:      5081      4815      4484      4449 
total reads: 188204
bank skew: 41544/4364 = 9.52
chip skew: 55499/18829 = 2.95
average mf latency per bank:
dram[0]:        259       309       310       309
dram[1]:        252       252       255       259
dram[2]:        249       248       259       261
dram[3]:        253       253       258       260
dram[4]:        248       255       257       257
dram[5]:        254       256       257       258
dram[6]:        251       255       255       254
dram[7]:        251       257       257       261
maximum mf latency per bank:
dram[0]:        568       528       541       506
dram[1]:        468       463       445       456
dram[2]:        433       485       484       480
dram[3]:        463       508       485       479
dram[4]:        502       496       528       532
dram[5]:        496       479       510       477
dram[6]:        463       451       490       460
dram[7]:        479       468       487       473
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=388638 n_act=25874 n_pre=25866 n_req=78549 n_rd=16432 n_write=62129 bw_util=0.3028
n_activity=381667 dram_eff=0.4117
bk0: 1606a 387359i bk1: 1624a 387601i bk2: 1552a 385746i bk3: 1738a 381449i bk4: 2490a 374126i bk5: 2458a 366473i bk6: 2455a 347273i bk7: 2509a 270043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.47427
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=431929 n_act=22705 n_pre=22697 n_req=41589 n_rd=16044 n_write=25564 bw_util=0.1604
n_activity=313834 dram_eff=0.2652
bk0: 1598a 425342i bk1: 1569a 427440i bk2: 1572a 427535i bk3: 1642a 426021i bk4: 2419a 421757i bk5: 2381a 414975i bk6: 2377a 395522i bk7: 2486a 304030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.83376
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=431490 n_act=22848 n_pre=22840 n_req=41752 n_rd=16380 n_write=25381 bw_util=0.1609
n_activity=313389 dram_eff=0.2665
bk0: 1589a 423846i bk1: 1521a 425549i bk2: 1699a 426794i bk3: 1699a 424190i bk4: 2491a 419410i bk5: 2414a 413102i bk6: 2461a 393439i bk7: 2506a 303001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.87655
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=430297 n_act=23139 n_pre=23131 n_req=42354 n_rd=16636 n_write=25736 bw_util=0.1633
n_activity=317296 dram_eff=0.2671
bk0: 1594a 422044i bk1: 1612a 423351i bk2: 1598a 423623i bk3: 1757a 422105i bk4: 2564a 417676i bk5: 2449a 411600i bk6: 2567a 392085i bk7: 2495a 300893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.90634
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=431809 n_act=22778 n_pre=22770 n_req=41569 n_rd=16206 n_write=25376 bw_util=0.1603
n_activity=315025 dram_eff=0.264
bk0: 1644a 426452i bk1: 1549a 426625i bk2: 1561a 427518i bk3: 1659a 424948i bk4: 2466a 422129i bk5: 2373a 414745i bk6: 2441a 396153i bk7: 2513a 303537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.82864
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=431399 n_act=22895 n_pre=22887 n_req=41744 n_rd=16263 n_write=25495 bw_util=0.1609
n_activity=314196 dram_eff=0.2658
bk0: 1678a 424324i bk1: 1550a 425703i bk2: 1488a 425230i bk3: 1722a 423587i bk4: 2476a 419858i bk5: 2435a 413982i bk6: 2449a 394794i bk7: 2465a 302313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.8356
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=431501 n_act=22820 n_pre=22812 n_req=41788 n_rd=16089 n_write=25717 bw_util=0.1611
n_activity=313355 dram_eff=0.2668
bk0: 1626a 424174i bk1: 1405a 424603i bk2: 1570a 425281i bk3: 1607a 423888i bk4: 2419a 419925i bk5: 2434a 413194i bk6: 2487a 394300i bk7: 2541a 303446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.85495
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=518939 n_nop=431365 n_act=22883 n_pre=22875 n_req=41798 n_rd=16464 n_write=25352 bw_util=0.1612
n_activity=314745 dram_eff=0.2657
bk0: 1725a 423991i bk1: 1518a 425597i bk2: 1615a 424347i bk3: 1674a 423901i bk4: 2356a 419446i bk5: 2483a 413049i bk6: 2549a 394714i bk7: 2544a 302232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.90772
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44359, Miss = 16432 (0.37), -MgHts = 14543 (0.328)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44109, Miss = 16044 (0.364), -MgHts = 14244 (0.323)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44253, Miss = 16380 (0.37), -MgHts = 14502 (0.328)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44574, Miss = 16636 (0.373), -MgHts = 14689 (0.33)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44289, Miss = 16206 (0.366), -MgHts = 14397 (0.325)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44474, Miss = 16263 (0.366), -MgHts = 14404 (0.324)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44091, Miss = 16089 (0.365), -MgHts = 14254 (0.323)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 44153, Miss = 16464 (0.373), -MgHts = 14575 (0.33)
L2 Cache Total Miss Rate = 0.368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 71.8933
% Accepted packets = 0 at node 0 (avg = 0.124716)
lat(9) = 71.8933;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0.444996 0.256346 0.255963 0.259173 0.256134 0.257395 0.257843 0.25703 ];
% latency change    = 0.890871
% throughput change = 0.0534724
Traffic 1 Stat
%=================================
% Average latency = 21.9257
% Accepted packets = 0 at node 10 (avg = 0.174043)
lat(10) = 21.9257;
thru(10,:) = [ 0.333244 0.29369 0.275698 0.351634 0.364058 0.271176 0.285654 0.33085 0.316874 0.309895 0 0 0 0 0 0 0 0 ];
% latency change    = 2.27895
% throughput change = 0.28342
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 25.1261 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0552782 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 1996 2078 588 966 390 502 324 486 519 562 386 439 400 513 1628 4220 5899 7786 9649 11351 13033 14278 15673 16656 17127 17338 17712 17529 17436 16980 16719 15970 15563 14417 13968 13212 12277 11686 11006 10148 9511 8816 7955 7472 6976 6448 5777 5326 4974 4512 4214 3827 3563 3286 3076 2730 2491 2325 2207 1971 1893 1766 1509 1402 1296 1202 1116 1033 939 923 861 764 719 643 603 546 588 522 525 463 427 412 410 377 371 322 321 311 285 295 277 241 227 205 224 197 180 193 194 151 145 139 153 137 136 107 120 97 89 124 117 101 92 86 101 92 74 90 88 80 68 63 75 85 59 66 63 71 54 61 54 73 51 56 49 47 51 51 38 53 32 43 52 38 50 54 49 43 36 44 52 43 52 44 44 44 42 46 45 41 49 44 47 24 31 41 40 30 32 35 53 42 53 39 32 37 29 35 43 36 32 26 22 19 27 39 36 27 25 35 31 47 39 62 44 51 38 39 32 42 47 45 41 51 45 41 41 43 32 46 40 50 39 29 39 37 40 56 50 45 46 53 47 45 47 43 35 29 35 38 40 43 33 34 52 43 61 47 38 29 29 40 27 42 35 33 41 43 45 46 39 34 39 33 31 34 40 32 36 29 34 42 39 48 46 49 30 34 32 43 43 36 36 40 69 60 47 47 40 41 32 39 56 55 46 61 71 52 74 69 72 61 58 59 76 64 79 70 86 82 62 88 111 93 99 108 99 95 99 84 97 101 95 81 90 92 120 91 86 103 102 121 132 104 121 128 129 123 129 158 146 126 121 130 137 128 153 136 116 164 149 144 143 171 194 170 170 201 191 192 194 192 220 184 242 210 210 225 228 227 219 215 213 227 243 245 253 235 237 256 206 239 227 212 190 226 206 225 256 208 230 230 231 221 241 261 242 222 234 232 244 292 258 317 296 282 264 265 243 293 277 292 287 325 321 290 327 301 272 306 292 249 265 278 271 261 283 285 264 260 327 247 283 263 298 273 277 261 296 285 263 267 222 268 273 279 233 265 267 266 259 231 265 234 222 235 247 248 268 282 241 264 258 231 237 228 227 214 236 239 247 228 212 226 200 221 200 183 205 208 217 179 183 166 200 179 184 224 220 200 226 186 177 195 213 172 182 159 142 164 138 191 178 155 152 130 133 165 130 125 151 127 100 101 142 130 121 123 149 140 126 101 106 103 95 118 99 90 113 108 86 101 81 80 81 83 77 85 74 86 76 78 76 62 68 69 46 55 57 61 41 48 47 48 53 43 37 41 34 20 30 40 26 25 29 28 30 37 19 25 28 29 20 16 12 17 15 23 20 23 13 16 13 16 8 13 9 9 14 11 14 11 14 5 12 16 12 16 15 16 10 7 9 14 9 21 19 21 9 9 18 11 13 13 12 9 11 14 8 9 13 15 17 13 10 3 6 12 7 7 6 15 15 9 7 9 4 7 9 8 4 4 9 3 5 2 3 2 5 3 6 6 3 2 2 2 5 2 5 4 3 1 2 4 0 1 2 1 2 2 4 0 0 1 1 2 1 6 4 3 0 0 0 1 1 1 1 1 0 1 0 0 1 0 2 0 0 0 1 0 2 0 1 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (594931 samples)
traffic_manager/hop_stats_freq = [ 0 594931 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 15.5459 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0806829 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 15495 19717 11537 9221 10661 8631 7738 7307 8299 7217 7250 6917 6494 6508 6311 22052 19093 21588 21539 22567 22403 21507 21282 20140 18373 17187 16016 14683 13429 12076 11086 9693 8872 7954 7042 6215 5601 4948 4316 3751 3410 3007 2731 2412 2161 1948 1769 1533 1342 1355 1147 1062 939 864 732 755 621 538 547 492 433 401 419 354 302 307 300 269 278 231 176 162 183 161 137 164 135 123 116 124 97 108 114 89 85 64 76 65 75 63 67 58 51 41 41 51 60 45 37 32 43 30 28 38 30 27 27 27 26 36 26 29 22 19 12 20 28 21 15 17 15 14 20 14 14 8 8 10 17 11 7 9 9 11 5 6 6 8 8 10 5 6 2 3 4 0 3 4 4 5 3 4 4 4 4 4 1 3 0 1 0 0 1 1 2 0 2 0 2 0 1 0 0 1 0 0 0 0 0 1 0 0 0 1 1 2 0 2 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 2 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (594931 samples)
traffic_manager/hop_stats_freq = [ 0 594931 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,210823)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,210823)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2,210823)
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(2,210823)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,210823)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2,210823)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,210823)
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,210823)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,210823)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2,210823)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,210823)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(3,210823)
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(3,210823)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,210823)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,210823)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(3,210823)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,210823)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3,210823)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3,210823)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(3,210823)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,210823)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4,210823)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,210823)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(4,210823)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(4,210823)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4,210823)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4,210823)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(4,210823)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(4,210823)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4,210823)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4,210823)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(5,210823)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(5,210823)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5,210823)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5,210823)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(5,210823)
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(5,210823)
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(5,210823)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(6,210823)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6,210823)
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(6,210823)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6,210823)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6,210823)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6,210823)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7,210823)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(7,210823)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7,210823)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(7,210823)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(7,210823)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(7,210823)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(8,210823)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8,210823)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(8,210823)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8,210823)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8,210823)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8,210823)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9,210823)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(9,210823)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9,210823)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(9,210823)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(9,210823)
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(10,210823)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10,210823)
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(10,210823)
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(10,210823)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11,210823)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(11,210823)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(11,210823)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12,210823)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12,210823)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(13,210823)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(13,210823)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14,210823)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14,210823)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(15,210823)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(15,210823)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16,210823)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16,210823)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17,210823)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18,210823)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19,210823)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(31,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(43,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(7,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 211323  inst.: 8457903 (ipc=543.0) sim_rate=134252 (inst/sec) elapsed = 0:0:01:03 / Mon Nov 28 14:20:16 2011
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(13,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(57,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 211823  inst.: 8572711 (ipc=386.3) sim_rate=136074 (inst/sec) elapsed = 0:0:01:03 / Mon Nov 28 14:20:16 2011
GPGPU-Sim uArch: cycles simulated: 212323  inst.: 8612660 (ipc=284.2) sim_rate=136708 (inst/sec) elapsed = 0:0:01:03 / Mon Nov 28 14:20:16 2011
GPGPU-Sim uArch: cycles simulated: 212823  inst.: 8652811 (ipc=233.2) sim_rate=137346 (inst/sec) elapsed = 0:0:01:03 / Mon Nov 28 14:20:16 2011
GPGPU-Sim uArch: cycles simulated: 213323  inst.: 8664107 (ipc=191.1) sim_rate=137525 (inst/sec) elapsed = 0:0:01:03 / Mon Nov 28 14:20:16 2011
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(16,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 213823  inst.: 8681887 (ipc=165.2) sim_rate=137807 (inst/sec) elapsed = 0:0:01:03 / Mon Nov 28 14:20:16 2011
GPGPU-Sim uArch: cycles simulated: 214323  inst.: 8698405 (ipc=146.3) sim_rate=135912 (inst/sec) elapsed = 0:0:01:04 / Mon Nov 28 14:20:17 2011
GPGPU-Sim uArch: cycles simulated: 214823  inst.: 8715341 (ipc=132.2) sim_rate=136177 (inst/sec) elapsed = 0:0:01:04 / Mon Nov 28 14:20:17 2011
GPGPU-Sim uArch: cycles simulated: 215323  inst.: 8732895 (ipc=121.4) sim_rate=136451 (inst/sec) elapsed = 0:0:01:04 / Mon Nov 28 14:20:17 2011
GPGPU-Sim uArch: cycles simulated: 215823  inst.: 8750635 (ipc=112.8) sim_rate=136728 (inst/sec) elapsed = 0:0:01:04 / Mon Nov 28 14:20:17 2011
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 216323  inst.: 8766611 (ipc=105.5) sim_rate=136978 (inst/sec) elapsed = 0:0:01:04 / Mon Nov 28 14:20:17 2011
GPGPU-Sim uArch: cycles simulated: 216823  inst.: 8780311 (ipc=99.0) sim_rate=137192 (inst/sec) elapsed = 0:0:01:04 / Mon Nov 28 14:20:17 2011
GPGPU-Sim uArch: cycles simulated: 217323  inst.: 8793865 (ipc=93.5) sim_rate=137404 (inst/sec) elapsed = 0:0:01:04 / Mon Nov 28 14:20:17 2011
GPGPU-Sim uArch: cycles simulated: 217823  inst.: 8808904 (ipc=88.9) sim_rate=135521 (inst/sec) elapsed = 0:0:01:05 / Mon Nov 28 14:20:18 2011
GPGPU-Sim uArch: cycles simulated: 218323  inst.: 8824895 (ipc=85.1) sim_rate=135767 (inst/sec) elapsed = 0:0:01:05 / Mon Nov 28 14:20:18 2011
GPGPU-Sim uArch: cycles simulated: 218823  inst.: 8841670 (ipc=81.9) sim_rate=136025 (inst/sec) elapsed = 0:0:01:05 / Mon Nov 28 14:20:18 2011
GPGPU-Sim uArch: cycles simulated: 219323  inst.: 8853629 (ipc=78.5) sim_rate=136209 (inst/sec) elapsed = 0:0:01:05 / Mon Nov 28 14:20:18 2011
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 219823  inst.: 8869753 (ipc=75.9) sim_rate=136457 (inst/sec) elapsed = 0:0:01:05 / Mon Nov 28 14:20:18 2011
GPGPU-Sim uArch: cycles simulated: 220323  inst.: 8883094 (ipc=73.3) sim_rate=136662 (inst/sec) elapsed = 0:0:01:05 / Mon Nov 28 14:20:18 2011
GPGPU-Sim uArch: cycles simulated: 220823  inst.: 8899365 (ipc=71.3) sim_rate=136913 (inst/sec) elapsed = 0:0:01:05 / Mon Nov 28 14:20:18 2011
GPGPU-Sim uArch: cycles simulated: 221323  inst.: 8911661 (ipc=69.1) sim_rate=135025 (inst/sec) elapsed = 0:0:01:06 / Mon Nov 28 14:20:19 2011
GPGPU-Sim uArch: cycles simulated: 221823  inst.: 8924338 (ipc=67.1) sim_rate=135217 (inst/sec) elapsed = 0:0:01:06 / Mon Nov 28 14:20:19 2011
GPGPU-Sim uArch: cycles simulated: 222323  inst.: 8938242 (ipc=65.4) sim_rate=135427 (inst/sec) elapsed = 0:0:01:06 / Mon Nov 28 14:20:19 2011
GPGPU-Sim uArch: cycles simulated: 222823  inst.: 8953505 (ipc=63.9) sim_rate=135659 (inst/sec) elapsed = 0:0:01:06 / Mon Nov 28 14:20:19 2011
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(49,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 223323  inst.: 8967738 (ipc=62.5) sim_rate=135874 (inst/sec) elapsed = 0:0:01:06 / Mon Nov 28 14:20:19 2011
GPGPU-Sim uArch: cycles simulated: 223823  inst.: 8980592 (ipc=61.1) sim_rate=136069 (inst/sec) elapsed = 0:0:01:06 / Mon Nov 28 14:20:19 2011
GPGPU-Sim uArch: cycles simulated: 224323  inst.: 8994893 (ipc=59.9) sim_rate=136286 (inst/sec) elapsed = 0:0:01:06 / Mon Nov 28 14:20:19 2011
GPGPU-Sim uArch: cycles simulated: 224823  inst.: 9008900 (ipc=58.7) sim_rate=134461 (inst/sec) elapsed = 0:0:01:07 / Mon Nov 28 14:20:20 2011
GPGPU-Sim uArch: cycles simulated: 225323  inst.: 9023027 (ipc=57.7) sim_rate=134672 (inst/sec) elapsed = 0:0:01:07 / Mon Nov 28 14:20:20 2011
GPGPU-Sim uArch: cycles simulated: 225823  inst.: 9035639 (ipc=56.6) sim_rate=134860 (inst/sec) elapsed = 0:0:01:07 / Mon Nov 28 14:20:20 2011
GPGPU-Sim uArch: cycles simulated: 226323  inst.: 9050083 (ipc=55.7) sim_rate=135075 (inst/sec) elapsed = 0:0:01:07 / Mon Nov 28 14:20:20 2011
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(72,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 226823  inst.: 9063235 (ipc=54.8) sim_rate=135272 (inst/sec) elapsed = 0:0:01:07 / Mon Nov 28 14:20:20 2011
GPGPU-Sim uArch: cycles simulated: 227323  inst.: 9076271 (ipc=53.9) sim_rate=135466 (inst/sec) elapsed = 0:0:01:07 / Mon Nov 28 14:20:20 2011
GPGPU-Sim uArch: cycles simulated: 227823  inst.: 9089063 (ipc=53.1) sim_rate=135657 (inst/sec) elapsed = 0:0:01:07 / Mon Nov 28 14:20:20 2011
GPGPU-Sim uArch: cycles simulated: 228323  inst.: 9104568 (ipc=52.5) sim_rate=133890 (inst/sec) elapsed = 0:0:01:08 / Mon Nov 28 14:20:21 2011
GPGPU-Sim uArch: cycles simulated: 228823  inst.: 9117492 (ipc=51.7) sim_rate=134080 (inst/sec) elapsed = 0:0:01:08 / Mon Nov 28 14:20:21 2011
GPGPU-Sim uArch: cycles simulated: 229323  inst.: 9130301 (ipc=51.0) sim_rate=134269 (inst/sec) elapsed = 0:0:01:08 / Mon Nov 28 14:20:21 2011
GPGPU-Sim uArch: cycles simulated: 229823  inst.: 9144548 (ipc=50.4) sim_rate=134478 (inst/sec) elapsed = 0:0:01:08 / Mon Nov 28 14:20:21 2011
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(27,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 230323  inst.: 9158880 (ipc=49.9) sim_rate=134689 (inst/sec) elapsed = 0:0:01:08 / Mon Nov 28 14:20:21 2011
GPGPU-Sim uArch: cycles simulated: 230823  inst.: 9172983 (ipc=49.3) sim_rate=134896 (inst/sec) elapsed = 0:0:01:08 / Mon Nov 28 14:20:21 2011
GPGPU-Sim uArch: cycles simulated: 231323  inst.: 9186473 (ipc=48.8) sim_rate=135095 (inst/sec) elapsed = 0:0:01:08 / Mon Nov 28 14:20:21 2011
GPGPU-Sim uArch: cycles simulated: 231823  inst.: 9199151 (ipc=48.2) sim_rate=133321 (inst/sec) elapsed = 0:0:01:09 / Mon Nov 28 14:20:22 2011
GPGPU-Sim uArch: cycles simulated: 232323  inst.: 9212867 (ipc=47.7) sim_rate=133519 (inst/sec) elapsed = 0:0:01:09 / Mon Nov 28 14:20:22 2011
GPGPU-Sim uArch: cycles simulated: 232823  inst.: 9227556 (ipc=47.3) sim_rate=133732 (inst/sec) elapsed = 0:0:01:09 / Mon Nov 28 14:20:22 2011
GPGPU-Sim uArch: cycles simulated: 233323  inst.: 9241878 (ipc=46.9) sim_rate=133940 (inst/sec) elapsed = 0:0:01:09 / Mon Nov 28 14:20:22 2011
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 233823  inst.: 9254245 (ipc=46.4) sim_rate=134119 (inst/sec) elapsed = 0:0:01:09 / Mon Nov 28 14:20:22 2011
GPGPU-Sim uArch: cycles simulated: 234323  inst.: 9268458 (ipc=46.0) sim_rate=134325 (inst/sec) elapsed = 0:0:01:09 / Mon Nov 28 14:20:22 2011
GPGPU-Sim uArch: cycles simulated: 234823  inst.: 9282802 (ipc=45.7) sim_rate=134533 (inst/sec) elapsed = 0:0:01:09 / Mon Nov 28 14:20:22 2011
GPGPU-Sim uArch: cycles simulated: 235323  inst.: 9295157 (ipc=45.3) sim_rate=132787 (inst/sec) elapsed = 0:0:01:10 / Mon Nov 28 14:20:23 2011
GPGPU-Sim uArch: cycles simulated: 235823  inst.: 9307046 (ipc=44.8) sim_rate=132957 (inst/sec) elapsed = 0:0:01:10 / Mon Nov 28 14:20:23 2011
GPGPU-Sim uArch: cycles simulated: 236323  inst.: 9319620 (ipc=44.4) sim_rate=133137 (inst/sec) elapsed = 0:0:01:10 / Mon Nov 28 14:20:23 2011
GPGPU-Sim uArch: cycles simulated: 236823  inst.: 9331981 (ipc=44.1) sim_rate=133314 (inst/sec) elapsed = 0:0:01:10 / Mon Nov 28 14:20:23 2011
GPGPU-Sim uArch: cycles simulated: 237323  inst.: 9344749 (ipc=43.7) sim_rate=133496 (inst/sec) elapsed = 0:0:01:10 / Mon Nov 28 14:20:23 2011
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(71,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 237823  inst.: 9355899 (ipc=43.3) sim_rate=133655 (inst/sec) elapsed = 0:0:01:10 / Mon Nov 28 14:20:23 2011
GPGPU-Sim uArch: cycles simulated: 238323  inst.: 9366864 (ipc=42.9) sim_rate=133812 (inst/sec) elapsed = 0:0:01:10 / Mon Nov 28 14:20:23 2011
GPGPU-Sim uArch: cycles simulated: 238823  inst.: 9377967 (ipc=42.6) sim_rate=132084 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim uArch: cycles simulated: 239323  inst.: 9391288 (ipc=42.3) sim_rate=132271 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim uArch: cycles simulated: 239823  inst.: 9402709 (ipc=41.9) sim_rate=132432 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim uArch: cycles simulated: 240323  inst.: 9413886 (ipc=41.6) sim_rate=132589 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim uArch: cycles simulated: 240823  inst.: 9425790 (ipc=41.3) sim_rate=132757 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim uArch: cycles simulated: 241323  inst.: 9436975 (ipc=41.0) sim_rate=132915 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(5,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 241823  inst.: 9448689 (ipc=40.7) sim_rate=133080 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim uArch: cycles simulated: 242323  inst.: 9461422 (ipc=40.5) sim_rate=133259 (inst/sec) elapsed = 0:0:01:11 / Mon Nov 28 14:20:24 2011
GPGPU-Sim uArch: cycles simulated: 242823  inst.: 9472973 (ipc=40.2) sim_rate=131569 (inst/sec) elapsed = 0:0:01:12 / Mon Nov 28 14:20:25 2011
GPGPU-Sim uArch: cycles simulated: 243323  inst.: 9485754 (ipc=40.0) sim_rate=131746 (inst/sec) elapsed = 0:0:01:12 / Mon Nov 28 14:20:25 2011
GPGPU-Sim uArch: cycles simulated: 243823  inst.: 9498161 (ipc=39.7) sim_rate=131918 (inst/sec) elapsed = 0:0:01:12 / Mon Nov 28 14:20:25 2011
GPGPU-Sim uArch: cycles simulated: 244323  inst.: 9509468 (ipc=39.5) sim_rate=132075 (inst/sec) elapsed = 0:0:01:12 / Mon Nov 28 14:20:25 2011
GPGPU-Sim uArch: cycles simulated: 244823  inst.: 9520758 (ipc=39.2) sim_rate=132232 (inst/sec) elapsed = 0:0:01:12 / Mon Nov 28 14:20:25 2011
GPGPU-Sim uArch: cycles simulated: 245323  inst.: 9533627 (ipc=39.0) sim_rate=132411 (inst/sec) elapsed = 0:0:01:12 / Mon Nov 28 14:20:25 2011
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(77,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 245823  inst.: 9546939 (ipc=38.9) sim_rate=132596 (inst/sec) elapsed = 0:0:01:12 / Mon Nov 28 14:20:25 2011
GPGPU-Sim uArch: cycles simulated: 246323  inst.: 9557773 (ipc=38.6) sim_rate=130928 (inst/sec) elapsed = 0:0:01:13 / Mon Nov 28 14:20:26 2011
GPGPU-Sim uArch: cycles simulated: 246823  inst.: 9572274 (ipc=38.5) sim_rate=131127 (inst/sec) elapsed = 0:0:01:13 / Mon Nov 28 14:20:26 2011
GPGPU-Sim uArch: cycles simulated: 247323  inst.: 9582016 (ipc=38.2) sim_rate=131260 (inst/sec) elapsed = 0:0:01:13 / Mon Nov 28 14:20:26 2011
GPGPU-Sim uArch: cycles simulated: 247823  inst.: 9596308 (ipc=38.1) sim_rate=131456 (inst/sec) elapsed = 0:0:01:13 / Mon Nov 28 14:20:26 2011
GPGPU-Sim uArch: cycles simulated: 248323  inst.: 9611104 (ipc=38.0) sim_rate=131658 (inst/sec) elapsed = 0:0:01:13 / Mon Nov 28 14:20:26 2011
GPGPU-Sim uArch: cycles simulated: 248823  inst.: 9624177 (ipc=37.8) sim_rate=131838 (inst/sec) elapsed = 0:0:01:13 / Mon Nov 28 14:20:26 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38229,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38230,210823)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(61,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 249323  inst.: 9642168 (ipc=37.8) sim_rate=132084 (inst/sec) elapsed = 0:0:01:13 / Mon Nov 28 14:20:26 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38541,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38542,210823)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (38557,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(38558,210823)
GPGPU-Sim uArch: cycles simulated: 249823  inst.: 9663599 (ipc=37.9) sim_rate=130589 (inst/sec) elapsed = 0:0:01:14 / Mon Nov 28 14:20:27 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39039,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39040,210823)
GPGPU-Sim uArch: cycles simulated: 250323  inst.: 9683301 (ipc=37.9) sim_rate=130855 (inst/sec) elapsed = 0:0:01:14 / Mon Nov 28 14:20:27 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (39697,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(39698,210823)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (39825,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(39826,210823)
GPGPU-Sim uArch: cycles simulated: 250823  inst.: 9703743 (ipc=37.9) sim_rate=131131 (inst/sec) elapsed = 0:0:01:14 / Mon Nov 28 14:20:27 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (40047,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(40048,210823)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40113,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(40114,210823)
GPGPU-Sim uArch: cycles simulated: 251323  inst.: 9726518 (ipc=38.0) sim_rate=131439 (inst/sec) elapsed = 0:0:01:14 / Mon Nov 28 14:20:27 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (40577,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(40578,210823)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(21,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 251823  inst.: 9749126 (ipc=38.1) sim_rate=131744 (inst/sec) elapsed = 0:0:01:14 / Mon Nov 28 14:20:27 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41077,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41078,210823)
GPGPU-Sim uArch: cycles simulated: 252323  inst.: 9769469 (ipc=38.1) sim_rate=132019 (inst/sec) elapsed = 0:0:01:14 / Mon Nov 28 14:20:27 2011
GPGPU-Sim uArch: Shader 24 finished CTA #0 (41527,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(41528,210823)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (41541,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(41542,210823)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (41554,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(41555,210823)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (41627,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(41628,210823)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (41849,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(41850,210823)
GPGPU-Sim uArch: cycles simulated: 252823  inst.: 9801078 (ipc=38.4) sim_rate=130681 (inst/sec) elapsed = 0:0:01:15 / Mon Nov 28 14:20:28 2011
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(99,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 253323  inst.: 9825671 (ipc=38.6) sim_rate=131008 (inst/sec) elapsed = 0:0:01:15 / Mon Nov 28 14:20:28 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (42929,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(42930,210823)
GPGPU-Sim uArch: cycles simulated: 253823  inst.: 9843663 (ipc=38.5) sim_rate=131248 (inst/sec) elapsed = 0:0:01:15 / Mon Nov 28 14:20:28 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (43402,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(43403,210823)
GPGPU-Sim uArch: cycles simulated: 254323  inst.: 9860819 (ipc=38.5) sim_rate=131477 (inst/sec) elapsed = 0:0:01:15 / Mon Nov 28 14:20:28 2011
GPGPU-Sim uArch: cycles simulated: 254823  inst.: 9877575 (ipc=38.4) sim_rate=131701 (inst/sec) elapsed = 0:0:01:15 / Mon Nov 28 14:20:28 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44065,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44066,210823)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (44315,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(44316,210823)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (44439,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(44440,210823)
GPGPU-Sim uArch: cycles simulated: 255323  inst.: 9898118 (ipc=38.5) sim_rate=131974 (inst/sec) elapsed = 0:0:01:15 / Mon Nov 28 14:20:28 2011
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44615,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44616,210823)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (44836,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(44837,210823)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(107,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 255823  inst.: 9922215 (ipc=38.6) sim_rate=130555 (inst/sec) elapsed = 0:0:01:16 / Mon Nov 28 14:20:29 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45021,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45022,210823)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (45126,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(45127,210823)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45444,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45445,210823)
GPGPU-Sim uArch: cycles simulated: 256323  inst.: 9947038 (ipc=38.7) sim_rate=130882 (inst/sec) elapsed = 0:0:01:16 / Mon Nov 28 14:20:29 2011
GPGPU-Sim uArch: cycles simulated: 256823  inst.: 9972323 (ipc=38.8) sim_rate=131214 (inst/sec) elapsed = 0:0:01:16 / Mon Nov 28 14:20:29 2011
GPGPU-Sim uArch: cycles simulated: 257323  inst.: 9988263 (ipc=38.7) sim_rate=131424 (inst/sec) elapsed = 0:0:01:16 / Mon Nov 28 14:20:29 2011
GPGPU-Sim uArch: cycles simulated: 257823  inst.: 10004198 (ipc=38.7) sim_rate=131634 (inst/sec) elapsed = 0:0:01:16 / Mon Nov 28 14:20:29 2011
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(29,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 258323  inst.: 10018668 (ipc=38.6) sim_rate=131824 (inst/sec) elapsed = 0:0:01:16 / Mon Nov 28 14:20:29 2011
GPGPU-Sim uArch: cycles simulated: 258823  inst.: 10032171 (ipc=38.5) sim_rate=132002 (inst/sec) elapsed = 0:0:01:16 / Mon Nov 28 14:20:29 2011
GPGPU-Sim uArch: cycles simulated: 259323  inst.: 10045093 (ipc=38.3) sim_rate=130455 (inst/sec) elapsed = 0:0:01:17 / Mon Nov 28 14:20:30 2011
GPGPU-Sim uArch: cycles simulated: 259823  inst.: 10059489 (ipc=38.2) sim_rate=130642 (inst/sec) elapsed = 0:0:01:17 / Mon Nov 28 14:20:30 2011
GPGPU-Sim uArch: cycles simulated: 260323  inst.: 10071925 (ipc=38.1) sim_rate=130804 (inst/sec) elapsed = 0:0:01:17 / Mon Nov 28 14:20:30 2011
GPGPU-Sim uArch: cycles simulated: 260823  inst.: 10084533 (ipc=38.0) sim_rate=130967 (inst/sec) elapsed = 0:0:01:17 / Mon Nov 28 14:20:30 2011
GPGPU-Sim uArch: cycles simulated: 261323  inst.: 10096255 (ipc=37.8) sim_rate=131120 (inst/sec) elapsed = 0:0:01:17 / Mon Nov 28 14:20:30 2011
GPGPU-Sim uArch: cycles simulated: 261823  inst.: 10109780 (ipc=37.7) sim_rate=131295 (inst/sec) elapsed = 0:0:01:17 / Mon Nov 28 14:20:30 2011
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(106,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 262323  inst.: 10123523 (ipc=37.6) sim_rate=131474 (inst/sec) elapsed = 0:0:01:17 / Mon Nov 28 14:20:30 2011
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51649,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51650,210823)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51823,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(51824,210823)
GPGPU-Sim uArch: cycles simulated: 262823  inst.: 10140333 (ipc=37.6) sim_rate=130004 (inst/sec) elapsed = 0:0:01:18 / Mon Nov 28 14:20:31 2011
GPGPU-Sim uArch: cycles simulated: 263323  inst.: 10156730 (ipc=37.5) sim_rate=130214 (inst/sec) elapsed = 0:0:01:18 / Mon Nov 28 14:20:31 2011
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52925,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(52926,210823)
GPGPU-Sim uArch: cycles simulated: 263823  inst.: 10171681 (ipc=37.5) sim_rate=130406 (inst/sec) elapsed = 0:0:01:18 / Mon Nov 28 14:20:31 2011
GPGPU-Sim uArch: cycles simulated: 264323  inst.: 10186431 (ipc=37.4) sim_rate=130595 (inst/sec) elapsed = 0:0:01:18 / Mon Nov 28 14:20:31 2011
GPGPU-Sim uArch: cycles simulated: 264823  inst.: 10201024 (ipc=37.3) sim_rate=130782 (inst/sec) elapsed = 0:0:01:18 / Mon Nov 28 14:20:31 2011
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(116,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 265323  inst.: 10215811 (ipc=37.2) sim_rate=130971 (inst/sec) elapsed = 0:0:01:18 / Mon Nov 28 14:20:31 2011
GPGPU-Sim uArch: cycles simulated: 265823  inst.: 10231116 (ipc=37.2) sim_rate=131168 (inst/sec) elapsed = 0:0:01:18 / Mon Nov 28 14:20:31 2011
GPGPU-Sim uArch: cycles simulated: 266323  inst.: 10243762 (ipc=37.1) sim_rate=129667 (inst/sec) elapsed = 0:0:01:19 / Mon Nov 28 14:20:32 2011
GPGPU-Sim uArch: Shader 15 finished CTA #2 (55839,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(55840,210823)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55901,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(55902,210823)
GPGPU-Sim uArch: cycles simulated: 266823  inst.: 10258522 (ipc=37.0) sim_rate=129854 (inst/sec) elapsed = 0:0:01:19 / Mon Nov 28 14:20:32 2011
GPGPU-Sim uArch: cycles simulated: 267323  inst.: 10274513 (ipc=37.0) sim_rate=130057 (inst/sec) elapsed = 0:0:01:19 / Mon Nov 28 14:20:32 2011
GPGPU-Sim uArch: cycles simulated: 267823  inst.: 10288009 (ipc=36.9) sim_rate=130227 (inst/sec) elapsed = 0:0:01:19 / Mon Nov 28 14:20:32 2011
GPGPU-Sim uArch: cycles simulated: 268323  inst.: 10303351 (ipc=36.8) sim_rate=130422 (inst/sec) elapsed = 0:0:01:19 / Mon Nov 28 14:20:32 2011
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(114,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 268823  inst.: 10314897 (ipc=36.7) sim_rate=130568 (inst/sec) elapsed = 0:0:01:19 / Mon Nov 28 14:20:32 2011
GPGPU-Sim uArch: cycles simulated: 269323  inst.: 10327649 (ipc=36.6) sim_rate=130729 (inst/sec) elapsed = 0:0:01:19 / Mon Nov 28 14:20:32 2011
GPGPU-Sim uArch: cycles simulated: 269823  inst.: 10339660 (ipc=36.5) sim_rate=129245 (inst/sec) elapsed = 0:0:01:20 / Mon Nov 28 14:20:33 2011
GPGPU-Sim uArch: cycles simulated: 270323  inst.: 10353435 (ipc=36.4) sim_rate=129417 (inst/sec) elapsed = 0:0:01:20 / Mon Nov 28 14:20:33 2011
GPGPU-Sim uArch: cycles simulated: 270823  inst.: 10366883 (ipc=36.3) sim_rate=129586 (inst/sec) elapsed = 0:0:01:20 / Mon Nov 28 14:20:33 2011
GPGPU-Sim uArch: cycles simulated: 271323  inst.: 10379299 (ipc=36.2) sim_rate=129741 (inst/sec) elapsed = 0:0:01:20 / Mon Nov 28 14:20:33 2011
GPGPU-Sim uArch: cycles simulated: 271823  inst.: 10391707 (ipc=36.2) sim_rate=129896 (inst/sec) elapsed = 0:0:01:20 / Mon Nov 28 14:20:33 2011
GPGPU-Sim uArch: cycles simulated: 272323  inst.: 10404772 (ipc=36.1) sim_rate=130059 (inst/sec) elapsed = 0:0:01:20 / Mon Nov 28 14:20:33 2011
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(71,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 272823  inst.: 10416207 (ipc=36.0) sim_rate=130202 (inst/sec) elapsed = 0:0:01:20 / Mon Nov 28 14:20:33 2011
GPGPU-Sim uArch: cycles simulated: 273323  inst.: 10429572 (ipc=35.9) sim_rate=128760 (inst/sec) elapsed = 0:0:01:21 / Mon Nov 28 14:20:34 2011
GPGPU-Sim uArch: cycles simulated: 273823  inst.: 10442402 (ipc=35.8) sim_rate=128918 (inst/sec) elapsed = 0:0:01:21 / Mon Nov 28 14:20:34 2011
GPGPU-Sim uArch: cycles simulated: 274323  inst.: 10454079 (ipc=35.7) sim_rate=129062 (inst/sec) elapsed = 0:0:01:21 / Mon Nov 28 14:20:34 2011
GPGPU-Sim uArch: cycles simulated: 274823  inst.: 10466280 (ipc=35.6) sim_rate=129213 (inst/sec) elapsed = 0:0:01:21 / Mon Nov 28 14:20:34 2011
GPGPU-Sim uArch: cycles simulated: 275323  inst.: 10477890 (ipc=35.5) sim_rate=129356 (inst/sec) elapsed = 0:0:01:21 / Mon Nov 28 14:20:34 2011
GPGPU-Sim uArch: cycles simulated: 275823  inst.: 10490794 (ipc=35.5) sim_rate=129515 (inst/sec) elapsed = 0:0:01:21 / Mon Nov 28 14:20:34 2011
GPGPU-Sim uArch: cycles simulated: 276323  inst.: 10501885 (ipc=35.4) sim_rate=129652 (inst/sec) elapsed = 0:0:01:21 / Mon Nov 28 14:20:34 2011
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(119,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 276823  inst.: 10512752 (ipc=35.2) sim_rate=128204 (inst/sec) elapsed = 0:0:01:22 / Mon Nov 28 14:20:35 2011
GPGPU-Sim uArch: cycles simulated: 277323  inst.: 10525185 (ipc=35.2) sim_rate=128355 (inst/sec) elapsed = 0:0:01:22 / Mon Nov 28 14:20:35 2011
GPGPU-Sim uArch: cycles simulated: 277823  inst.: 10536519 (ipc=35.1) sim_rate=128494 (inst/sec) elapsed = 0:0:01:22 / Mon Nov 28 14:20:35 2011
GPGPU-Sim uArch: cycles simulated: 278323  inst.: 10548824 (ipc=35.0) sim_rate=128644 (inst/sec) elapsed = 0:0:01:22 / Mon Nov 28 14:20:35 2011
GPGPU-Sim uArch: cycles simulated: 278823  inst.: 10559455 (ipc=34.9) sim_rate=128773 (inst/sec) elapsed = 0:0:01:22 / Mon Nov 28 14:20:35 2011
GPGPU-Sim uArch: cycles simulated: 279323  inst.: 10568926 (ipc=34.8) sim_rate=128889 (inst/sec) elapsed = 0:0:01:22 / Mon Nov 28 14:20:35 2011
GPGPU-Sim uArch: cycles simulated: 279823  inst.: 10579988 (ipc=34.7) sim_rate=129024 (inst/sec) elapsed = 0:0:01:22 / Mon Nov 28 14:20:35 2011
GPGPU-Sim uArch: cycles simulated: 280323  inst.: 10590518 (ipc=34.6) sim_rate=127596 (inst/sec) elapsed = 0:0:01:23 / Mon Nov 28 14:20:36 2011
GPGPU-Sim uArch: cycles simulated: 280823  inst.: 10601760 (ipc=34.5) sim_rate=127732 (inst/sec) elapsed = 0:0:01:23 / Mon Nov 28 14:20:36 2011
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(62,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 281323  inst.: 10611230 (ipc=34.4) sim_rate=127846 (inst/sec) elapsed = 0:0:01:23 / Mon Nov 28 14:20:36 2011
GPGPU-Sim uArch: cycles simulated: 281823  inst.: 10621882 (ipc=34.3) sim_rate=127974 (inst/sec) elapsed = 0:0:01:23 / Mon Nov 28 14:20:36 2011
GPGPU-Sim uArch: cycles simulated: 282323  inst.: 10632300 (ipc=34.2) sim_rate=128100 (inst/sec) elapsed = 0:0:01:23 / Mon Nov 28 14:20:36 2011
GPGPU-Sim uArch: cycles simulated: 282823  inst.: 10643318 (ipc=34.1) sim_rate=128232 (inst/sec) elapsed = 0:0:01:23 / Mon Nov 28 14:20:36 2011
GPGPU-Sim uArch: cycles simulated: 283323  inst.: 10655303 (ipc=34.1) sim_rate=128377 (inst/sec) elapsed = 0:0:01:23 / Mon Nov 28 14:20:36 2011
GPGPU-Sim uArch: cycles simulated: 283823  inst.: 10666896 (ipc=34.0) sim_rate=126986 (inst/sec) elapsed = 0:0:01:24 / Mon Nov 28 14:20:37 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (73433,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(73434,210823)
GPGPU-Sim uArch: cycles simulated: 284323  inst.: 10678785 (ipc=33.9) sim_rate=127128 (inst/sec) elapsed = 0:0:01:24 / Mon Nov 28 14:20:37 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (73924,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(73925,210823)
GPGPU-Sim uArch: cycles simulated: 284823  inst.: 10692494 (ipc=33.9) sim_rate=127291 (inst/sec) elapsed = 0:0:01:24 / Mon Nov 28 14:20:37 2011
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(118,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 285323  inst.: 10705872 (ipc=33.8) sim_rate=127450 (inst/sec) elapsed = 0:0:01:24 / Mon Nov 28 14:20:37 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (74745,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(74746,210823)
GPGPU-Sim uArch: cycles simulated: 285823  inst.: 10722512 (ipc=33.8) sim_rate=127648 (inst/sec) elapsed = 0:0:01:24 / Mon Nov 28 14:20:37 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75075,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(75076,210823)
GPGPU-Sim uArch: cycles simulated: 286323  inst.: 10738506 (ipc=33.8) sim_rate=127839 (inst/sec) elapsed = 0:0:01:24 / Mon Nov 28 14:20:37 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (75725,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(75726,210823)
GPGPU-Sim uArch: cycles simulated: 286823  inst.: 10754000 (ipc=33.8) sim_rate=128023 (inst/sec) elapsed = 0:0:01:24 / Mon Nov 28 14:20:37 2011
GPGPU-Sim uArch: cycles simulated: 287323  inst.: 10768049 (ipc=33.7) sim_rate=126682 (inst/sec) elapsed = 0:0:01:25 / Mon Nov 28 14:20:38 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (76681,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(76682,210823)
GPGPU-Sim uArch: cycles simulated: 287823  inst.: 10784891 (ipc=33.7) sim_rate=126881 (inst/sec) elapsed = 0:0:01:25 / Mon Nov 28 14:20:38 2011
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(124,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (77432,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(77433,210823)
GPGPU-Sim uArch: cycles simulated: 288323  inst.: 10803053 (ipc=33.8) sim_rate=127094 (inst/sec) elapsed = 0:0:01:25 / Mon Nov 28 14:20:38 2011
GPGPU-Sim uArch: cycles simulated: 288823  inst.: 10819533 (ipc=33.8) sim_rate=127288 (inst/sec) elapsed = 0:0:01:25 / Mon Nov 28 14:20:38 2011
GPGPU-Sim uArch: Shader 21 finished CTA #2 (78041,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(78042,210823)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (78254,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(78255,210823)
GPGPU-Sim uArch: cycles simulated: 289323  inst.: 10836529 (ipc=33.8) sim_rate=127488 (inst/sec) elapsed = 0:0:01:25 / Mon Nov 28 14:20:38 2011
GPGPU-Sim uArch: cycles simulated: 289823  inst.: 10849859 (ipc=33.7) sim_rate=127645 (inst/sec) elapsed = 0:0:01:25 / Mon Nov 28 14:20:38 2011
GPGPU-Sim uArch: Shader 0 finished CTA #2 (79336,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(79337,210823)
GPGPU-Sim uArch: cycles simulated: 290323  inst.: 10865143 (ipc=33.7) sim_rate=126338 (inst/sec) elapsed = 0:0:01:26 / Mon Nov 28 14:20:39 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (79653,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(79654,210823)
GPGPU-Sim uArch: cycles simulated: 290823  inst.: 10881439 (ipc=33.7) sim_rate=126528 (inst/sec) elapsed = 0:0:01:26 / Mon Nov 28 14:20:39 2011
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(130,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 291323  inst.: 10896396 (ipc=33.7) sim_rate=126702 (inst/sec) elapsed = 0:0:01:26 / Mon Nov 28 14:20:39 2011
GPGPU-Sim uArch: Shader 21 finished CTA #1 (80600,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(80601,210823)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (80872,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(80873,210823)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (80902,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(80903,210823)
GPGPU-Sim uArch: cycles simulated: 291823  inst.: 10914450 (ipc=33.7) sim_rate=126912 (inst/sec) elapsed = 0:0:01:26 / Mon Nov 28 14:20:39 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (81288,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(81289,210823)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (81391,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(81392,210823)
GPGPU-Sim uArch: cycles simulated: 292323  inst.: 10932614 (ipc=33.7) sim_rate=127123 (inst/sec) elapsed = 0:0:01:26 / Mon Nov 28 14:20:39 2011
GPGPU-Sim uArch: cycles simulated: 292823  inst.: 10949849 (ipc=33.7) sim_rate=127323 (inst/sec) elapsed = 0:0:01:26 / Mon Nov 28 14:20:39 2011
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82344,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(82345,210823)
GPGPU-Sim uArch: cycles simulated: 293323  inst.: 10968270 (ipc=33.7) sim_rate=127538 (inst/sec) elapsed = 0:0:01:26 / Mon Nov 28 14:20:39 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (82839,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(82840,210823)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(137,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 293823  inst.: 10987604 (ipc=33.7) sim_rate=126294 (inst/sec) elapsed = 0:0:01:27 / Mon Nov 28 14:20:40 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (83016,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(83017,210823)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (83107,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(83108,210823)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (83167,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(83168,210823)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (83461,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(83462,210823)
GPGPU-Sim uArch: cycles simulated: 294323  inst.: 11010425 (ipc=33.8) sim_rate=126556 (inst/sec) elapsed = 0:0:01:27 / Mon Nov 28 14:20:40 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (83514,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(83515,210823)
GPGPU-Sim uArch: cycles simulated: 294823  inst.: 11033229 (ipc=33.9) sim_rate=126818 (inst/sec) elapsed = 0:0:01:27 / Mon Nov 28 14:20:40 2011
GPGPU-Sim uArch: cycles simulated: 295323  inst.: 11048303 (ipc=33.9) sim_rate=126991 (inst/sec) elapsed = 0:0:01:27 / Mon Nov 28 14:20:40 2011
GPGPU-Sim uArch: cycles simulated: 295823  inst.: 11064971 (ipc=33.9) sim_rate=127183 (inst/sec) elapsed = 0:0:01:27 / Mon Nov 28 14:20:40 2011
GPGPU-Sim uArch: cycles simulated: 296323  inst.: 11078681 (ipc=33.8) sim_rate=127341 (inst/sec) elapsed = 0:0:01:27 / Mon Nov 28 14:20:40 2011
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(38,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (85812,210823), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(85813,210823)
GPGPU-Sim uArch: cycles simulated: 296823  inst.: 11092636 (ipc=33.8) sim_rate=127501 (inst/sec) elapsed = 0:0:01:27 / Mon Nov 28 14:20:40 2011
GPGPU-Sim uArch: cycles simulated: 297323  inst.: 11109165 (ipc=33.8) sim_rate=126240 (inst/sec) elapsed = 0:0:01:28 / Mon Nov 28 14:20:41 2011
GPGPU-Sim uArch: Shader 27 finished CTA #0 (86660,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(86661,210823)
GPGPU-Sim uArch: cycles simulated: 297823  inst.: 11126137 (ipc=33.8) sim_rate=126433 (inst/sec) elapsed = 0:0:01:28 / Mon Nov 28 14:20:41 2011
GPGPU-Sim uArch: cycles simulated: 298323  inst.: 11139089 (ipc=33.7) sim_rate=126580 (inst/sec) elapsed = 0:0:01:28 / Mon Nov 28 14:20:41 2011
GPGPU-Sim uArch: cycles simulated: 298823  inst.: 11152496 (ipc=33.7) sim_rate=126732 (inst/sec) elapsed = 0:0:01:28 / Mon Nov 28 14:20:41 2011
GPGPU-Sim uArch: cycles simulated: 299323  inst.: 11167634 (ipc=33.7) sim_rate=126904 (inst/sec) elapsed = 0:0:01:28 / Mon Nov 28 14:20:41 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (88700,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(88701,210823)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(136,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 299823  inst.: 11182590 (ipc=33.7) sim_rate=127074 (inst/sec) elapsed = 0:0:01:28 / Mon Nov 28 14:20:41 2011
GPGPU-Sim uArch: Shader 7 finished CTA #0 (89422,210823), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(89423,210823)
GPGPU-Sim uArch: cycles simulated: 300323  inst.: 11198225 (ipc=33.7) sim_rate=125822 (inst/sec) elapsed = 0:0:01:29 / Mon Nov 28 14:20:42 2011
GPGPU-Sim uArch: cycles simulated: 300823  inst.: 11211433 (ipc=33.6) sim_rate=125971 (inst/sec) elapsed = 0:0:01:29 / Mon Nov 28 14:20:42 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (90401,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(90402,210823)
GPGPU-Sim uArch: cycles simulated: 301323  inst.: 11227266 (ipc=33.6) sim_rate=126149 (inst/sec) elapsed = 0:0:01:29 / Mon Nov 28 14:20:42 2011
GPGPU-Sim uArch: cycles simulated: 301823  inst.: 11243487 (ipc=33.6) sim_rate=126331 (inst/sec) elapsed = 0:0:01:29 / Mon Nov 28 14:20:42 2011
GPGPU-Sim uArch: cycles simulated: 302323  inst.: 11257161 (ipc=33.6) sim_rate=126484 (inst/sec) elapsed = 0:0:01:29 / Mon Nov 28 14:20:42 2011
GPGPU-Sim uArch: Shader 7 finished CTA #2 (91678,210823), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(91679,210823)
GPGPU-Sim uArch: cycles simulated: 302823  inst.: 11273229 (ipc=33.6) sim_rate=126665 (inst/sec) elapsed = 0:0:01:29 / Mon Nov 28 14:20:42 2011
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(127,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 303323  inst.: 11285846 (ipc=33.5) sim_rate=126807 (inst/sec) elapsed = 0:0:01:29 / Mon Nov 28 14:20:42 2011
GPGPU-Sim uArch: Shader 6 finished CTA #2 (92635,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(92636,210823)
GPGPU-Sim uArch: cycles simulated: 303823  inst.: 11302455 (ipc=33.5) sim_rate=125582 (inst/sec) elapsed = 0:0:01:30 / Mon Nov 28 14:20:43 2011
GPGPU-Sim uArch: cycles simulated: 304323  inst.: 11317013 (ipc=33.5) sim_rate=125744 (inst/sec) elapsed = 0:0:01:30 / Mon Nov 28 14:20:43 2011
GPGPU-Sim uArch: cycles simulated: 304823  inst.: 11328985 (ipc=33.4) sim_rate=125877 (inst/sec) elapsed = 0:0:01:30 / Mon Nov 28 14:20:43 2011
GPGPU-Sim uArch: Shader 6 finished CTA #1 (94022,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(94023,210823)
GPGPU-Sim uArch: cycles simulated: 305323  inst.: 11342332 (ipc=33.4) sim_rate=126025 (inst/sec) elapsed = 0:0:01:30 / Mon Nov 28 14:20:43 2011
GPGPU-Sim uArch: cycles simulated: 305823  inst.: 11355486 (ipc=33.4) sim_rate=126172 (inst/sec) elapsed = 0:0:01:30 / Mon Nov 28 14:20:43 2011
GPGPU-Sim uArch: cycles simulated: 306323  inst.: 11369420 (ipc=33.3) sim_rate=126326 (inst/sec) elapsed = 0:0:01:30 / Mon Nov 28 14:20:43 2011
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(137,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 306823  inst.: 11382423 (ipc=33.3) sim_rate=126471 (inst/sec) elapsed = 0:0:01:30 / Mon Nov 28 14:20:43 2011
GPGPU-Sim uArch: cycles simulated: 307323  inst.: 11394567 (ipc=33.2) sim_rate=125215 (inst/sec) elapsed = 0:0:01:31 / Mon Nov 28 14:20:44 2011
GPGPU-Sim uArch: cycles simulated: 307823  inst.: 11404642 (ipc=33.2) sim_rate=125325 (inst/sec) elapsed = 0:0:01:31 / Mon Nov 28 14:20:44 2011
GPGPU-Sim uArch: cycles simulated: 308323  inst.: 11416838 (ipc=33.1) sim_rate=125459 (inst/sec) elapsed = 0:0:01:31 / Mon Nov 28 14:20:44 2011
GPGPU-Sim uArch: cycles simulated: 308823  inst.: 11428249 (ipc=33.1) sim_rate=125585 (inst/sec) elapsed = 0:0:01:31 / Mon Nov 28 14:20:44 2011
GPGPU-Sim uArch: cycles simulated: 309323  inst.: 11439387 (ipc=33.0) sim_rate=125707 (inst/sec) elapsed = 0:0:01:31 / Mon Nov 28 14:20:44 2011
GPGPU-Sim uArch: Shader 15 finished CTA #2 (98696,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(98697,210823)
GPGPU-Sim uArch: cycles simulated: 309823  inst.: 11452681 (ipc=33.0) sim_rate=125853 (inst/sec) elapsed = 0:0:01:31 / Mon Nov 28 14:20:44 2011
GPGPU-Sim uArch: cycles simulated: 310323  inst.: 11464160 (ipc=32.9) sim_rate=125979 (inst/sec) elapsed = 0:0:01:31 / Mon Nov 28 14:20:44 2011
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(84,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 310823  inst.: 11477265 (ipc=32.9) sim_rate=124752 (inst/sec) elapsed = 0:0:01:32 / Mon Nov 28 14:20:45 2011
GPGPU-Sim uArch: cycles simulated: 311323  inst.: 11490706 (ipc=32.9) sim_rate=124898 (inst/sec) elapsed = 0:0:01:32 / Mon Nov 28 14:20:45 2011
GPGPU-Sim uArch: cycles simulated: 311823  inst.: 11503674 (ipc=32.8) sim_rate=125039 (inst/sec) elapsed = 0:0:01:32 / Mon Nov 28 14:20:45 2011
GPGPU-Sim uArch: cycles simulated: 312323  inst.: 11512958 (ipc=32.8) sim_rate=125140 (inst/sec) elapsed = 0:0:01:32 / Mon Nov 28 14:20:45 2011
GPGPU-Sim uArch: cycles simulated: 312823  inst.: 11523385 (ipc=32.7) sim_rate=125254 (inst/sec) elapsed = 0:0:01:32 / Mon Nov 28 14:20:45 2011
GPGPU-Sim uArch: cycles simulated: 313323  inst.: 11534297 (ipc=32.7) sim_rate=125372 (inst/sec) elapsed = 0:0:01:32 / Mon Nov 28 14:20:45 2011
GPGPU-Sim uArch: cycles simulated: 313823  inst.: 11545460 (ipc=32.6) sim_rate=125494 (inst/sec) elapsed = 0:0:01:32 / Mon Nov 28 14:20:45 2011
GPGPU-Sim uArch: cycles simulated: 314323  inst.: 11557523 (ipc=32.6) sim_rate=124274 (inst/sec) elapsed = 0:0:01:33 / Mon Nov 28 14:20:46 2011
GPGPU-Sim uArch: Shader 6 finished CTA #0 (103772,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(103773,210823)
GPGPU-Sim uArch: cycles simulated: 314823  inst.: 11569122 (ipc=32.5) sim_rate=124399 (inst/sec) elapsed = 0:0:01:33 / Mon Nov 28 14:20:46 2011
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(146,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (104068,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(104069,210823)
GPGPU-Sim uArch: cycles simulated: 315323  inst.: 11584901 (ipc=32.5) sim_rate=124568 (inst/sec) elapsed = 0:0:01:33 / Mon Nov 28 14:20:46 2011
GPGPU-Sim uArch: cycles simulated: 315823  inst.: 11598297 (ipc=32.5) sim_rate=124712 (inst/sec) elapsed = 0:0:01:33 / Mon Nov 28 14:20:46 2011
GPGPU-Sim uArch: cycles simulated: 316323  inst.: 11608312 (ipc=32.4) sim_rate=124820 (inst/sec) elapsed = 0:0:01:33 / Mon Nov 28 14:20:46 2011
GPGPU-Sim uArch: cycles simulated: 316823  inst.: 11619246 (ipc=32.4) sim_rate=124938 (inst/sec) elapsed = 0:0:01:33 / Mon Nov 28 14:20:46 2011
GPGPU-Sim uArch: cycles simulated: 317323  inst.: 11630025 (ipc=32.3) sim_rate=125054 (inst/sec) elapsed = 0:0:01:33 / Mon Nov 28 14:20:46 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (106601,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(106602,210823)
GPGPU-Sim uArch: cycles simulated: 317823  inst.: 11643838 (ipc=32.3) sim_rate=123870 (inst/sec) elapsed = 0:0:01:34 / Mon Nov 28 14:20:47 2011
GPGPU-Sim uArch: cycles simulated: 318323  inst.: 11656946 (ipc=32.3) sim_rate=124010 (inst/sec) elapsed = 0:0:01:34 / Mon Nov 28 14:20:47 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (107578,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(107579,210823)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(23,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (107892,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(107893,210823)
GPGPU-Sim uArch: cycles simulated: 318823  inst.: 11672531 (ipc=32.3) sim_rate=124175 (inst/sec) elapsed = 0:0:01:34 / Mon Nov 28 14:20:47 2011
GPGPU-Sim uArch: Shader 21 finished CTA #2 (108281,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(108282,210823)
GPGPU-Sim uArch: cycles simulated: 319323  inst.: 11688542 (ipc=32.3) sim_rate=124346 (inst/sec) elapsed = 0:0:01:34 / Mon Nov 28 14:20:47 2011
GPGPU-Sim uArch: cycles simulated: 319823  inst.: 11702899 (ipc=32.3) sim_rate=124498 (inst/sec) elapsed = 0:0:01:34 / Mon Nov 28 14:20:47 2011
GPGPU-Sim uArch: cycles simulated: 320323  inst.: 11715850 (ipc=32.2) sim_rate=124636 (inst/sec) elapsed = 0:0:01:34 / Mon Nov 28 14:20:47 2011
GPGPU-Sim uArch: cycles simulated: 320823  inst.: 11726402 (ipc=32.2) sim_rate=124748 (inst/sec) elapsed = 0:0:01:34 / Mon Nov 28 14:20:47 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (110229,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(110230,210823)
GPGPU-Sim uArch: cycles simulated: 321323  inst.: 11741865 (ipc=32.2) sim_rate=123598 (inst/sec) elapsed = 0:0:01:35 / Mon Nov 28 14:20:48 2011
GPGPU-Sim uArch: cycles simulated: 321823  inst.: 11754413 (ipc=32.1) sim_rate=123730 (inst/sec) elapsed = 0:0:01:35 / Mon Nov 28 14:20:48 2011
GPGPU-Sim uArch: Shader 24 finished CTA #0 (111067,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(111068,210823)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111112,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(111113,210823)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (111175,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(111176,210823)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (111192,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(111193,210823)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(151,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (111239,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(111240,210823)
GPGPU-Sim uArch: cycles simulated: 322323  inst.: 11778460 (ipc=32.2) sim_rate=123983 (inst/sec) elapsed = 0:0:01:35 / Mon Nov 28 14:20:48 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (111919,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(111920,210823)
GPGPU-Sim uArch: cycles simulated: 322823  inst.: 11796240 (ipc=32.2) sim_rate=124170 (inst/sec) elapsed = 0:0:01:35 / Mon Nov 28 14:20:48 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (112023,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(112024,210823)
GPGPU-Sim uArch: cycles simulated: 323323  inst.: 11814382 (ipc=32.2) sim_rate=124361 (inst/sec) elapsed = 0:0:01:35 / Mon Nov 28 14:20:48 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (112582,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(112583,210823)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (112729,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(112730,210823)
GPGPU-Sim uArch: cycles simulated: 323823  inst.: 11836555 (ipc=32.3) sim_rate=124595 (inst/sec) elapsed = 0:0:01:35 / Mon Nov 28 14:20:48 2011
GPGPU-Sim uArch: Shader 3 finished CTA #0 (113116,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(113117,210823)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(166,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 324323  inst.: 11856885 (ipc=32.3) sim_rate=123509 (inst/sec) elapsed = 0:0:01:36 / Mon Nov 28 14:20:49 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (113510,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(113511,210823)
GPGPU-Sim uArch: cycles simulated: 324823  inst.: 11874566 (ipc=32.4) sim_rate=123693 (inst/sec) elapsed = 0:0:01:36 / Mon Nov 28 14:20:49 2011
GPGPU-Sim uArch: Shader 16 finished CTA #2 (114463,210823), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(114464,210823)
GPGPU-Sim uArch: cycles simulated: 325323  inst.: 11889616 (ipc=32.3) sim_rate=123850 (inst/sec) elapsed = 0:0:01:36 / Mon Nov 28 14:20:49 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (114736,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(114737,210823)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (114858,210823), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(114859,210823)
GPGPU-Sim uArch: cycles simulated: 325823  inst.: 11911065 (ipc=32.4) sim_rate=124073 (inst/sec) elapsed = 0:0:01:36 / Mon Nov 28 14:20:49 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (115338,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(115339,210823)
GPGPU-Sim uArch: cycles simulated: 326323  inst.: 11928037 (ipc=32.4) sim_rate=124250 (inst/sec) elapsed = 0:0:01:36 / Mon Nov 28 14:20:49 2011
GPGPU-Sim uArch: cycles simulated: 326823  inst.: 11944896 (ipc=32.4) sim_rate=124426 (inst/sec) elapsed = 0:0:01:36 / Mon Nov 28 14:20:49 2011
GPGPU-Sim uArch: Shader 16 finished CTA #1 (116114,210823), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(116115,210823)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(151,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 327323  inst.: 11958671 (ipc=32.4) sim_rate=123285 (inst/sec) elapsed = 0:0:01:37 / Mon Nov 28 14:20:50 2011
GPGPU-Sim uArch: cycles simulated: 327823  inst.: 11971489 (ipc=32.4) sim_rate=123417 (inst/sec) elapsed = 0:0:01:37 / Mon Nov 28 14:20:50 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (117444,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(117445,210823)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (117489,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(117490,210823)
GPGPU-Sim uArch: cycles simulated: 328323  inst.: 11984216 (ipc=32.3) sim_rate=123548 (inst/sec) elapsed = 0:0:01:37 / Mon Nov 28 14:20:50 2011
GPGPU-Sim uArch: cycles simulated: 328823  inst.: 11999459 (ipc=32.3) sim_rate=123705 (inst/sec) elapsed = 0:0:01:37 / Mon Nov 28 14:20:50 2011
GPGPU-Sim uArch: Shader 4 finished CTA #0 (118345,210823), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(118346,210823)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (118470,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(118471,210823)
GPGPU-Sim uArch: cycles simulated: 329323  inst.: 12018687 (ipc=32.3) sim_rate=123903 (inst/sec) elapsed = 0:0:01:37 / Mon Nov 28 14:20:50 2011
GPGPU-Sim uArch: Shader 27 finished CTA #0 (118596,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(118597,210823)
GPGPU-Sim uArch: cycles simulated: 329823  inst.: 12036993 (ipc=32.4) sim_rate=124092 (inst/sec) elapsed = 0:0:01:37 / Mon Nov 28 14:20:50 2011
GPGPU-Sim uArch: Shader 13 finished CTA #0 (119159,210823), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(119160,210823)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(169,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 330323  inst.: 12056488 (ipc=32.4) sim_rate=124293 (inst/sec) elapsed = 0:0:01:37 / Mon Nov 28 14:20:50 2011
GPGPU-Sim uArch: Shader 4 finished CTA #1 (119520,210823), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(119521,210823)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (119550,210823), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(119551,210823)
GPGPU-Sim uArch: cycles simulated: 330823  inst.: 12076140 (ipc=32.4) sim_rate=123225 (inst/sec) elapsed = 0:0:01:38 / Mon Nov 28 14:20:51 2011
GPGPU-Sim uArch: cycles simulated: 331323  inst.: 12091186 (ipc=32.4) sim_rate=123379 (inst/sec) elapsed = 0:0:01:38 / Mon Nov 28 14:20:51 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (120679,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(120680,210823)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (120797,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(120798,210823)
GPGPU-Sim uArch: cycles simulated: 331823  inst.: 12111457 (ipc=32.4) sim_rate=123586 (inst/sec) elapsed = 0:0:01:38 / Mon Nov 28 14:20:51 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (121225,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(121226,210823)
GPGPU-Sim uArch: cycles simulated: 332323  inst.: 12129110 (ipc=32.5) sim_rate=123766 (inst/sec) elapsed = 0:0:01:38 / Mon Nov 28 14:20:51 2011
GPGPU-Sim uArch: Shader 6 finished CTA #1 (121859,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(121860,210823)
GPGPU-Sim uArch: cycles simulated: 332823  inst.: 12144395 (ipc=32.4) sim_rate=123922 (inst/sec) elapsed = 0:0:01:38 / Mon Nov 28 14:20:51 2011
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(64,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (122029,210823), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(122030,210823)
GPGPU-Sim uArch: cycles simulated: 333323  inst.: 12160958 (ipc=32.4) sim_rate=124091 (inst/sec) elapsed = 0:0:01:38 / Mon Nov 28 14:20:51 2011
GPGPU-Sim uArch: cycles simulated: 333823  inst.: 12176583 (ipc=32.4) sim_rate=122995 (inst/sec) elapsed = 0:0:01:39 / Mon Nov 28 14:20:52 2011
GPGPU-Sim uArch: cycles simulated: 334323  inst.: 12189411 (ipc=32.4) sim_rate=123125 (inst/sec) elapsed = 0:0:01:39 / Mon Nov 28 14:20:52 2011
GPGPU-Sim uArch: cycles simulated: 334823  inst.: 12203242 (ipc=32.4) sim_rate=123265 (inst/sec) elapsed = 0:0:01:39 / Mon Nov 28 14:20:52 2011
GPGPU-Sim uArch: Shader 1 finished CTA #1 (124048,210823), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(124049,210823)
GPGPU-Sim uArch: cycles simulated: 335323  inst.: 12218867 (ipc=32.4) sim_rate=123422 (inst/sec) elapsed = 0:0:01:39 / Mon Nov 28 14:20:52 2011
GPGPU-Sim uArch: Shader 22 finished CTA #0 (124793,210823), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(124794,210823)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (124937,210823), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(124938,210823)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (124981,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(124982,210823)
GPGPU-Sim uArch: cycles simulated: 335823  inst.: 12235185 (ipc=32.4) sim_rate=123587 (inst/sec) elapsed = 0:0:01:39 / Mon Nov 28 14:20:52 2011
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(160,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 336323  inst.: 12253511 (ipc=32.4) sim_rate=123772 (inst/sec) elapsed = 0:0:01:39 / Mon Nov 28 14:20:52 2011
GPGPU-Sim uArch: cycles simulated: 336823  inst.: 12267736 (ipc=32.4) sim_rate=123916 (inst/sec) elapsed = 0:0:01:39 / Mon Nov 28 14:20:52 2011
GPGPU-Sim uArch: Shader 19 finished CTA #1 (126458,210823), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(126459,210823)
GPGPU-Sim uArch: cycles simulated: 337323  inst.: 12282494 (ipc=32.4) sim_rate=122824 (inst/sec) elapsed = 0:0:01:40 / Mon Nov 28 14:20:53 2011
GPGPU-Sim uArch: Shader 1 finished CTA #2 (126655,210823), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(126656,210823)
GPGPU-Sim uArch: cycles simulated: 337823  inst.: 12295996 (ipc=32.4) sim_rate=122959 (inst/sec) elapsed = 0:0:01:40 / Mon Nov 28 14:20:53 2011
GPGPU-Sim uArch: Shader 3 finished CTA #1 (127338,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(127339,210823)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (127363,210823), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(127364,210823)
GPGPU-Sim uArch: cycles simulated: 338323  inst.: 12309617 (ipc=32.3) sim_rate=123096 (inst/sec) elapsed = 0:0:01:40 / Mon Nov 28 14:20:53 2011
GPGPU-Sim uArch: cycles simulated: 338823  inst.: 12325008 (ipc=32.3) sim_rate=123250 (inst/sec) elapsed = 0:0:01:40 / Mon Nov 28 14:20:53 2011
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(193,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 339323  inst.: 12339840 (ipc=32.3) sim_rate=123398 (inst/sec) elapsed = 0:0:01:40 / Mon Nov 28 14:20:53 2011
GPGPU-Sim uArch: cycles simulated: 339823  inst.: 12351759 (ipc=32.3) sim_rate=123517 (inst/sec) elapsed = 0:0:01:40 / Mon Nov 28 14:20:53 2011
GPGPU-Sim uArch: cycles simulated: 340323  inst.: 12364921 (ipc=32.3) sim_rate=123649 (inst/sec) elapsed = 0:0:01:40 / Mon Nov 28 14:20:53 2011
GPGPU-Sim uArch: cycles simulated: 340823  inst.: 12377660 (ipc=32.2) sim_rate=122551 (inst/sec) elapsed = 0:0:01:41 / Mon Nov 28 14:20:54 2011
GPGPU-Sim uArch: cycles simulated: 341323  inst.: 12389559 (ipc=32.2) sim_rate=122668 (inst/sec) elapsed = 0:0:01:41 / Mon Nov 28 14:20:54 2011
GPGPU-Sim uArch: Shader 27 finished CTA #2 (130550,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(130551,210823)
GPGPU-Sim uArch: cycles simulated: 341823  inst.: 12405614 (ipc=32.2) sim_rate=122827 (inst/sec) elapsed = 0:0:01:41 / Mon Nov 28 14:20:54 2011
GPGPU-Sim uArch: Shader 22 finished CTA #1 (131035,210823), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(131036,210823)
GPGPU-Sim uArch: cycles simulated: 342323  inst.: 12420081 (ipc=32.2) sim_rate=122971 (inst/sec) elapsed = 0:0:01:41 / Mon Nov 28 14:20:54 2011
GPGPU-Sim uArch: cycles simulated: 342823  inst.: 12432535 (ipc=32.2) sim_rate=123094 (inst/sec) elapsed = 0:0:01:41 / Mon Nov 28 14:20:54 2011
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(78,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132220,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(132221,210823)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (132481,210823), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(132482,210823)
GPGPU-Sim uArch: cycles simulated: 343323  inst.: 12448941 (ipc=32.2) sim_rate=123256 (inst/sec) elapsed = 0:0:01:41 / Mon Nov 28 14:20:54 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (132558,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(132559,210823)
GPGPU-Sim uArch: cycles simulated: 343823  inst.: 12466057 (ipc=32.2) sim_rate=122216 (inst/sec) elapsed = 0:0:01:42 / Mon Nov 28 14:20:55 2011
GPGPU-Sim uArch: Shader 21 finished CTA #2 (133316,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(133317,210823)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (133345,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(133346,210823)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (133425,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(133426,210823)
GPGPU-Sim uArch: cycles simulated: 344323  inst.: 12482640 (ipc=32.2) sim_rate=122378 (inst/sec) elapsed = 0:0:01:42 / Mon Nov 28 14:20:55 2011
GPGPU-Sim uArch: cycles simulated: 344823  inst.: 12502835 (ipc=32.2) sim_rate=122576 (inst/sec) elapsed = 0:0:01:42 / Mon Nov 28 14:20:55 2011
GPGPU-Sim uArch: Shader 1 finished CTA #0 (134213,210823), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(134214,210823)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134367,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(134368,210823)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134370,210823), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(134371,210823)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (134481,210823), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(134482,210823)
GPGPU-Sim uArch: cycles simulated: 345323  inst.: 12523895 (ipc=32.2) sim_rate=122783 (inst/sec) elapsed = 0:0:01:42 / Mon Nov 28 14:20:55 2011
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(200,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 345823  inst.: 12540783 (ipc=32.3) sim_rate=122948 (inst/sec) elapsed = 0:0:01:42 / Mon Nov 28 14:20:55 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (135323,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(135324,210823)
GPGPU-Sim uArch: cycles simulated: 346323  inst.: 12559041 (ipc=32.3) sim_rate=123127 (inst/sec) elapsed = 0:0:01:42 / Mon Nov 28 14:20:55 2011
GPGPU-Sim uArch: Shader 19 finished CTA #2 (135745,210823), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(135746,210823)
GPGPU-Sim uArch: cycles simulated: 346823  inst.: 12575574 (ipc=32.3) sim_rate=123289 (inst/sec) elapsed = 0:0:01:42 / Mon Nov 28 14:20:55 2011
GPGPU-Sim uArch: Shader 21 finished CTA #1 (136390,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(136391,210823)
GPGPU-Sim uArch: cycles simulated: 347323  inst.: 12592029 (ipc=32.3) sim_rate=122252 (inst/sec) elapsed = 0:0:01:43 / Mon Nov 28 14:20:56 2011
GPGPU-Sim uArch: Shader 18 finished CTA #1 (136612,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(136613,210823)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (136922,210823), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(136923,210823)
GPGPU-Sim uArch: cycles simulated: 347823  inst.: 12611058 (ipc=32.3) sim_rate=122437 (inst/sec) elapsed = 0:0:01:43 / Mon Nov 28 14:20:56 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (137207,210823), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(137208,210823)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (137254,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(137255,210823)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(196,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (137452,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(137453,210823)
GPGPU-Sim uArch: cycles simulated: 348323  inst.: 12634697 (ipc=32.4) sim_rate=122666 (inst/sec) elapsed = 0:0:01:43 / Mon Nov 28 14:20:56 2011
GPGPU-Sim uArch: Shader 25 finished CTA #0 (137615,210823), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(137616,210823)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (137629,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(137630,210823)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (137708,210823), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(137709,210823)
GPGPU-Sim uArch: cycles simulated: 348823  inst.: 12657699 (ipc=32.4) sim_rate=122890 (inst/sec) elapsed = 0:0:01:43 / Mon Nov 28 14:20:56 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (138021,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(138022,210823)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (138301,210823), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(138302,210823)
GPGPU-Sim uArch: cycles simulated: 349323  inst.: 12676616 (ipc=32.4) sim_rate=123073 (inst/sec) elapsed = 0:0:01:43 / Mon Nov 28 14:20:56 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (138544,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(138545,210823)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (138609,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(138610,210823)
GPGPU-Sim uArch: cycles simulated: 349823  inst.: 12698550 (ipc=32.5) sim_rate=123286 (inst/sec) elapsed = 0:0:01:43 / Mon Nov 28 14:20:56 2011
GPGPU-Sim uArch: Shader 28 finished CTA #0 (139118,210823), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(139119,210823)
GPGPU-Sim uArch: cycles simulated: 350323  inst.: 12716173 (ipc=32.5) sim_rate=122270 (inst/sec) elapsed = 0:0:01:44 / Mon Nov 28 14:20:57 2011
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(169,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 350823  inst.: 12727372 (ipc=32.4) sim_rate=122378 (inst/sec) elapsed = 0:0:01:44 / Mon Nov 28 14:20:57 2011
GPGPU-Sim uArch: Shader 21 finished CTA #0 (140286,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(140287,210823)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (140431,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(140432,210823)
GPGPU-Sim uArch: cycles simulated: 351323  inst.: 12743503 (ipc=32.4) sim_rate=122533 (inst/sec) elapsed = 0:0:01:44 / Mon Nov 28 14:20:57 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (140926,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(140927,210823)
GPGPU-Sim uArch: cycles simulated: 351823  inst.: 12761431 (ipc=32.4) sim_rate=122706 (inst/sec) elapsed = 0:0:01:44 / Mon Nov 28 14:20:57 2011
GPGPU-Sim uArch: Shader 10 finished CTA #2 (141225,210823), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(141226,210823)
GPGPU-Sim uArch: cycles simulated: 352323  inst.: 12778334 (ipc=32.5) sim_rate=122868 (inst/sec) elapsed = 0:0:01:44 / Mon Nov 28 14:20:57 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (141557,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(141558,210823)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (141912,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(141913,210823)
GPGPU-Sim uArch: cycles simulated: 352823  inst.: 12796806 (ipc=32.5) sim_rate=123046 (inst/sec) elapsed = 0:0:01:44 / Mon Nov 28 14:20:57 2011
GPGPU-Sim uArch: Shader 18 finished CTA #2 (142003,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(142004,210823)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (142100,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(142101,210823)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(194,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (142482,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(142483,210823)
GPGPU-Sim uArch: cycles simulated: 353323  inst.: 12816371 (ipc=32.5) sim_rate=122060 (inst/sec) elapsed = 0:0:01:45 / Mon Nov 28 14:20:58 2011
GPGPU-Sim uArch: cycles simulated: 353823  inst.: 12836135 (ipc=32.5) sim_rate=122248 (inst/sec) elapsed = 0:0:01:45 / Mon Nov 28 14:20:58 2011
GPGPU-Sim uArch: Shader 6 finished CTA #2 (143116,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(143117,210823)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (143461,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(143462,210823)
GPGPU-Sim uArch: cycles simulated: 354323  inst.: 12852394 (ipc=32.5) sim_rate=122403 (inst/sec) elapsed = 0:0:01:45 / Mon Nov 28 14:20:58 2011
GPGPU-Sim uArch: cycles simulated: 354823  inst.: 12869683 (ipc=32.5) sim_rate=122568 (inst/sec) elapsed = 0:0:01:45 / Mon Nov 28 14:20:58 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (144092,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(144093,210823)
GPGPU-Sim uArch: cycles simulated: 355323  inst.: 12885441 (ipc=32.5) sim_rate=122718 (inst/sec) elapsed = 0:0:01:45 / Mon Nov 28 14:20:58 2011
GPGPU-Sim uArch: Shader 12 finished CTA #1 (144546,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(144547,210823)
GPGPU-Sim uArch: cycles simulated: 355823  inst.: 12901015 (ipc=32.5) sim_rate=122866 (inst/sec) elapsed = 0:0:01:45 / Mon Nov 28 14:20:58 2011
GPGPU-Sim uArch: Shader 15 finished CTA #2 (145106,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(145107,210823)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(232,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 356323  inst.: 12916296 (ipc=32.5) sim_rate=121851 (inst/sec) elapsed = 0:0:01:46 / Mon Nov 28 14:20:59 2011
GPGPU-Sim uArch: cycles simulated: 356823  inst.: 12928542 (ipc=32.5) sim_rate=121967 (inst/sec) elapsed = 0:0:01:46 / Mon Nov 28 14:20:59 2011
GPGPU-Sim uArch: cycles simulated: 357323  inst.: 12940908 (ipc=32.5) sim_rate=122084 (inst/sec) elapsed = 0:0:01:46 / Mon Nov 28 14:20:59 2011
GPGPU-Sim uArch: cycles simulated: 357823  inst.: 12952835 (ipc=32.4) sim_rate=122196 (inst/sec) elapsed = 0:0:01:46 / Mon Nov 28 14:20:59 2011
GPGPU-Sim uArch: cycles simulated: 358323  inst.: 12965157 (ipc=32.4) sim_rate=122312 (inst/sec) elapsed = 0:0:01:46 / Mon Nov 28 14:20:59 2011
GPGPU-Sim uArch: cycles simulated: 358823  inst.: 12977329 (ipc=32.4) sim_rate=122427 (inst/sec) elapsed = 0:0:01:46 / Mon Nov 28 14:20:59 2011
GPGPU-Sim uArch: Shader 27 finished CTA #2 (148231,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(148232,210823)
GPGPU-Sim uArch: cycles simulated: 359323  inst.: 12990127 (ipc=32.3) sim_rate=122548 (inst/sec) elapsed = 0:0:01:46 / Mon Nov 28 14:20:59 2011
GPGPU-Sim uArch: cycles simulated: 359823  inst.: 13004393 (ipc=32.3) sim_rate=121536 (inst/sec) elapsed = 0:0:01:47 / Mon Nov 28 14:21:00 2011
GPGPU-Sim uArch: Shader 3 finished CTA #1 (149064,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(149065,210823)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(230,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 360323  inst.: 13020292 (ipc=32.3) sim_rate=121684 (inst/sec) elapsed = 0:0:01:47 / Mon Nov 28 14:21:00 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (149639,210823), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(149640,210823)
GPGPU-Sim uArch: cycles simulated: 360823  inst.: 13035248 (ipc=32.3) sim_rate=121824 (inst/sec) elapsed = 0:0:01:47 / Mon Nov 28 14:21:00 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (150073,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(150074,210823)
GPGPU-Sim uArch: cycles simulated: 361323  inst.: 13050698 (ipc=32.3) sim_rate=121969 (inst/sec) elapsed = 0:0:01:47 / Mon Nov 28 14:21:00 2011
GPGPU-Sim uArch: Shader 21 finished CTA #2 (150512,210823), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(150513,210823)
GPGPU-Sim uArch: cycles simulated: 361823  inst.: 13065981 (ipc=32.3) sim_rate=122111 (inst/sec) elapsed = 0:0:01:47 / Mon Nov 28 14:21:00 2011
GPGPU-Sim uArch: cycles simulated: 362323  inst.: 13077326 (ipc=32.3) sim_rate=122218 (inst/sec) elapsed = 0:0:01:47 / Mon Nov 28 14:21:00 2011
GPGPU-Sim uArch: Shader 6 finished CTA #0 (151638,210823), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(151639,210823)
GPGPU-Sim uArch: cycles simulated: 362823  inst.: 13092734 (ipc=32.3) sim_rate=122362 (inst/sec) elapsed = 0:0:01:47 / Mon Nov 28 14:21:00 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (152082,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(152083,210823)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(243,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 363323  inst.: 13109312 (ipc=32.3) sim_rate=121382 (inst/sec) elapsed = 0:0:01:48 / Mon Nov 28 14:21:01 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (152894,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(152895,210823)
GPGPU-Sim uArch: cycles simulated: 363823  inst.: 13122926 (ipc=32.3) sim_rate=121508 (inst/sec) elapsed = 0:0:01:48 / Mon Nov 28 14:21:01 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (153065,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(153066,210823)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (153378,210823), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(153379,210823)
GPGPU-Sim uArch: cycles simulated: 364323  inst.: 13141042 (ipc=32.3) sim_rate=121676 (inst/sec) elapsed = 0:0:01:48 / Mon Nov 28 14:21:01 2011
GPGPU-Sim uArch: cycles simulated: 364823  inst.: 13156954 (ipc=32.3) sim_rate=121823 (inst/sec) elapsed = 0:0:01:48 / Mon Nov 28 14:21:01 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (154243,210823), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(154244,210823)
GPGPU-Sim uArch: cycles simulated: 365323  inst.: 13171098 (ipc=32.3) sim_rate=121954 (inst/sec) elapsed = 0:0:01:48 / Mon Nov 28 14:21:01 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (154603,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(154604,210823)
GPGPU-Sim uArch: cycles simulated: 365823  inst.: 13187383 (ipc=32.3) sim_rate=122105 (inst/sec) elapsed = 0:0:01:48 / Mon Nov 28 14:21:01 2011
GPGPU-Sim uArch: cycles simulated: 366323  inst.: 13199370 (ipc=32.2) sim_rate=121095 (inst/sec) elapsed = 0:0:01:49 / Mon Nov 28 14:21:02 2011
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(197,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (155831,210823), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(155832,210823)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (155924,210823), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(155925,210823)
GPGPU-Sim uArch: cycles simulated: 366823  inst.: 13213357 (ipc=32.2) sim_rate=121223 (inst/sec) elapsed = 0:0:01:49 / Mon Nov 28 14:21:02 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (156172,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(156173,210823)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (156316,210823), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(156317,210823)
GPGPU-Sim uArch: cycles simulated: 367323  inst.: 13234766 (ipc=32.3) sim_rate=121419 (inst/sec) elapsed = 0:0:01:49 / Mon Nov 28 14:21:02 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (156772,210823), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(156773,210823)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (156978,210823), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(156979,210823)
GPGPU-Sim uArch: cycles simulated: 367823  inst.: 13253859 (ipc=32.3) sim_rate=121595 (inst/sec) elapsed = 0:0:01:49 / Mon Nov 28 14:21:02 2011
GPGPU-Sim uArch: Shader 21 finished CTA #1 (157042,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (157165,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 368323  inst.: 13272320 (ipc=32.3) sim_rate=121764 (inst/sec) elapsed = 0:0:01:49 / Mon Nov 28 14:21:02 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (157549,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (157812,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (157970,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 368823  inst.: 13285863 (ipc=32.3) sim_rate=121888 (inst/sec) elapsed = 0:0:01:49 / Mon Nov 28 14:21:02 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (158002,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 369323  inst.: 13297414 (ipc=32.2) sim_rate=120885 (inst/sec) elapsed = 0:0:01:50 / Mon Nov 28 14:21:03 2011
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(254,0,0) tid=(66,0,0)
GPGPU-Sim uArch: cycles simulated: 369823  inst.: 13308938 (ipc=32.2) sim_rate=120990 (inst/sec) elapsed = 0:0:01:50 / Mon Nov 28 14:21:03 2011
GPGPU-Sim uArch: cycles simulated: 370323  inst.: 13322291 (ipc=32.2) sim_rate=121111 (inst/sec) elapsed = 0:0:01:50 / Mon Nov 28 14:21:03 2011
GPGPU-Sim uArch: Shader 15 finished CTA #2 (159650,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (159792,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 370823  inst.: 13334064 (ipc=32.2) sim_rate=121218 (inst/sec) elapsed = 0:0:01:50 / Mon Nov 28 14:21:03 2011
GPGPU-Sim uArch: Shader 4 finished CTA #1 (160061,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (160085,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (160280,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (160310,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 371323  inst.: 13347389 (ipc=32.2) sim_rate=121339 (inst/sec) elapsed = 0:0:01:50 / Mon Nov 28 14:21:03 2011
GPGPU-Sim uArch: Shader 6 finished CTA #1 (160558,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (160659,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 371823  inst.: 13357913 (ipc=32.1) sim_rate=121435 (inst/sec) elapsed = 0:0:01:50 / Mon Nov 28 14:21:03 2011
GPGPU-Sim uArch: cycles simulated: 372323  inst.: 13371204 (ipc=32.1) sim_rate=121556 (inst/sec) elapsed = 0:0:01:50 / Mon Nov 28 14:21:03 2011
GPGPU-Sim uArch: Shader 1 finished CTA #1 (161789,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 372823  inst.: 13384614 (ipc=32.1) sim_rate=120582 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: Shader 4 finished CTA #2 (162226,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (162443,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (162449,210823), 2 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(36,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (162491,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 373323  inst.: 13399056 (ipc=32.1) sim_rate=120712 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: Shader 19 finished CTA #0 (162979,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (162986,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 373823  inst.: 13412022 (ipc=32.1) sim_rate=120829 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: Shader 13 finished CTA #2 (163021,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (163025,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (163303,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (163406,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (163438,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (163440,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 374323  inst.: 13425904 (ipc=32.0) sim_rate=120954 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: Shader 19 finished CTA #1 (163854,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (163879,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (163915,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 374823  inst.: 13439334 (ipc=32.0) sim_rate=121075 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: cycles simulated: 375323  inst.: 13451838 (ipc=32.0) sim_rate=121187 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: Shader 22 finished CTA #2 (164813,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (164923,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 375823  inst.: 13463932 (ipc=32.0) sim_rate=121296 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: cycles simulated: 376323  inst.: 13475355 (ipc=32.0) sim_rate=121399 (inst/sec) elapsed = 0:0:01:51 / Mon Nov 28 14:21:04 2011
GPGPU-Sim uArch: Shader 6 finished CTA #0 (165617,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (165632,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 376823  inst.: 13488537 (ipc=31.9) sim_rate=120433 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(17,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 377323  inst.: 13502366 (ipc=31.9) sim_rate=120556 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim uArch: Shader 22 finished CTA #1 (166886,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (166897,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 377823  inst.: 13516015 (ipc=31.9) sim_rate=120678 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim uArch: Shader 24 finished CTA #2 (167311,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 378323  inst.: 13529422 (ipc=31.9) sim_rate=120798 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (167678,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 378823  inst.: 13541704 (ipc=31.9) sim_rate=120908 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim uArch: Shader 0 finished CTA #2 (168304,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 379323  inst.: 13555277 (ipc=31.9) sim_rate=121029 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim uArch: Shader 15 finished CTA #0 (168680,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (168706,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (168749,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 379823  inst.: 13568225 (ipc=31.8) sim_rate=121144 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim uArch: Shader 9 finished CTA #2 (169333,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 380323  inst.: 13580655 (ipc=31.8) sim_rate=121255 (inst/sec) elapsed = 0:0:01:52 / Mon Nov 28 14:21:05 2011
GPGPU-Sim uArch: Shader 16 finished CTA #0 (169551,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (169584,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (169593,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (169962,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 380823  inst.: 13594187 (ipc=31.8) sim_rate=120302 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(66,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (170322,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (170394,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (170480,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 381323  inst.: 13605875 (ipc=31.8) sim_rate=120405 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (170771,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #1 (170876,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (170939,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 381823  inst.: 13617874 (ipc=31.8) sim_rate=120512 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (171012,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (171128,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #2 (171169,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 382323  inst.: 13630450 (ipc=31.7) sim_rate=120623 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim uArch: Shader 27 finished CTA #0 (171610,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (171614,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #2 (171923,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 382823  inst.: 13643188 (ipc=31.7) sim_rate=120736 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim uArch: Shader 9 finished CTA #0 (172224,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 383323  inst.: 13655564 (ipc=31.7) sim_rate=120845 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim uArch: cycles simulated: 383823  inst.: 13668180 (ipc=31.7) sim_rate=120957 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim uArch: cycles simulated: 384323  inst.: 13679862 (ipc=31.7) sim_rate=121060 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim uArch: cycles simulated: 384823  inst.: 13690319 (ipc=31.6) sim_rate=121153 (inst/sec) elapsed = 0:0:01:53 / Mon Nov 28 14:21:06 2011
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(88,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 385323  inst.: 13701518 (ipc=31.6) sim_rate=120188 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: cycles simulated: 385823  inst.: 13712118 (ipc=31.6) sim_rate=120281 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: cycles simulated: 386323  inst.: 13723109 (ipc=31.5) sim_rate=120378 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: cycles simulated: 386823  inst.: 13732894 (ipc=31.5) sim_rate=120463 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: cycles simulated: 387323  inst.: 13742033 (ipc=31.5) sim_rate=120544 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 8 finished CTA #2 (176720,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (176855,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (176998,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 387823  inst.: 13751311 (ipc=31.4) sim_rate=120625 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 14 finished CTA #2 (177050,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (177200,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 388323  inst.: 13758005 (ipc=31.4) sim_rate=120684 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 14 finished CTA #1 (177576,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (177578,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (177706,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (177972,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 388823  inst.: 13765850 (ipc=31.3) sim_rate=120753 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 2 finished CTA #1 (178004,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (178044,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #0 (178419,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (178447,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 389323  inst.: 13771642 (ipc=31.3) sim_rate=120803 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 20 finished CTA #1 (178535,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (178843,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 389823  inst.: 13774604 (ipc=31.2) sim_rate=120829 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 17 finished CTA #0 (179173,210823), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 390323  inst.: 13776601 (ipc=31.1) sim_rate=120847 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 5 finished CTA #1 (179514,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #1 (179549,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (179665,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (179709,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (179739,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #1 (179751,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (179932,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (179948,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #1 (179953,210823), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (179987,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 390823  inst.: 13777801 (ipc=31.1) sim_rate=120857 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 11 finished CTA #1 (180105,210823), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (180380,210823), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 391323  inst.: 13778086 (ipc=31.0) sim_rate=120860 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 26 finished CTA #0 (180648,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 391823  inst.: 13778181 (ipc=30.9) sim_rate=120861 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: cycles simulated: 392323  inst.: 13778205 (ipc=30.8) sim_rate=120861 (inst/sec) elapsed = 0:0:01:54 / Mon Nov 28 14:21:07 2011
GPGPU-Sim uArch: Shader 11 finished CTA #2 (181750,210823), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
gpu_sim_cycle = 181751
gpu_sim_insn = 5591834
gpu_ipc =      30.7665
gpu_tot_sim_cycle = 392574
gpu_tot_sim_insn = 13778248
gpu_tot_ipc =      35.0972
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1875170
gpu_stall_icnt2sh    = 2071334
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1547477
gpgpu_n_stall_shd_mem = 17538051
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 789163
gpgpu_n_mem_write_global = 399185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 789163
gpgpu_n_store_insn = 399185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17538051
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 229869 predictions 1602398 miss-rate 0.143453
warp level: mispredictions: 231411 predictions 1602398 miss-rate 0.144415
thread level: mispredictions: 299176 predictions 1602398 miss-rate 0.186705
ENDBP
Warp Occupancy Distribution:
Stall:7847913	W0_Idle:526957	W0_Scoreboard:1297752	W1:382776	W2:186553	W3:122230	W4:84084	W5:67391	W6:57557	W7:51978	W8:45218	W9:41877	W10:35698	W11:32577	W12:29866	W13:24622	W14:19421	W15:18173	W16:15516	W17:14490	W18:14579	W19:13731	W20:13689	W21:15414	W22:16496	W23:14321	W24:13525	W25:12796	W26:8003	W27:5486	W28:2020	W29:1202	W30:239	W31:0	W32:184320
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 685 
averagemflatency = 118 
max_icnt2mem_latency = 485 
max_icnt2sh_latency = 390887 
mrq_lat_table:339564 	25251 	54480 	101691 	108734 	57146 	5768 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	29375 	865925 	291933 	1145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:19442 	29674 	12442 	394871 	541569 	46033 	12098 	93839 	38470 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:27696 	65631 	77513 	461303 	152060 	4863 	127 	0 	0 	2 	3 	9 	46 	547 	9368 	36071 	92440 	162190 	98509 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	72 	650 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        76        64        69 
dram[1]:        72        74        64        65 
dram[2]:        98        64        68        64 
dram[3]:        97        64        72        64 
dram[4]:       164        64        68        40 
dram[5]:       147        64        70        66 
dram[6]:       135        64        64        67 
dram[7]:       135        67        65        65 
maximum service time to same row:
dram[0]:      2740      2888      4161      2092 
dram[1]:      2649      3685      3751      3156 
dram[2]:      4740      2826      1791      2271 
dram[3]:      2928      3172      1512      2141 
dram[4]:      2431      2490      4858      2851 
dram[5]:      3555      1712      1898      1744 
dram[6]:      1500      1684      2451      2457 
dram[7]:      1952      3628      2443      1722 
average row accesses per activate:
dram[0]:  6.680687  1.949703  1.983410  1.917337 
dram[1]:  1.937352  1.936023  2.028846  1.960515 
dram[2]:  1.929539  1.966033  2.019735  1.943368 
dram[3]:  1.911267  1.966772  2.015086  1.944767 
dram[4]:  1.945377  1.947157  2.003498  1.928704 
dram[5]:  1.920735  1.932112  2.036777  1.920720 
dram[6]:  1.937017  1.977006  2.041320  1.988366 
dram[7]:  1.960041  1.959701  2.030640  1.959875 
average row locality = 431910/193992 = 2.226432
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3765      3776      3640      3788 
dram[1]:      3795      3713      3716      3748 
dram[2]:      3755      3691      3796      3846 
dram[3]:      3791      3759      3680      3754 
dram[4]:      3803      3735      3736      3762 
dram[5]:      3837      3673      3665      3820 
dram[6]:      3775      3632      3766      3746 
dram[7]:      3820      3742      3732      3738 
total reads: 119995
bank skew: 3846/3632 = 1.06
chip skew: 15088/14919 = 1.01
number of total write accesses:
dram[0]:     68186      8047      8435      7647 
dram[1]:      7647      7756      8311      7523 
dram[2]:      7500      7885      8383      7684 
dram[3]:      7388      8020      8475      7619 
dram[4]:      7558      7872      8291      7654 
dram[5]:      7455      7825      8242      7591 
dram[6]:      7512      7975      8486      7534 
dram[7]:      7707      7783      8330      7594 
total reads: 311915
bank skew: 68186/7388 = 9.23
chip skew: 92315/31113 = 2.97
average mf latency per bank:
dram[0]:        276       317       319       319
dram[1]:        264       264       262       267
dram[2]:        267       263       267       269
dram[3]:        268       264       265       269
dram[4]:        263       266       265       268
dram[5]:        269       267       265       269
dram[6]:        265       265       264       267
dram[7]:        266       269       267       271
maximum mf latency per bank:
dram[0]:        601       581       589       601
dram[1]:        634       529       512       594
dram[2]:        642       561       583       627
dram[3]:        575       535       591       527
dram[4]:        592       608       598       555
dram[5]:        543       597       612       584
dram[6]:        547       546       570       526
dram[7]:        515       630       583       554
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=728620 n_act=48786 n_pre=48778 n_req=140117 n_rd=36882 n_write=103258 bw_util=0.29
n_activity=731027 dram_eff=0.3834
bk0: 3765a 731969i bk1: 3776a 732923i bk2: 3640a 730649i bk3: 3788a 720999i bk4: 5449a 708685i bk5: 5456a 691754i bk6: 5434a 651549i bk7: 5574a 489867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.79486
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=800951 n_act=43244 n_pre=43236 n_req=78858 n_rd=36569 n_write=42324 bw_util=0.1633
n_activity=615062 dram_eff=0.2565
bk0: 3795a 797658i bk1: 3713a 802245i bk2: 3716a 802521i bk3: 3748a 797654i bk4: 5452a 790711i bk5: 5409a 775860i bk6: 5290a 734360i bk7: 5446a 545752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.73089
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=800850 n_act=43184 n_pre=43176 n_req=79093 n_rd=36746 n_write=42368 bw_util=0.1637
n_activity=614348 dram_eff=0.2576
bk0: 3755a 798089i bk1: 3691a 800408i bk2: 3796a 801372i bk3: 3846a 796798i bk4: 5440a 789012i bk5: 5402a 775461i bk6: 5369a 734436i bk7: 5447a 546214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.7527
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=800252 n_act=43305 n_pre=43297 n_req=79435 n_rd=36815 n_write=42655 bw_util=0.1645
n_activity=620745 dram_eff=0.256
bk0: 3791a 798032i bk1: 3759a 799684i bk2: 3680a 801178i bk3: 3754a 796737i bk4: 5547a 789028i bk5: 5386a 775774i bk6: 5473a 734036i bk7: 5425a 543774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.75213
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=801764 n_act=42969 n_pre=42961 n_req=78606 n_rd=36574 n_write=42056 bw_util=0.1627
n_activity=616194 dram_eff=0.2552
bk0: 3803a 802191i bk1: 3735a 802656i bk2: 3736a 803576i bk3: 3762a 798634i bk4: 5388a 792398i bk5: 5365a 778836i bk6: 5314a 739253i bk7: 5471a 547272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.70874
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=801816 n_act=42994 n_pre=42986 n_req=78504 n_rd=36584 n_write=41944 bw_util=0.1625
n_activity=613791 dram_eff=0.2559
bk0: 3837a 799671i bk1: 3673a 802479i bk2: 3665a 802451i bk3: 3820a 797953i bk4: 5429a 790905i bk5: 5325a 776679i bk6: 5391a 737872i bk7: 5444a 547296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.71441
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=801034 n_act=43103 n_pre=43095 n_req=79055 n_rd=36645 n_write=42447 bw_util=0.1637
n_activity=615411 dram_eff=0.257
bk0: 3775a 798034i bk1: 3632a 800140i bk2: 3766a 800117i bk3: 3746a 797131i bk4: 5408a 789155i bk5: 5398a 775844i bk6: 5411a 735887i bk7: 5509a 546024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.7425
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=966324 n_nop=801218 n_act=43048 n_pre=43040 n_req=78984 n_rd=36652 n_write=42366 bw_util=0.1635
n_activity=615375 dram_eff=0.2568
bk0: 3820a 797631i bk1: 3742a 800398i bk2: 3732a 799664i bk3: 3738a 796606i bk4: 5355a 788179i bk5: 5398a 775315i bk6: 5442a 735712i bk7: 5425a 546216i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.78805
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 98354, Miss = 36882 (0.375), -MgHts = 33469 (0.34)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 98365, Miss = 36569 (0.372), -MgHts = 33140 (0.337)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 98767, Miss = 36746 (0.372), -MgHts = 33237 (0.337)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 99362, Miss = 36815 (0.371), -MgHts = 33266 (0.335)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 98766, Miss = 36574 (0.37), -MgHts = 33068 (0.335)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 98736, Miss = 36584 (0.371), -MgHts = 33144 (0.336)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 98460, Miss = 36645 (0.372), -MgHts = 33106 (0.336)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 98443, Miss = 36652 (0.372), -MgHts = 33158 (0.337)
L2 Cache Total Miss Rate = 0.372
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 83.3702
% Accepted packets = 0 at node 0 (avg = 0.114959)
lat(11) = 83.3702;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0.374806 0.241431 0.2434 0.243766 0.241612 0.239752 0.241568 0.242922 ];
% latency change    = 0.737008
% throughput change = 0.51396
Traffic 1 Stat
%=================================
% Average latency = 23.0715
% Accepted packets = 0 at node 10 (avg = 0.198795)
lat(12) = 23.0715;
thru(12,:) = [ 0.355279 0.356498 0.349926 0.364996 0.355103 0.363543 0.350751 0.354316 0.364589 0.363315 0 0 0 0 0 0 0 0 ];
% latency change    = 2.61355
% throughput change = 0.421723
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 34.8334 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.065225 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 2367 2028 528 428 225 190 156 154 173 166 213 254 308 343 937 2167 3497 5152 7413 9775 12377 14448 16587 18598 20349 21517 22504 23082 22983 22846 22692 21735 20736 19880 18449 17177 16034 14528 13316 12310 10951 9835 8978 8062 7137 6505 5969 5508 4982 4388 3818 3419 3086 2773 2568 2292 1930 1788 1647 1495 1400 1198 1098 969 929 817 755 704 631 587 544 509 539 435 426 401 392 345 344 357 308 278 275 323 255 246 291 246 248 213 224 218 198 212 214 200 152 175 155 151 167 140 143 142 130 118 134 128 156 153 138 140 122 133 142 156 126 135 119 120 128 114 102 105 102 71 77 76 88 92 89 94 105 80 78 66 63 79 95 95 81 70 66 70 67 77 73 74 64 61 58 65 59 51 49 50 47 54 43 50 49 56 55 63 62 55 45 44 61 49 59 44 51 45 56 38 42 36 37 38 35 27 29 41 31 30 37 23 23 26 16 27 21 18 26 25 19 22 14 20 23 17 24 17 20 11 18 18 15 32 20 15 13 19 11 17 24 15 16 14 22 22 17 14 19 15 8 30 18 16 14 12 20 19 20 26 18 13 13 17 11 19 22 17 18 13 29 27 9 15 23 15 13 14 9 9 6 17 18 25 11 15 19 38 22 23 21 21 25 29 34 25 30 27 26 32 36 24 22 25 19 22 21 31 21 29 33 36 30 35 33 36 35 33 20 41 44 42 31 30 35 27 38 47 49 42 24 48 31 36 39 42 43 38 27 44 30 28 45 38 39 45 46 36 24 32 33 22 44 39 40 44 44 37 43 39 40 31 32 33 45 57 46 38 42 44 46 40 35 44 53 57 56 37 40 36 39 67 52 49 59 51 57 50 53 81 82 67 72 85 70 66 102 89 101 102 106 123 93 105 81 111 110 137 132 127 127 100 99 107 107 117 105 115 125 125 132 131 124 164 130 123 139 162 151 172 147 168 183 181 156 194 184 170 177 197 189 153 192 159 209 202 193 192 204 206 188 182 182 201 227 178 192 230 214 174 206 190 182 204 193 230 241 238 249 213 221 218 206 247 229 251 250 214 239 249 236 269 266 244 233 274 279 245 302 303 291 238 255 278 283 267 259 264 270 308 301 266 316 310 294 290 307 282 303 291 265 273 310 325 332 342 309 319 345 335 340 310 318 272 289 310 328 315 342 289 317 324 280 326 315 331 338 291 330 334 288 325 320 294 279 291 308 310 317 273 309 297 298 333 300 288 320 278 277 252 251 273 255 264 270 293 272 262 296 296 291 300 247 239 241 269 231 231 251 255 254 242 278 258 264 226 238 220 232 292 231 235 263 232 235 221 249 208 207 229 236 243 202 183 170 207 195 185 157 184 156 153 128 112 121 144 128 116 133 130 147 130 129 135 113 119 112 111 112 123 124 100 97 95 102 100 70 102 84 59 94 69 91 76 77 79 63 50 67 70 60 66 73 46 58 63 50 46 43 54 55 56 44 48 38 45 33 46 30 50 35 33 42 28 40 36 25 36 24 23 22 19 24 31 16 25 18 19 27 20 17 24 30 15 21 22 15 17 15 9 19 20 14 20 11 10 16 20 24 18 15 26 16 12 14 18 22 19 17 17 21 24 27 15 11 21 9 19 19 9 9 11 6 5 5 9 8 4 9 8 5 2 4 10 9 13 11 14 12 8 6 14 9 6 11 5 6 4 10 5 5 6 5 7 4 4 6 5 3 3 2 3 2 7 6 2 3 4 2 3 0 3 2 0 0 6 8 7 2 5 3 1 5 3 2 5 4 3 1 3 5 1 3 3 7 4 5 1 6 4 3 2 8 4 6 2 1 2 3 3 5 2 4 1 1 0 1 1 0 1 1 1 5 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 2 0 1 0 1 0 2 0 0 2 1 0 0 2 1 2 3 1 2 0 2 1 1 3 1 2 0 2 1 1 1 1 0 4 6 4 4 8 4 4 3 3 2 4 3 4 4 2 3 9 4 6 6 4 4 3 1 6 5 4 5 5 6 4 2 3 1 3 1 1 0 2 1 0 0 0 0 0 1 3 2 1 1 0 1 2 0 1 1 1 1 0 4 2 0 0 1 4 0 2 2 1 2 3 0 1 0 1 2 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1188438 samples)
traffic_manager/hop_stats_freq = [ 0 1188438 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.8002 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.100368 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 7660 14804 8003 6733 7397 5887 5033 5234 5878 4823 4946 4534 4463 4306 4195 28791 23259 28654 28464 30656 30651 29819 28538 27174 25348 23875 21879 20128 17816 16044 14311 12766 11116 9860 8758 7698 6683 5921 5074 4480 4013 3494 3055 2532 2298 2025 1685 1514 1420 1190 1069 885 794 671 592 501 509 441 381 370 282 280 204 191 197 120 130 95 97 66 95 56 74 52 52 44 52 28 43 24 28 24 18 12 14 13 6 8 12 9 10 9 7 5 5 8 3 5 2 1 4 2 6 1 1 0 2 1 0 2 0 1 0 1 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1188438 samples)
traffic_manager/hop_stats_freq = [ 0 1188438 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,392574)
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(2,392574)
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,392574)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2,392574)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,392574)
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,392574)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,392574)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2,392574)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,392574)
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,392574)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,392574)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,392574)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3,392574)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(3,392574)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(3,392574)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3,392574)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3,392574)
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(3,392574)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(3,392574)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,392574)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,392574)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(4,392574)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(4,392574)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4,392574)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4,392574)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,392574)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(4,392574)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,392574)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4,392574)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(4,392574)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(4,392574)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5,392574)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5,392574)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(5,392574)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(5,392574)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5,392574)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5,392574)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5,392574)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6,392574)
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(6,392574)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6,392574)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(6,392574)
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(6,392574)
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(6,392574)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(7,392574)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7,392574)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(7,392574)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7,392574)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7,392574)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7,392574)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8,392574)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(8,392574)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8,392574)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(8,392574)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(8,392574)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(8,392574)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(9,392574)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9,392574)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(9,392574)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9,392574)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9,392574)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10,392574)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(10,392574)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10,392574)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10,392574)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(11,392574)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11,392574)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11,392574)
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(12,392574)
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(12,392574)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13,392574)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13,392574)
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(14,392574)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(14,392574)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15,392574)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15,392574)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(16,392574)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(16,392574)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(17,392574)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(18,392574)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(19,392574)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(60,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(82,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(25,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 393074  inst.: 14041260 (ipc=526.0) sim_rate=122097 (inst/sec) elapsed = 0:0:01:55 / Mon Nov 28 14:21:08 2011
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(62,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 393574  inst.: 14101555 (ipc=323.3) sim_rate=122622 (inst/sec) elapsed = 0:0:01:55 / Mon Nov 28 14:21:08 2011
GPGPU-Sim uArch: cycles simulated: 394074  inst.: 14116997 (ipc=225.8) sim_rate=122756 (inst/sec) elapsed = 0:0:01:55 / Mon Nov 28 14:21:08 2011
GPGPU-Sim uArch: cycles simulated: 394574  inst.: 14130018 (ipc=175.9) sim_rate=121810 (inst/sec) elapsed = 0:0:01:56 / Mon Nov 28 14:21:09 2011
GPGPU-Sim uArch: cycles simulated: 395074  inst.: 14145053 (ipc=146.7) sim_rate=121940 (inst/sec) elapsed = 0:0:01:56 / Mon Nov 28 14:21:09 2011
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(86,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 395574  inst.: 14161689 (ipc=127.8) sim_rate=122083 (inst/sec) elapsed = 0:0:01:56 / Mon Nov 28 14:21:09 2011
GPGPU-Sim uArch: cycles simulated: 396074  inst.: 14174918 (ipc=113.3) sim_rate=122197 (inst/sec) elapsed = 0:0:01:56 / Mon Nov 28 14:21:09 2011
GPGPU-Sim uArch: cycles simulated: 396574  inst.: 14188469 (ipc=102.6) sim_rate=122314 (inst/sec) elapsed = 0:0:01:56 / Mon Nov 28 14:21:09 2011
GPGPU-Sim uArch: cycles simulated: 397074  inst.: 14202613 (ipc=94.3) sim_rate=122436 (inst/sec) elapsed = 0:0:01:56 / Mon Nov 28 14:21:09 2011
GPGPU-Sim uArch: cycles simulated: 397574  inst.: 14215238 (ipc=87.4) sim_rate=121497 (inst/sec) elapsed = 0:0:01:57 / Mon Nov 28 14:21:10 2011
GPGPU-Sim uArch: cycles simulated: 398074  inst.: 14229500 (ipc=82.0) sim_rate=121619 (inst/sec) elapsed = 0:0:01:57 / Mon Nov 28 14:21:10 2011
GPGPU-Sim uArch: cycles simulated: 398574  inst.: 14243501 (ipc=77.5) sim_rate=121739 (inst/sec) elapsed = 0:0:01:57 / Mon Nov 28 14:21:10 2011
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(29,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 399074  inst.: 14258798 (ipc=73.9) sim_rate=121870 (inst/sec) elapsed = 0:0:01:57 / Mon Nov 28 14:21:10 2011
GPGPU-Sim uArch: cycles simulated: 399574  inst.: 14273567 (ipc=70.8) sim_rate=121996 (inst/sec) elapsed = 0:0:01:57 / Mon Nov 28 14:21:10 2011
GPGPU-Sim uArch: cycles simulated: 400074  inst.: 14288463 (ipc=68.0) sim_rate=122123 (inst/sec) elapsed = 0:0:01:57 / Mon Nov 28 14:21:10 2011
GPGPU-Sim uArch: Shader 27 finished CTA #0 (7535,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(7536,392574)
GPGPU-Sim uArch: cycles simulated: 400574  inst.: 14305871 (ipc=66.0) sim_rate=121236 (inst/sec) elapsed = 0:0:01:58 / Mon Nov 28 14:21:11 2011
GPGPU-Sim uArch: cycles simulated: 401074  inst.: 14319583 (ipc=63.7) sim_rate=121352 (inst/sec) elapsed = 0:0:01:58 / Mon Nov 28 14:21:11 2011
GPGPU-Sim uArch: cycles simulated: 401574  inst.: 14333836 (ipc=61.7) sim_rate=121473 (inst/sec) elapsed = 0:0:01:58 / Mon Nov 28 14:21:11 2011
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9104,392574), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9105,392574)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (9250,392574), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(9251,392574)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9328,392574), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9329,392574)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9338,392574), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9339,392574)
GPGPU-Sim uArch: cycles simulated: 402074  inst.: 14352974 (ipc=60.5) sim_rate=121635 (inst/sec) elapsed = 0:0:01:58 / Mon Nov 28 14:21:11 2011
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(35,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (9737,392574), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(9738,392574)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9749,392574), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9750,392574)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (9756,392574), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(9757,392574)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9767,392574), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9768,392574)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (9808,392574), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(9809,392574)
GPGPU-Sim uArch: cycles simulated: 402574  inst.: 14378803 (ipc=60.1) sim_rate=121854 (inst/sec) elapsed = 0:0:01:58 / Mon Nov 28 14:21:11 2011
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10087,392574), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10088,392574)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (10163,392574), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(10164,392574)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (10190,392574), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(10191,392574)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (10237,392574), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(10238,392574)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (10253,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(10254,392574)
GPGPU-Sim uArch: cycles simulated: 403074  inst.: 14415717 (ipc=60.7) sim_rate=122167 (inst/sec) elapsed = 0:0:01:58 / Mon Nov 28 14:21:11 2011
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10585,392574), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10586,392574)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10587,392574), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10588,392574)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (10604,392574), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(10605,392574)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (10631,392574), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(10632,392574)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10640,392574), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10641,392574)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (10657,392574), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(10658,392574)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10659,392574), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10660,392574)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (10765,392574), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(10766,392574)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(110,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 403574  inst.: 14452718 (ipc=61.3) sim_rate=121451 (inst/sec) elapsed = 0:0:01:59 / Mon Nov 28 14:21:12 2011
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11043,392574), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11044,392574)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (11094,392574), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(11095,392574)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (11166,392574), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(11167,392574)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (11360,392574), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(11361,392574)
GPGPU-Sim uArch: cycles simulated: 404074  inst.: 14481975 (ipc=61.2) sim_rate=121697 (inst/sec) elapsed = 0:0:01:59 / Mon Nov 28 14:21:12 2011
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11504,392574), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11505,392574)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11584,392574), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11585,392574)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (11862,392574), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(11863,392574)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11916,392574), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11917,392574)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (11924,392574), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(11925,392574)
GPGPU-Sim uArch: cycles simulated: 404574  inst.: 14509077 (ipc=60.9) sim_rate=121925 (inst/sec) elapsed = 0:0:01:59 / Mon Nov 28 14:21:12 2011
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12151,392574), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12152,392574)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12233,392574), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12234,392574)
GPGPU-Sim uArch: cycles simulated: 405074  inst.: 14532713 (ipc=60.4) sim_rate=122123 (inst/sec) elapsed = 0:0:01:59 / Mon Nov 28 14:21:12 2011
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12554,392574), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12555,392574)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (12657,392574), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(12658,392574)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(112,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12855,392574), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12856,392574)
GPGPU-Sim uArch: cycles simulated: 405574  inst.: 14553977 (ipc=59.7) sim_rate=122302 (inst/sec) elapsed = 0:0:01:59 / Mon Nov 28 14:21:12 2011
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13213,392574), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13214,392574)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (13277,392574), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(13278,392574)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (13328,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(13329,392574)
GPGPU-Sim uArch: cycles simulated: 406074  inst.: 14576352 (ipc=59.1) sim_rate=122490 (inst/sec) elapsed = 0:0:01:59 / Mon Nov 28 14:21:12 2011
GPGPU-Sim uArch: Shader 25 finished CTA #2 (13661,392574), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(13662,392574)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (13748,392574), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(13749,392574)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13994,392574), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13995,392574)
GPGPU-Sim uArch: cycles simulated: 406574  inst.: 14600600 (ipc=58.7) sim_rate=121671 (inst/sec) elapsed = 0:0:02:00 / Mon Nov 28 14:21:13 2011
GPGPU-Sim uArch: Shader 22 finished CTA #2 (14221,392574), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(14222,392574)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14303,392574), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14304,392574)
GPGPU-Sim uArch: cycles simulated: 407074  inst.: 14624178 (ipc=58.3) sim_rate=121868 (inst/sec) elapsed = 0:0:02:00 / Mon Nov 28 14:21:13 2011
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14674,392574), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14675,392574)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(121,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 407574  inst.: 14641523 (ipc=57.6) sim_rate=122012 (inst/sec) elapsed = 0:0:02:00 / Mon Nov 28 14:21:13 2011
GPGPU-Sim uArch: Shader 25 finished CTA #1 (15094,392574), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(15095,392574)
GPGPU-Sim uArch: cycles simulated: 408074  inst.: 14658515 (ipc=56.8) sim_rate=122154 (inst/sec) elapsed = 0:0:02:00 / Mon Nov 28 14:21:13 2011
GPGPU-Sim uArch: cycles simulated: 408574  inst.: 14673365 (ipc=55.9) sim_rate=122278 (inst/sec) elapsed = 0:0:02:00 / Mon Nov 28 14:21:13 2011
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16304,392574), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16305,392574)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16461,392574), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16462,392574)
GPGPU-Sim uArch: cycles simulated: 409074  inst.: 14689701 (ipc=55.2) sim_rate=122414 (inst/sec) elapsed = 0:0:02:00 / Mon Nov 28 14:21:13 2011
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16643,392574), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16644,392574)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (16854,392574), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(16855,392574)
GPGPU-Sim uArch: cycles simulated: 409574  inst.: 14711818 (ipc=54.9) sim_rate=122598 (inst/sec) elapsed = 0:0:02:00 / Mon Nov 28 14:21:13 2011
GPGPU-Sim uArch: Shader 16 finished CTA #2 (17027,392574), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(17028,392574)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (17031,392574), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(17032,392574)
GPGPU-Sim uArch: Shader 17 finished CTA #0 (17076,392574), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(17077,392574)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (17185,392574), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(17186,392574)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17231,392574), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17232,392574)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(105,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 410074  inst.: 14741127 (ipc=55.0) sim_rate=121827 (inst/sec) elapsed = 0:0:02:01 / Mon Nov 28 14:21:14 2011
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17586,392574), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17587,392574)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (17629,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(17630,392574)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17633,392574), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17634,392574)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (17922,392574), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(17923,392574)
GPGPU-Sim uArch: cycles simulated: 410574  inst.: 14764544 (ipc=54.8) sim_rate=122021 (inst/sec) elapsed = 0:0:02:01 / Mon Nov 28 14:21:14 2011
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18419,392574), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(18420,392574)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (18430,392574), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(18431,392574)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18460,392574), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18461,392574)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18465,392574), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18466,392574)
GPGPU-Sim uArch: cycles simulated: 411074  inst.: 14785971 (ipc=54.5) sim_rate=122198 (inst/sec) elapsed = 0:0:02:01 / Mon Nov 28 14:21:14 2011
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18502,392574), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18503,392574)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (18528,392574), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(18529,392574)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (18548,392574), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(18549,392574)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18563,392574), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18564,392574)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18576,392574), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18577,392574)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (18677,392574), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(18678,392574)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18755,392574), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18756,392574)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (18771,392574), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(18772,392574)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18934,392574), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18935,392574)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(85,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 411574  inst.: 14829866 (ipc=55.3) sim_rate=122560 (inst/sec) elapsed = 0:0:02:01 / Mon Nov 28 14:21:14 2011
GPGPU-Sim uArch: Shader 20 finished CTA #2 (19013,392574), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(19014,392574)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19065,392574), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19066,392574)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19187,392574), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19188,392574)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (19227,392574), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(19228,392574)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (19255,392574), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(19256,392574)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19277,392574), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19278,392574)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (19283,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(19284,392574)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (19287,392574), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(19288,392574)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (19348,392574), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(19349,392574)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (19356,392574), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(19357,392574)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (19496,392574), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(19497,392574)
GPGPU-Sim uArch: cycles simulated: 412074  inst.: 14874355 (ipc=56.2) sim_rate=122928 (inst/sec) elapsed = 0:0:02:01 / Mon Nov 28 14:21:14 2011
GPGPU-Sim uArch: Shader 15 finished CTA #1 (19656,392574), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(19657,392574)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19804,392574), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19805,392574)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19863,392574), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19864,392574)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19871,392574), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19872,392574)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19874,392574), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19875,392574)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (19938,392574), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(19939,392574)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19957,392574), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19958,392574)
GPGPU-Sim uArch: cycles simulated: 412574  inst.: 14912816 (ipc=56.7) sim_rate=122236 (inst/sec) elapsed = 0:0:02:02 / Mon Nov 28 14:21:15 2011
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20020,392574), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20021,392574)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20099,392574), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20100,392574)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(182,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20382,392574), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20383,392574)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (20394,392574), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(20395,392574)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20431,392574), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20432,392574)
GPGPU-Sim uArch: cycles simulated: 413074  inst.: 14942945 (ipc=56.8) sim_rate=122483 (inst/sec) elapsed = 0:0:02:02 / Mon Nov 28 14:21:15 2011
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20598,392574), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20599,392574)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20648,392574), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20649,392574)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (20661,392574), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(20662,392574)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (20673,392574), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(20674,392574)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20681,392574), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20682,392574)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20712,392574), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20713,392574)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (20762,392574), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(20763,392574)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (20782,392574), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(20783,392574)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20808,392574), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20809,392574)
GPGPU-Sim uArch: cycles simulated: 413574  inst.: 14984042 (ipc=57.4) sim_rate=122820 (inst/sec) elapsed = 0:0:02:02 / Mon Nov 28 14:21:15 2011
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21103,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(21104,392574)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21218,392574), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(21219,392574)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21312,392574), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(21313,392574)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21315,392574), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21316,392574)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21368,392574), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21369,392574)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21369,392574), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21370,392574)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21408,392574), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21409,392574)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21453,392574), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21454,392574)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(202,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21486,392574), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21487,392574)
GPGPU-Sim uArch: cycles simulated: 414074  inst.: 15018263 (ipc=57.7) sim_rate=123100 (inst/sec) elapsed = 0:0:02:02 / Mon Nov 28 14:21:15 2011
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21769,392574), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(21770,392574)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (21939,392574), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(21940,392574)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (21991,392574), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(21992,392574)
GPGPU-Sim uArch: cycles simulated: 414574  inst.: 15049239 (ipc=57.8) sim_rate=123354 (inst/sec) elapsed = 0:0:02:02 / Mon Nov 28 14:21:15 2011
GPGPU-Sim uArch: Shader 16 finished CTA #0 (22094,392574), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(22095,392574)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22109,392574), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22110,392574)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (22238,392574), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(22239,392574)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22279,392574), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22280,392574)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22465,392574), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22466,392574)
GPGPU-Sim uArch: cycles simulated: 415074  inst.: 15080272 (ipc=57.9) sim_rate=123608 (inst/sec) elapsed = 0:0:02:02 / Mon Nov 28 14:21:15 2011
GPGPU-Sim uArch: Shader 26 finished CTA #2 (22577,392574), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(22578,392574)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22662,392574), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22663,392574)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22803,392574), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22804,392574)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (22844,392574), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(22845,392574)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (22932,392574), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(22933,392574)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(216,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 415574  inst.: 15111516 (ipc=58.0) sim_rate=122857 (inst/sec) elapsed = 0:0:02:03 / Mon Nov 28 14:21:16 2011
GPGPU-Sim uArch: Shader 29 finished CTA #0 (23017,392574), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(23018,392574)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (23085,392574), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(23086,392574)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (23125,392574), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(23126,392574)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23147,392574), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23148,392574)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23263,392574), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23264,392574)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23264,392574), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23265,392574)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (23450,392574), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(23451,392574)
GPGPU-Sim uArch: cycles simulated: 416074  inst.: 15147306 (ipc=58.3) sim_rate=123148 (inst/sec) elapsed = 0:0:02:03 / Mon Nov 28 14:21:16 2011
GPGPU-Sim uArch: Shader 29 finished CTA #2 (23533,392574), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(23534,392574)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (23609,392574), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(23610,392574)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23710,392574), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23711,392574)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (23718,392574), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(23719,392574)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (23885,392574), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(23886,392574)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23910,392574), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23911,392574)
GPGPU-Sim uArch: cycles simulated: 416574  inst.: 15179745 (ipc=58.4) sim_rate=123412 (inst/sec) elapsed = 0:0:02:03 / Mon Nov 28 14:21:16 2011
GPGPU-Sim uArch: Shader 19 finished CTA #1 (24052,392574), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(24053,392574)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (24060,392574), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(24061,392574)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (24094,392574), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(24095,392574)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (24190,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(24191,392574)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (24239,392574), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(24240,392574)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24269,392574), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24270,392574)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(234,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24451,392574), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24452,392574)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24459,392574), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24460,392574)
GPGPU-Sim uArch: cycles simulated: 417074  inst.: 15213821 (ipc=58.6) sim_rate=123689 (inst/sec) elapsed = 0:0:02:03 / Mon Nov 28 14:21:16 2011
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24544,392574), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24545,392574)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24567,392574), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24568,392574)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (24568,392574), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(24569,392574)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24585,392574), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24586,392574)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (24597,392574), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(24598,392574)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24641,392574), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24642,392574)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (24643,392574), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(24644,392574)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24662,392574), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24663,392574)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24689,392574), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24690,392574)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (24711,392574), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(24712,392574)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (24714,392574), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(24715,392574)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24722,392574), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24723,392574)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24763,392574), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24764,392574)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24767,392574), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24768,392574)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (24779,392574), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(24780,392574)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24786,392574), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24787,392574)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (24794,392574), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(24795,392574)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (24805,392574), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(24806,392574)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (24810,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24867,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24888,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (24891,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (24908,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (24920,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (24965,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24970,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (24983,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 417574  inst.: 15286973 (ipc=60.3) sim_rate=124284 (inst/sec) elapsed = 0:0:02:03 / Mon Nov 28 14:21:16 2011
GPGPU-Sim uArch: Shader 19 finished CTA #0 (25001,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (25008,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25053,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25062,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (25139,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25164,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25172,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (25232,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25279,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25304,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25331,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (25342,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25357,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25388,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25401,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25448,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25465,392574), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 418074  inst.: 15300677 (ipc=59.7) sim_rate=124395 (inst/sec) elapsed = 0:0:02:03 / Mon Nov 28 14:21:16 2011
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25511,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (25523,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (25525,392574), 2 CTAs running
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(242,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25534,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (25557,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (25570,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25584,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25588,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25669,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25680,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25697,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (25837,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25960,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (25990,392574), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 418574  inst.: 15307193 (ipc=58.8) sim_rate=123445 (inst/sec) elapsed = 0:0:02:04 / Mon Nov 28 14:21:17 2011
GPGPU-Sim uArch: Shader 24 finished CTA #1 (26067,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26129,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26199,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (26231,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26234,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (26239,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (26274,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26284,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26328,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (26372,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (26418,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (26446,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (26452,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (26458,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (26494,392574), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 419074  inst.: 15311759 (ipc=57.9) sim_rate=123481 (inst/sec) elapsed = 0:0:02:04 / Mon Nov 28 14:21:17 2011
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26516,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #2 (26540,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (26562,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26672,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26675,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (26746,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #1 (26789,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #2 (26827,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26862,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26984,392574), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (26996,392574), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 419574  inst.: 15314567 (ipc=56.9) sim_rate=123504 (inst/sec) elapsed = 0:0:02:04 / Mon Nov 28 14:21:17 2011
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27006,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27012,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #1 (27028,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (27035,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27038,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #2 (27044,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (27122,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27136,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27343,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #1 (27457,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #1 (27494,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 420074  inst.: 15315855 (ipc=55.9) sim_rate=123514 (inst/sec) elapsed = 0:0:02:04 / Mon Nov 28 14:21:17 2011
GPGPU-Sim uArch: Shader 26 finished CTA #1 (27512,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (27515,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #2 (27563,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (27705,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27715,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #1 (27822,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #1 (27836,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27847,392574), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 420574  inst.: 15316502 (ipc=54.9) sim_rate=123520 (inst/sec) elapsed = 0:0:02:04 / Mon Nov 28 14:21:17 2011
GPGPU-Sim uArch: Shader 18 finished CTA #0 (28015,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28037,392574), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28150,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 421074  inst.: 15316649 (ipc=54.0) sim_rate=123521 (inst/sec) elapsed = 0:0:02:04 / Mon Nov 28 14:21:17 2011
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28837,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28955,392574), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
gpu_sim_cycle = 28956
gpu_sim_insn = 1538505
gpu_ipc =      53.1325
gpu_tot_sim_cycle = 421530
gpu_tot_sim_insn = 15316753
gpu_tot_ipc =      36.3361
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2060252
gpu_stall_icnt2sh    = 2246711
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1776098
gpgpu_n_stall_shd_mem = 18449903
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 872377
gpgpu_n_mem_write_global = 407091
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 872377
gpgpu_n_store_insn = 407091
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18449903
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 248433 predictions 1822015 miss-rate 0.136351
warp level: mispredictions: 250217 predictions 1822015 miss-rate 0.137330
thread level: mispredictions: 328804 predictions 1822015 miss-rate 0.180462
ENDBP
Warp Occupancy Distribution:
Stall:8148863	W0_Idle:545444	W0_Scoreboard:1607008	W1:454167	W2:225565	W3:147402	W4:102573	W5:80106	W6:65976	W7:57880	W8:48949	W9:44526	W10:37769	W11:33987	W12:31343	W13:26101	W14:20502	W15:19087	W16:16193	W17:14760	W18:15048	W19:13920	W20:13940	W21:15512	W22:16527	W23:14321	W24:13525	W25:12796	W26:8003	W27:5486	W28:2020	W29:1202	W30:239	W31:0	W32:215040
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 685 
averagemflatency = 118 
max_icnt2mem_latency = 485 
max_icnt2sh_latency = 417822 
mrq_lat_table:362221 	26446 	57036 	106266 	111473 	57786 	5782 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	34444 	922081 	321665 	1308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:24984 	34844 	14539 	425767 	570239 	49538 	15641 	100494 	43512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:31614 	70859 	83520 	515531 	165713 	5043 	127 	0 	0 	2 	3 	9 	46 	547 	9368 	36071 	92440 	162190 	106415 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	81 	680 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        76        64        69 
dram[1]:        75        74        64        65 
dram[2]:        98        64        68        64 
dram[3]:        97        64        72        64 
dram[4]:       164        64        68        40 
dram[5]:       147        64        70        66 
dram[6]:       135        64        64        67 
dram[7]:       135        67        65        65 
maximum service time to same row:
dram[0]:      2740      2888      4161      2092 
dram[1]:      2649      3685      3751      3156 
dram[2]:      4740      2826      1791      2271 
dram[3]:      2928      3172      1512      2141 
dram[4]:      2431      2490      4858      2851 
dram[5]:      3555      1712      1898      1744 
dram[6]:      1500      1684      2451      2457 
dram[7]:      1952      3628      2443      1722 
average row accesses per activate:
dram[0]:  6.589577  1.958525  1.994597  1.922462 
dram[1]:  1.946710  1.946649  2.039562  1.970882 
dram[2]:  1.949752  1.976775  2.030074  1.953169 
dram[3]:  1.929964  1.972120  2.019363  1.953512 
dram[4]:  1.962099  1.962362  2.011634  1.939324 
dram[5]:  1.933638  1.941586  2.038955  1.931964 
dram[6]:  1.952696  1.991456  2.044224  1.995206 
dram[7]:  1.973366  1.971377  2.037019  1.967510 
average row locality = 447579/200715 = 2.229923
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4137      4155      4006      4073 
dram[1]:      4182      4071      4047      4061 
dram[2]:      4157      4052      4118      4175 
dram[3]:      4153      4111      4028      4076 
dram[4]:      4154      4069      4022      4042 
dram[5]:      4240      4028      4028      4116 
dram[6]:      4156      3977      4127      4053 
dram[7]:      4227      4109      4093      4078 
total reads: 131121
bank skew: 4240/3977 = 1.07
chip skew: 16507/16287 = 1.01
number of total write accesses:
dram[0]:     68948      8217      8546      7704 
dram[1]:      7800      7897      8429      7581 
dram[2]:      7639      8034      8505      7753 
dram[3]:      7531      8197      8591      7690 
dram[4]:      7701      8027      8428      7720 
dram[5]:      7590      7971      8377      7640 
dram[6]:      7650      8143      8631      7601 
dram[7]:      7850      7944      8453      7670 
total reads: 316458
bank skew: 68948/7531 = 9.16
chip skew: 93415/31578 = 2.96
average mf latency per bank:
dram[0]:        278       323       324       322
dram[1]:        270       269       268       271
dram[2]:        275       271       274       276
dram[3]:        273       270       271       274
dram[4]:        270       272       271       272
dram[5]:        276       272       271       273
dram[6]:        274       272       272       272
dram[7]:        274       275       273       276
maximum mf latency per bank:
dram[0]:        601       581       589       601
dram[1]:        634       529       512       594
dram[2]:        642       561       583       627
dram[3]:        575       583       591       562
dram[4]:        592       608       598       555
dram[5]:        543       597       612       584
dram[6]:        577       556       570       547
dram[7]:        533       630       583       554
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=791010 n_act=50816 n_pre=50808 n_req=144941 n_rd=40182 n_write=104782 bw_util=0.2794
n_activity=774166 dram_eff=0.3745
bk0: 4137a 797500i bk1: 4155a 798510i bk2: 4006a 795994i bk3: 4073a 785738i bk4: 5945a 773480i bk5: 5971a 755498i bk6: 5906a 712122i bk7: 5989a 535543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.52215
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=864319 n_act=45126 n_pre=45118 n_req=83000 n_rd=39827 n_write=43208 bw_util=0.1601
n_activity=655558 dram_eff=0.2533
bk0: 4182a 864193i bk1: 4071a 868771i bk2: 4047a 869087i bk3: 4061a 863732i bk4: 5939a 856746i bk5: 5908a 840693i bk6: 5745a 796709i bk7: 5874a 593102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65177
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=863952 n_act=45118 n_pre=45110 n_req=83397 n_rd=40130 n_write=43288 bw_util=0.1608
n_activity=655923 dram_eff=0.2544
bk0: 4157a 864291i bk1: 4052a 867061i bk2: 4118a 867607i bk3: 4175a 862804i bk4: 5942a 854798i bk5: 5930a 840540i bk6: 5861a 796067i bk7: 5895a 592665i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.68133
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=863446 n_act=45255 n_pre=45247 n_req=83615 n_rd=40086 n_write=43564 bw_util=0.1612
n_activity=661187 dram_eff=0.253
bk0: 4153a 864231i bk1: 4111a 866028i bk2: 4028a 867561i bk3: 4076a 862299i bk4: 6039a 854778i bk5: 5918a 840659i bk6: 5933a 795846i bk7: 5828a 590392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.67219
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=865260 n_act=44822 n_pre=44814 n_req=82678 n_rd=39725 n_write=42977 bw_util=0.1594
n_activity=656490 dram_eff=0.252
bk0: 4154a 868880i bk1: 4069a 869603i bk2: 4022a 870476i bk3: 4042a 864972i bk4: 5900a 858895i bk5: 5850a 844071i bk6: 5805a 801738i bk7: 5883a 594582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.62993
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=864970 n_act=44960 n_pre=44952 n_req=82692 n_rd=39904 n_write=42812 bw_util=0.1594
n_activity=654310 dram_eff=0.2528
bk0: 4240a 866062i bk1: 4028a 868973i bk2: 4028a 868645i bk3: 4116a 863994i bk4: 5943a 856402i bk5: 5849a 841513i bk6: 5836a 799870i bk7: 5864a 593856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63941
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=863949 n_act=45106 n_pre=45098 n_req=83408 n_rd=40037 n_write=43408 bw_util=0.1608
n_activity=656903 dram_eff=0.2541
bk0: 4156a 863845i bk1: 3977a 866329i bk2: 4127a 866259i bk3: 4053a 863045i bk4: 5939a 854579i bk5: 5904a 840344i bk6: 5939a 797499i bk7: 5942a 592552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.66595
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1037598 n_nop=864167 n_act=45054 n_pre=45046 n_req=83297 n_rd=40046 n_write=43285 bw_util=0.1606
n_activity=656626 dram_eff=0.2538
bk0: 4227a 863451i bk1: 4109a 866582i bk2: 4093a 865809i bk3: 4078a 862161i bk4: 5849a 853715i bk5: 5906a 840094i bk6: 5932a 797102i bk7: 5852a 592403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.7062
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 108837, Miss = 40182 (0.369), -MgHts = 36459 (0.335)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 108756, Miss = 39827 (0.366), -MgHts = 36101 (0.332)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109500, Miss = 40130 (0.366), -MgHts = 36318 (0.332)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109691, Miss = 40086 (0.365), -MgHts = 36225 (0.33)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 108805, Miss = 39725 (0.365), -MgHts = 35902 (0.33)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 108928, Miss = 39904 (0.366), -MgHts = 36160 (0.332)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109239, Miss = 40037 (0.367), -MgHts = 36195 (0.331)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 108711, Miss = 40046 (0.368), -MgHts = 36223 (0.333)
L2 Cache Total Miss Rate = 0.367
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 72.7093
% Accepted packets = 0 at node 0 (avg = 0.0949999)
lat(13) = 72.7093;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0.233656 0.209964 0.217113 0.209757 0.205163 0.205975 0.219323 0.209049 ];
% latency change    = 0.682688
% throughput change = 1.09258
Traffic 1 Stat
%=================================
% Average latency = 21.4519
% Accepted packets = 0 at node 10 (avg = 0.190955)
lat(14) = 21.4519;
thru(14,:) = [ 0.34096 0.305595 0.356122 0.337783 0.346469 0.32756 0.334467 0.327767 0.373234 0.387239 0 0 0 0 0 0 0 0 ];
% latency change    = 2.38941
% throughput change = 0.502502
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 40.2443 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0694785 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 6558 3736 1257 776 457 341 263 268 252 236 262 276 297 350 494 670 789 876 1100 1490 1838 2214 2655 3056 3253 3432 3542 3535 3486 3399 3232 3002 2673 2275 2021 1806 1577 1340 1112 956 813 635 568 440 423 348 297 251 222 193 168 145 138 117 104 114 107 80 78 93 84 68 69 82 77 61 70 53 57 71 56 55 67 63 56 46 54 63 43 55 60 53 61 70 68 45 53 52 56 43 54 54 57 51 48 48 43 36 60 59 41 44 45 33 40 39 42 47 45 38 44 49 37 38 43 39 38 36 32 34 42 35 36 28 35 49 27 27 30 33 33 31 48 55 42 43 51 42 43 47 47 51 47 35 34 50 49 37 42 46 29 21 29 37 30 35 21 19 26 28 24 21 18 15 18 25 16 17 19 23 19 12 12 14 13 14 16 21 24 16 10 22 14 15 15 12 16 21 26 17 17 12 12 19 25 30 20 24 25 24 20 23 18 28 23 22 25 18 17 20 29 20 26 26 15 16 22 26 27 24 21 21 27 18 14 14 20 19 14 19 18 15 20 11 22 15 13 9 15 21 16 12 19 22 17 18 17 8 11 11 12 12 19 14 13 16 14 9 16 13 12 10 11 16 13 16 17 18 20 18 11 12 16 18 17 15 10 13 13 18 17 14 13 26 21 16 15 23 19 26 20 16 18 18 19 23 11 20 23 21 22 24 22 16 23 13 22 18 10 19 16 19 18 21 19 21 16 17 16 23 19 11 19 11 10 15 17 21 20 19 15 19 10 13 9 11 16 11 13 12 15 13 10 15 8 11 16 14 13 19 17 9 10 9 5 10 17 9 11 11 12 4 12 16 11 12 13 19 18 14 25 21 15 20 13 13 13 22 20 21 11 22 22 19 32 29 17 30 12 12 18 16 23 28 28 29 30 31 24 28 30 24 26 27 27 19 16 26 19 19 30 23 31 24 28 20 18 22 19 29 19 24 17 18 22 14 21 24 18 14 15 18 22 26 20 16 17 19 35 23 19 25 15 11 16 16 12 15 17 24 18 25 26 20 21 19 18 20 25 25 24 21 30 28 22 32 31 38 25 36 35 21 35 30 35 31 22 28 18 27 27 39 30 21 27 23 21 22 27 20 30 22 17 17 22 20 15 19 24 11 15 11 16 13 16 7 10 22 22 19 15 12 13 9 16 11 19 15 11 15 22 18 22 18 23 32 29 31 19 25 25 28 23 35 35 17 20 25 41 46 30 29 22 30 31 18 25 21 37 35 28 27 25 23 24 25 25 22 33 30 26 28 23 29 25 19 30 27 29 22 20 27 17 19 15 21 14 10 15 25 15 16 20 24 19 27 26 30 23 23 22 21 19 21 25 20 17 16 17 28 40 42 41 38 31 34 34 26 32 35 29 25 32 25 22 20 16 24 21 22 23 24 20 22 29 20 25 14 20 15 15 18 14 9 11 17 13 13 9 12 6 11 12 3 5 7 2 9 8 8 6 4 10 8 4 6 12 11 7 7 8 4 3 4 1 2 5 9 6 11 7 4 1 2 8 7 9 7 5 4 2 1 5 3 3 4 3 5 2 1 1 4 2 1 2 1 4 2 5 4 5 7 3 4 6 3 3 1 2 5 1 4 1 6 4 2 3 2 4 3 2 1 2 0 0 1 1 1 0 1 1 2 1 1 1 2 2 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1279558 samples)
traffic_manager/hop_stats_freq = [ 0 1279558 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 17.4647 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.113309 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 879 4984 1522 1307 1160 1075 825 812 1120 762 804 638 759 657 793 4014 3219 4871 4375 5442 4828 5145 4452 4272 3768 3766 3263 2876 2450 2340 1878 1661 1392 1193 1123 914 809 642 568 464 383 317 366 297 265 193 185 175 139 114 116 80 66 84 58 58 47 36 35 39 28 22 18 13 22 14 14 5 11 2 11 8 7 2 2 11 5 4 4 11 4 2 3 4 0 3 0 0 2 2 1 1 1 1 0 2 0 2 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1279558 samples)
traffic_manager/hop_stats_freq = [ 0 1279558 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,421530)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2,421530)
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(2,421530)
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(2,421530)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,421530)
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(2,421530)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,421530)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2,421530)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,421530)
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(2,421530)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,421530)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(3,421530)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3,421530)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3,421530)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(3,421530)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3,421530)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(3,421530)
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(3,421530)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3,421530)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3,421530)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,421530)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4,421530)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(4,421530)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(4,421530)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4,421530)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(4,421530)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4,421530)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4,421530)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(4,421530)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(4,421530)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(4,421530)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(5,421530)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5,421530)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5,421530)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(5,421530)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5,421530)
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(5,421530)
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(5,421530)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6,421530)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6,421530)
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(6,421530)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(6,421530)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6,421530)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6,421530)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(7,421530)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(7,421530)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7,421530)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7,421530)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(7,421530)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(7,421530)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8,421530)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8,421530)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(8,421530)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(8,421530)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8,421530)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8,421530)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(9,421530)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(9,421530)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9,421530)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9,421530)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(9,421530)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10,421530)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10,421530)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10,421530)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10,421530)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(11,421530)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11,421530)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(11,421530)
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(12,421530)
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(12,421530)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13,421530)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13,421530)
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(14,421530)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(14,421530)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15,421530)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15,421530)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(16,421530)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(16,421530)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(17,421530)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(18,421530)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(19,421530)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(71,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(26,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(78,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (436,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(437,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (439,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(440,421530)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (442,421530), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(443,421530)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (469,421530), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(470,421530)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (480,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(481,421530)
GPGPU-Sim uArch: cycles simulated: 422030  inst.: 15587110 (ipc=540.7) sim_rate=125702 (inst/sec) elapsed = 0:0:02:04 / Mon Nov 28 14:21:17 2011
GPGPU-Sim uArch: Shader 12 finished CTA #2 (511,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (511,421530), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(512,421530)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(512,421530)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (512,421530), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(513,421530)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (519,421530), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(520,421530)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (525,421530), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(526,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (527,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(528,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (528,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (528,421530), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(529,421530)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(529,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (529,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(530,421530)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (531,421530), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(532,421530)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (533,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(534,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (543,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(544,421530)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (547,421530), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(548,421530)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (550,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (550,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (550,421530), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(551,421530)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(552,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (552,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(553,421530)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(553,421530)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (559,421530), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(560,421530)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (562,421530), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(563,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (566,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(567,421530)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (567,421530), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(568,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (578,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(579,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (597,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(598,421530)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (599,421530), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(600,421530)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (605,421530), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(606,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (611,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(612,421530)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (613,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (613,421530), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(614,421530)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(614,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (620,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(621,421530)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (622,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (622,421530), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(623,421530)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(623,421530)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(119,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (627,421530), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(628,421530)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (632,421530), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(633,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (636,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(637,421530)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (638,421530), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(639,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (639,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(640,421530)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (641,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (641,421530), 1 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(642,421530)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(642,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (660,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(661,421530)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (661,421530), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(662,421530)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (666,421530), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(667,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (674,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(675,421530)
GPGPU-Sim uArch: Shader 17 finished CTA #1 (684,421530), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(685,421530)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (788,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(789,421530)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(130,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (800,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(801,421530)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (816,421530), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(817,421530)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (866,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(867,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (867,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(868,421530)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (898,421530), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(899,421530)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,421530), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (913,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(914,421530)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (914,421530), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(915,421530)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (918,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(919,421530)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (920,421530), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(921,421530)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (924,421530), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(925,421530)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (929,421530), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(930,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (950,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(951,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (956,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(957,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (983,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(984,421530)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (994,421530), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(995,421530)
GPGPU-Sim uArch: cycles simulated: 422530  inst.: 15835188 (ipc=518.4) sim_rate=126681 (inst/sec) elapsed = 0:0:02:05 / Mon Nov 28 14:21:18 2011
GPGPU-Sim uArch: Shader 25 finished CTA #0 (1008,421530), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1009,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1015,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(1016,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1024,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(1025,421530)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (1029,421530), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(1030,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1056,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1057,421530)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(154,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1124,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1125,421530)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1127,421530), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(1128,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1151,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1152,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1173,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1174,421530)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1177,421530), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1178,421530)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1185,421530), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1186,421530)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1200,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(1201,421530)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1205,421530), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(1206,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1209,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1210,421530)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1213,421530), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1214,421530)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1223,421530), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1224,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1226,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1227,421530)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1245,421530), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1246,421530)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1247,421530), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(1248,421530)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1251,421530), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(1252,421530)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1255,421530), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1256,421530)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1260,421530), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1261,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1262,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (1262,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1263,421530)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(1264,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1284,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1285,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1295,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1296,421530)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1299,421530), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1300,421530)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (1316,421530), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(1317,421530)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (1367,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1367,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(1368,421530)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(1368,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1377,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(1378,421530)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(182,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1386,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1387,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1388,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1389,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1413,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1414,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1436,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1437,421530)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1437,421530), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1438,421530)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1444,421530), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1445,421530)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1447,421530), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1448,421530)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (1448,421530), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1449,421530)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1457,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(1458,421530)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1458,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1458,421530), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(1459,421530)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(1459,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1468,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1469,421530)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1492,421530), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1493,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1493,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1494,421530)
GPGPU-Sim uArch: cycles simulated: 423030  inst.: 15987666 (ipc=447.3) sim_rate=127901 (inst/sec) elapsed = 0:0:02:05 / Mon Nov 28 14:21:18 2011
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1504,421530), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1505,421530)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1509,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1509,421530), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(1510,421530)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1511,421530)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1516,421530), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1517,421530)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1519,421530), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1520,421530)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (1531,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(1532,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1538,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1539,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1565,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1566,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1583,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1584,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1592,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1593,421530)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1594,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1594,421530), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1595,421530)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1595,421530)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1622,421530), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(1623,421530)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(205,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1657,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1658,421530)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1664,421530), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1665,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1676,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1677,421530)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1688,421530), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1689,421530)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1709,421530), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1710,421530)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1710,421530), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1711,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1712,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1712,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1713,421530)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1714,421530)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1726,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(1727,421530)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1735,421530), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1736,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1738,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1739,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1739,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(1740,421530)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (1742,421530), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1743,421530)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1744,421530), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(1745,421530)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1748,421530), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(1749,421530)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1756,421530), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(1757,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1758,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1759,421530)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1760,421530), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1761,421530)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1769,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1769,421530), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1770,421530)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(1770,421530)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1776,421530), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1777,421530)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1788,421530), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1789,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1803,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1804,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1838,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1839,421530)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1839,421530), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1840,421530)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1845,421530), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1846,421530)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (1849,421530), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(1850,421530)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (1862,421530), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(1863,421530)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(235,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1875,421530), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(1876,421530)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1879,421530), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1880,421530)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1886,421530), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1887,421530)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1909,421530), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1910,421530)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1946,421530), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1947,421530)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1954,421530), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1955,421530)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1959,421530), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1960,421530)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1972,421530), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1973,421530)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1973,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1973,421530), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1974,421530)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1975,421530)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1979,421530), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1980,421530)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1989,421530), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1990,421530)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1995,421530), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1996,421530)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (1996,421530), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1997,421530)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (1999,421530), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2000,421530)
GPGPU-Sim uArch: cycles simulated: 423530  inst.: 16182677 (ipc=433.0) sim_rate=128433 (inst/sec) elapsed = 0:0:02:06 / Mon Nov 28 14:21:19 2011
GPGPU-Sim uArch: Shader 22 finished CTA #1 (2004,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2005,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (2018,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2019,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (2019,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2021,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2032,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (2037,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (2045,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (2057,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2070,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (2073,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (2083,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (2096,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (2108,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2110,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2110,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2115,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (2122,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (2125,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2131,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (2149,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (2150,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2151,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (2154,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (2165,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (2166,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2182,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (2214,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (2225,421530), 1 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(255,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2233,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2236,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #0 (2238,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2249,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2252,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2257,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (2257,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2262,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (2272,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2277,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2283,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2306,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2308,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2314,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (2462,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 424030  inst.: 16241213 (ipc=369.8) sim_rate=128898 (inst/sec) elapsed = 0:0:02:06 / Mon Nov 28 14:21:19 2011
GPGPU-Sim uArch: Shader 16 finished CTA #2 (2517,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2559,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2580,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (2586,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2608,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2746,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2753,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (2762,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2773,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2794,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (2800,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (2813,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #1 (2869,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (2874,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #0 (2949,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2993,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 424530  inst.: 16243440 (ipc=308.9) sim_rate=128916 (inst/sec) elapsed = 0:0:02:06 / Mon Nov 28 14:21:19 2011
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3033,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (3062,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (3067,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (3083,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (3091,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (3106,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3139,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3143,421530), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3149,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3157,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (3163,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (3181,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3199,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (3296,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3309,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3359,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3388,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (3401,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (3405,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (3418,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3437,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 425030  inst.: 16244807 (ipc=265.2) sim_rate=128927 (inst/sec) elapsed = 0:0:02:06 / Mon Nov 28 14:21:19 2011
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3688,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3701,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3729,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 425530  inst.: 16245033 (ipc=232.1) sim_rate=128928 (inst/sec) elapsed = 0:0:02:06 / Mon Nov 28 14:21:19 2011
GPGPU-Sim uArch: Shader 17 finished CTA #0 (4311,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4336,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4471,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 426030  inst.: 16245226 (ipc=206.3) sim_rate=128930 (inst/sec) elapsed = 0:0:02:06 / Mon Nov 28 14:21:19 2011
GPGPU-Sim uArch: Shader 29 finished CTA #2 (4868,421530), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (4898,421530), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 29.
gpu_sim_cycle = 4899
gpu_sim_insn = 928573
gpu_ipc =     189.5434
gpu_tot_sim_cycle = 426429
gpu_tot_sim_insn = 16245326
gpu_tot_ipc =      38.0962
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2063142
gpu_stall_icnt2sh    = 2250826
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1816436
gpgpu_n_stall_shd_mem = 18455170
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878162
gpgpu_n_mem_write_global = 407392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 878162
gpgpu_n_store_insn = 407392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18455170
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 248794 predictions 1954659 miss-rate 0.127283
warp level: mispredictions: 250776 predictions 1954659 miss-rate 0.128297
thread level: mispredictions: 330330 predictions 1954659 miss-rate 0.168996
ENDBP
Warp Occupancy Distribution:
Stall:8150332	W0_Idle:567660	W0_Scoreboard:1663207	W1:462170	W2:226924	W3:147591	W4:102640	W5:80106	W6:65976	W7:57880	W8:48949	W9:44526	W10:37769	W11:33987	W12:31343	W13:26101	W14:20502	W15:19087	W16:16193	W17:14760	W18:15048	W19:13920	W20:13940	W21:15512	W22:16527	W23:14321	W24:13525	W25:12796	W26:8003	W27:5486	W28:2020	W29:1202	W30:239	W31:0	W32:245760
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 685 
averagemflatency = 119 
max_icnt2mem_latency = 485 
max_icnt2sh_latency = 423780 
mrq_lat_table:364543 	26513 	57223 	106483 	111562 	57797 	5782 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	36186 	926310 	321780 	1308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:26899 	36943 	14972 	426716 	570815 	49557 	15714 	100516 	43512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:32487 	72003 	85004 	517670 	165858 	5043 	127 	0 	0 	2 	3 	9 	46 	547 	9368 	36071 	92440 	162190 	106716 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	87 	684 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        76        64        69 
dram[1]:        75        74        64        65 
dram[2]:        98        64        68        64 
dram[3]:        97        64        72        64 
dram[4]:       164        64        68        40 
dram[5]:       147        64        70        66 
dram[6]:       135        74        64        67 
dram[7]:       135        67        65        65 
maximum service time to same row:
dram[0]:      2740      2888      4161      2092 
dram[1]:      2649      3685      3751      3156 
dram[2]:      4740      2826      1791      2271 
dram[3]:      2928      3172      1512      2141 
dram[4]:      2431      2490      4858      2851 
dram[5]:      3555      1712      1898      1744 
dram[6]:      1500      1684      2451      2457 
dram[7]:      1952      3628      2443      1722 
average row accesses per activate:
dram[0]:  6.590668  1.968859  2.004449  1.930832 
dram[1]:  1.958272  1.956147  2.048490  1.979530 
dram[2]:  1.959406  1.987259  2.038696  1.961218 
dram[3]:  1.941060  1.983352  2.028599  1.960365 
dram[4]:  1.973702  1.972461  2.020336  1.948270 
dram[5]:  1.943846  1.951058  2.047760  1.939399 
dram[6]:  1.963324  2.002462  2.053626  2.004964 
dram[7]:  1.983681  1.980251  2.046553  1.974573 
average row locality = 449871/200933 = 2.238910
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4208      4226      4069      4132 
dram[1]:      4249      4140      4115      4120 
dram[2]:      4231      4123      4190      4232 
dram[3]:      4219      4181      4102      4131 
dram[4]:      4222      4140      4089      4106 
dram[5]:      4312      4100      4098      4168 
dram[6]:      4227      4046      4195      4110 
dram[7]:      4299      4184      4164      4134 
total reads: 133262
bank skew: 4312/4046 = 1.07
chip skew: 16781/16557 = 1.01
number of total write accesses:
dram[0]:     68955      8229      8547      7704 
dram[1]:      7812      7904      8432      7581 
dram[2]:      7643      8043      8507      7753 
dram[3]:      7538      8209      8595      7690 
dram[4]:      7711      8036      8429      7720 
dram[5]:      7596      7979      8379      7641 
dram[6]:      7657      8153      8634      7603 
dram[7]:      7857      7949      8453      7670 
total reads: 316609
bank skew: 68955/7538 = 9.15
chip skew: 93435/31595 = 2.96
average mf latency per bank:
dram[0]:        278       323       324       322
dram[1]:        271       269       268       271
dram[2]:        275       272       274       276
dram[3]:        274       271       271       275
dram[4]:        270       273       271       272
dram[5]:        277       272       271       274
dram[6]:        274       272       272       272
dram[7]:        275       276       273       276
maximum mf latency per bank:
dram[0]:        601       581       589       601
dram[1]:        634       529       512       594
dram[2]:        642       561       583       627
dram[3]:        575       583       591       562
dram[4]:        592       608       598       555
dram[5]:        543       597       612       584
dram[6]:        577       556       570       547
dram[7]:        533       630       583       554
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=802614 n_act=50864 n_pre=50856 n_req=145298 n_rd=40500 n_write=104821 bw_util=0.2769
n_activity=776738 dram_eff=0.3742
bk0: 4208a 809396i bk1: 4226a 810458i bk2: 4069a 807975i bk3: 4132a 797712i bk4: 5961a 785414i bk5: 5987a 767388i bk6: 5917a 723966i bk7: 6000a 546692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.47212
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=875921 n_act=45181 n_pre=45173 n_req=83345 n_rd=40128 n_write=43252 bw_util=0.1589
n_activity=657903 dram_eff=0.2535
bk0: 4249a 876155i bk1: 4140a 880712i bk2: 4115a 881025i bk3: 4120a 875619i bk4: 5947a 868654i bk5: 5919a 852594i bk6: 5757a 808533i bk7: 5881a 604266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.63396
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=875536 n_act=45175 n_pre=45167 n_req=83756 n_rd=40458 n_write=43319 bw_util=0.1596
n_activity=658359 dram_eff=0.2545
bk0: 4231a 876252i bk1: 4123a 878983i bk2: 4190a 879538i bk3: 4232a 874717i bk4: 5963a 866692i bk5: 5945a 852422i bk6: 5869a 807884i bk7: 5905a 603785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.66398
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=875042 n_act=45308 n_pre=45300 n_req=83970 n_rd=40395 n_write=43610 bw_util=0.1601
n_activity=663615 dram_eff=0.2532
bk0: 4219a 876174i bk1: 4181a 877957i bk2: 4102a 879483i bk3: 4131a 874207i bk4: 6051a 866700i bk5: 5932a 852533i bk6: 5944a 807674i bk7: 5835a 601553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65477
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=876823 n_act=44883 n_pre=44875 n_req=83050 n_rd=40057 n_write=43017 bw_util=0.1583
n_activity=659115 dram_eff=0.2521
bk0: 4222a 880790i bk1: 4140a 881553i bk2: 4089a 882329i bk3: 4106a 876852i bk4: 5917a 870763i bk5: 5867a 855933i bk6: 5824a 813535i bk7: 5892a 605579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.61353
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=876527 n_act=45027 n_pre=45019 n_req=83058 n_rd=40236 n_write=42846 bw_util=0.1583
n_activity=657065 dram_eff=0.2529
bk0: 4312a 877980i bk1: 4100a 880908i bk2: 4098a 880577i bk3: 4168a 875876i bk4: 5967a 868306i bk5: 5864a 853392i bk6: 5852a 811672i bk7: 5875a 604787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.62201
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=875497 n_act=45167 n_pre=45159 n_req=83795 n_rd=40381 n_write=43451 bw_util=0.1597
n_activity=659686 dram_eff=0.2542
bk0: 4227a 875779i bk1: 4046a 878254i bk2: 4195a 878221i bk3: 4110a 874985i bk4: 5957a 866453i bk5: 5926a 852204i bk6: 5957a 809334i bk7: 5963a 603523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64784
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1049655 n_nop=875744 n_act=45118 n_pre=45110 n_req=83649 n_rd=40374 n_write=43309 bw_util=0.1594
n_activity=659114 dram_eff=0.2539
bk0: 4299a 875385i bk1: 4184a 878535i bk2: 4164a 877714i bk3: 4134a 874106i bk4: 5867a 865614i bk5: 5920a 851984i bk6: 5943a 808894i bk7: 5863a 603420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.68782
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109555, Miss = 40500 (0.37), -MgHts = 36547 (0.334)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109458, Miss = 40128 (0.367), -MgHts = 36160 (0.33)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110221, Miss = 40458 (0.367), -MgHts = 36408 (0.33)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110381, Miss = 40395 (0.366), -MgHts = 36303 (0.329)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109547, Miss = 40057 (0.366), -MgHts = 35993 (0.329)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109672, Miss = 40236 (0.367), -MgHts = 36261 (0.331)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109976, Miss = 40381 (0.367), -MgHts = 36297 (0.33)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109442, Miss = 40374 (0.369), -MgHts = 36322 (0.332)
L2 Cache Total Miss Rate = 0.367
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 9.98669
% Accepted packets = 0 at node 0 (avg = 0.0362223)
lat(15) = 9.98669;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0.0812577 0.0806452 0.0799306 0.0798285 0.0839118 0.082891 0.0840139 0.0795223 ];
% latency change    = 1.14805
% throughput change = 4.27177
Traffic 1 Stat
%=================================
% Average latency = 11.3531
% Accepted packets = 0 at node 10 (avg = 0.0677771)
lat(16) = 11.3531;
thru(16,:) = [ 0.124643 0.128216 0.118824 0.117803 0.144957 0.106982 0.118824 0.111882 0.133728 0.114128 0 0 0 0 0 0 0 0 ];
% latency change    = 0.120356
% throughput change = 0.465568
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 36.4621 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0653215 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 1935 1312 397 294 154 103 64 62 44 42 41 34 36 82 117 86 43 39 60 59 49 51 57 48 59 64 61 41 45 43 33 33 37 44 30 30 20 26 15 19 19 18 13 17 15 18 22 12 11 8 14 10 15 14 10 9 5 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 1 0 0 1 0 1 0 0 0 1 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 2 1 1 3 1 0 0 1 1 1 2 3 0 1 1 1 0 0 1 0 0 0 0 0 0 0 2 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1285644 samples)
traffic_manager/hop_stats_freq = [ 0 1285644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.7008 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.107618 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 176 1260 341 212 177 152 150 140 383 148 285 84 231 117 151 389 81 309 59 315 47 234 41 189 22 101 16 74 12 48 6 46 11 29 2 16 3 11 4 4 1 8 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1285644 samples)
traffic_manager/hop_stats_freq = [ 0 1285644 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405b14 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,426429)
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(2,426429)
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(2,426429)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2,426429)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,426429)
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(2,426429)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,426429)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2,426429)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,426429)
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(2,426429)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,426429)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3,426429)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3,426429)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(3,426429)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(3,426429)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3,426429)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3,426429)
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(3,426429)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(3,426429)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3,426429)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,426429)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(4,426429)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(4,426429)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4,426429)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4,426429)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(4,426429)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(4,426429)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4,426429)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4,426429)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(4,426429)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(4,426429)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5,426429)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5,426429)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(5,426429)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(5,426429)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5,426429)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5,426429)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5,426429)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6,426429)
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(6,426429)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6,426429)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(6,426429)
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(6,426429)
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(6,426429)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(7,426429)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7,426429)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(7,426429)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7,426429)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7,426429)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(7,426429)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8,426429)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(8,426429)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8,426429)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(8,426429)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(8,426429)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(8,426429)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(9,426429)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9,426429)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(9,426429)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9,426429)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9,426429)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10,426429)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(10,426429)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10,426429)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10,426429)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(11,426429)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11,426429)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11,426429)
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(12,426429)
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(12,426429)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13,426429)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13,426429)
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(14,426429)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(14,426429)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15,426429)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15,426429)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(16,426429)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(16,426429)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(17,426429)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(18,426429)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(19,426429)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(5,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(47,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(49,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (432,426429), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(433,426429)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (435,426429), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(436,426429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (441,426429), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(442,426429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (443,426429), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(444,426429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (445,426429), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(446,426429)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (451,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (451,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (451,426429), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(452,426429)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(452,426429)
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(453,426429)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (454,426429), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(455,426429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (455,426429), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(456,426429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (460,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (460,426429), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(461,426429)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(461,426429)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (463,426429), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(464,426429)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (496,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (496,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (496,426429), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(497,426429)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(497,426429)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (497,426429), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(498,426429)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(498,426429)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (498,426429), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(499,426429)
GPGPU-Sim uArch: cycles simulated: 426929  inst.: 16525198 (ipc=559.7) sim_rate=130119 (inst/sec) elapsed = 0:0:02:07 / Mon Nov 28 14:21:20 2011
GPGPU-Sim uArch: Shader 22 finished CTA #0 (500,426429), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(501,426429)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (502,426429), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(503,426429)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (504,426429), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(505,426429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (506,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (506,426429), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(507,426429)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(508,426429)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (509,426429), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(510,426429)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (511,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (511,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (511,426429), 1 CTAs running
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(512,426429)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(512,426429)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(512,426429)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (512,426429), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(513,426429)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (513,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (513,426429), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(514,426429)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(514,426429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (518,426429), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(519,426429)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (526,426429), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(527,426429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (537,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (537,426429), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(538,426429)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(538,426429)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (539,426429), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(540,426429)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (540,426429), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(541,426429)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (544,426429), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(545,426429)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (550,426429), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(551,426429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (551,426429), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(552,426429)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (552,426429), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(553,426429)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (553,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (553,426429), 1 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(554,426429)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(554,426429)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (557,426429), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(558,426429)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (562,426429), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(563,426429)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (564,426429), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(565,426429)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (568,426429), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(569,426429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (571,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (571,426429), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(572,426429)
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(572,426429)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (574,426429), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(575,426429)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (575,426429), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(576,426429)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (579,426429), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(580,426429)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (581,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (581,426429), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(582,426429)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(582,426429)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (590,426429), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(591,426429)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (591,426429), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(592,426429)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (592,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (592,426429), 1 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(593,426429)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(593,426429)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (593,426429), 2 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(100,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (593,426429), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(594,426429)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(595,426429)
GPGPU-Sim uArch: Shader 26 finished CTA #1 (609,426429), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(610,426429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (615,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (615,426429), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(616,426429)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(616,426429)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (617,426429), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(618,426429)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (620,426429), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(621,426429)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (623,426429), 2 CTAs running
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(624,426429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (624,426429), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(625,426429)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (630,426429), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(631,426429)
GPGPU-Sim uArch: Shader 17 finished CTA #0 (632,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (632,426429), 1 CTAs running
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(633,426429)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(633,426429)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (636,426429), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(637,426429)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (637,426429), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(638,426429)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (638,426429), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(639,426429)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (639,426429), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(640,426429)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (641,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (641,426429), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(642,426429)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(642,426429)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (643,426429), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(644,426429)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (646,426429), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(647,426429)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (655,426429), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(656,426429)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (656,426429), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(657,426429)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (657,426429), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(658,426429)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (658,426429), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(659,426429)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (661,426429), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(662,426429)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (667,426429), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(668,426429)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (668,426429), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(669,426429)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (670,426429), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(671,426429)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (679,426429), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(680,426429)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(172,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 20 finished CTA #2 (698,426429), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(699,426429)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (700,426429), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(701,426429)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (710,426429), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(711,426429)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (757,426429), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(758,426429)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (787,426429), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(788,426429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (793,426429), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(794,426429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (800,426429), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(801,426429)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(174,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (805,426429), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(806,426429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,426429), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,426429)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (814,426429), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(815,426429)
GPGPU-Sim uArch: Shader 27 finished CTA #0 (815,426429), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(816,426429)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (816,426429), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(817,426429)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (824,426429), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(825,426429)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (838,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (838,426429), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(839,426429)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(839,426429)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (843,426429), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(844,426429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (848,426429), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(849,426429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (855,426429), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(856,426429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (861,426429), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(862,426429)
GPGPU-Sim uArch: Shader 24 finished CTA #1 (871,426429), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(872,426429)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (872,426429), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(873,426429)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (880,426429), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(881,426429)
GPGPU-Sim uArch: Shader 21 finished CTA #1 (885,426429), 2 CTAs running
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(886,426429)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (897,426429), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(898,426429)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (916,426429), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(917,426429)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (923,426429), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(924,426429)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (924,426429), 2 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(189,0,0) tid=(58,0,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(925,426429)
GPGPU-Sim uArch: Shader 18 finished CTA #1 (925,426429), 2 CTAs running
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(926,426429)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (927,426429), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(928,426429)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (934,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (934,426429), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(935,426429)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(936,426429)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (938,426429), 2 CTAs running
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(939,426429)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (942,426429), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(943,426429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (945,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (945,426429), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(946,426429)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(946,426429)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (947,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (947,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (947,426429), 2 CTAs running
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(948,426429)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(949,426429)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(950,426429)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (952,426429), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(953,426429)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (954,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (954,426429), 2 CTAs running
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(955,426429)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(955,426429)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (955,426429), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(956,426429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (956,426429), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(957,426429)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (969,426429), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(970,426429)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (970,426429), 2 CTAs running
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(971,426429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (971,426429), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(972,426429)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (972,426429), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(973,426429)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (978,426429), 2 CTAs running
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(979,426429)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (980,426429), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(981,426429)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (986,426429), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(987,426429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (988,426429), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(989,426429)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (989,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (989,426429), 2 CTAs running
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(990,426429)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (990,426429), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(991,426429)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(991,426429)
GPGPU-Sim uArch: Shader 24 finished CTA #2 (991,426429), 2 CTAs running
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(992,426429)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (997,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (997,426429), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(998,426429)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(999,426429)
GPGPU-Sim uArch: cycles simulated: 427429  inst.: 16931118 (ipc=685.8) sim_rate=133315 (inst/sec) elapsed = 0:0:02:07 / Mon Nov 28 14:21:20 2011
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1000,426429), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1001,426429)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1004,426429), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1005,426429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1005,426429), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1006,426429)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1006,426429), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1007,426429)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1007,426429), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1008,426429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1014,426429), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1015,426429)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1017,426429), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1018,426429)
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1026,426429), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(1027,426429)
GPGPU-Sim uArch: Shader 29 finished CTA #2 (1032,426429), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(1033,426429)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1035,426429), 2 CTAs running
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(1036,426429)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1040,426429), 2 CTAs running
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(1041,426429)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(205,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1047,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1047,426429), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1048,426429)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1048,426429)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1049,426429), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1050,426429)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1050,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (1050,426429), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1051,426429)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(1052,426429)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (1057,426429), 2 CTAs running
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1058,426429)
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1060,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1060,426429), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(1061,426429)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(1061,426429)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1062,426429), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1063,426429)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (1074,426429), 2 CTAs running
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1075,426429)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1075,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1075,426429), 2 CTAs running
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1076,426429)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(1076,426429)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1078,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1081,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1083,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1084,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (1087,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (1087,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (1091,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1101,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (1101,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (1119,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1124,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1129,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (1135,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1140,426429), 1 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(185,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1146,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1148,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1153,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1156,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1156,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1157,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1159,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (1161,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (1162,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1163,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1185,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1186,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1187,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1190,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1197,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (1209,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1217,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (1221,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (1221,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (1223,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1231,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1241,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1243,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (1253,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1261,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (1262,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1269,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1274,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (1278,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1287,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #1 (1287,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (1291,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1296,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #2 (1296,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1300,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1300,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #1 (1303,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (1308,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (1310,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #2 (1311,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1314,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1319,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1320,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (1323,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1328,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #2 (1331,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1340,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1342,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1344,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1345,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (1355,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #2 (1357,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (1358,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1360,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1362,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1365,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1365,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (1374,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1376,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1381,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1382,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (1383,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (1389,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1391,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1392,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1396,426429), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (1397,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (1402,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #2 (1412,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1414,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #0 (1420,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (1424,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #1 (1428,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1456,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1457,426429), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1459,426429), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
gpu_sim_cycle = 1460
gpu_sim_insn = 917504
gpu_ipc =     628.4274
gpu_tot_sim_cycle = 427889
gpu_tot_sim_insn = 17162830
gpu_tot_ipc =      40.1105
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2066925
gpu_stall_icnt2sh    = 2255867
total_dl1_misses=0
total_dl1_accesses=0
total_dl1_miss_rate= -nan
gpgpu_n_tot_icount = 1847156
gpgpu_n_stall_shd_mem = 18460240
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 882258
gpgpu_n_mem_write_global = 407392
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 882258
gpgpu_n_store_insn = 407392
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18460240
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
--BP Statistics--
core level: mispredictions: 248794 predictions 2085731 miss-rate 0.119284
warp level: mispredictions: 250909 predictions 2085731 miss-rate 0.120298
thread level: mispredictions: 330420 predictions 2085731 miss-rate 0.158419
ENDBP
Warp Occupancy Distribution:
Stall:8151810	W0_Idle:569798	W0_Scoreboard:1672994	W1:462170	W2:226924	W3:147591	W4:102640	W5:80106	W6:65976	W7:57880	W8:48949	W9:44526	W10:37769	W11:33987	W12:31343	W13:26101	W14:20502	W15:19087	W16:16193	W17:14760	W18:15048	W19:13920	W20:13940	W21:15512	W22:16527	W23:14321	W24:13525	W25:12796	W26:8003	W27:5486	W28:2020	W29:1202	W30:239	W31:0	W32:276480
maxmrqlatency = 179 
maxdqlatency = 0 
maxmflatency = 685 
averagemflatency = 138 
max_icnt2mem_latency = 485 
max_icnt2sh_latency = 423780 
mrq_lat_table:364682 	26515 	57229 	106486 	111562 	57797 	5782 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	37129 	929435 	321808 	1308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:27621 	37953 	15595 	427676 	571524 	49594 	15735 	100530 	43512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:32629 	72305 	85844 	520162 	166178 	5043 	127 	0 	0 	2 	3 	9 	46 	547 	9368 	36071 	92440 	162190 	106716 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	87 	687 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       110        76        64        69 
dram[1]:        75        74        64        65 
dram[2]:        98        64        68        64 
dram[3]:        97        64        72        64 
dram[4]:       164        64        68        40 
dram[5]:       147        64        70        66 
dram[6]:       135        74        64        67 
dram[7]:       135        67        65        65 
maximum service time to same row:
dram[0]:      2740      2888      4161      2092 
dram[1]:      2649      3685      3751      3156 
dram[2]:      4740      2826      1791      2271 
dram[3]:      2928      3172      1512      2141 
dram[4]:      2431      2490      4858      2851 
dram[5]:      3555      1712      1898      1744 
dram[6]:      1500      1684      2451      2457 
dram[7]:      1952      3628      2443      1722 
average row accesses per activate:
dram[0]:  6.590614  1.969970  2.004608  1.930832 
dram[1]:  1.959578  1.956967  2.048980  1.979530 
dram[2]:  1.960073  1.988568  2.038851  1.961218 
dram[3]:  1.941730  1.984795  2.028914  1.960365 
dram[4]:  1.974864  1.973599  2.020658  1.948270 
dram[5]:  1.944508  1.952035  2.048252  1.939563 
dram[6]:  1.964321  2.004103  2.053617  2.005135 
dram[7]:  1.984500  1.980907  2.046553  1.974573 
average row locality = 450021/200952 = 2.239445
number of total memory accesses made:
dram[0]:         0         0         0         0 
dram[1]:         0         0         0         0 
dram[2]:         0         0         0         0 
dram[3]:         0         0         0         0 
dram[4]:         0         0         0         0 
dram[5]:         0         0         0         0 
dram[6]:         0         0         0         0 
dram[7]:         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4214      4235      4070      4132 
dram[1]:      4259      4147      4118      4120 
dram[2]:      4237      4133      4193      4232 
dram[3]:      4225      4192      4106      4131 
dram[4]:      4231      4149      4091      4106 
dram[5]:      4318      4108      4101      4169 
dram[6]:      4235      4058      4197      4111 
dram[7]:      4306      4190      4164      4134 
total reads: 133412
bank skew: 4318/4058 = 1.06
chip skew: 16795/16577 = 1.01
number of total write accesses:
dram[0]:     68955      8229      8547      7704 
dram[1]:      7812      7904      8432      7581 
dram[2]:      7643      8043      8507      7753 
dram[3]:      7538      8209      8595      7690 
dram[4]:      7711      8036      8429      7720 
dram[5]:      7596      7979      8379      7641 
dram[6]:      7657      8153      8634      7603 
dram[7]:      7857      7949      8453      7670 
total reads: 316609
bank skew: 68955/7538 = 9.15
chip skew: 93435/31595 = 2.96
average mf latency per bank:
dram[0]:        278       325       325       323
dram[1]:        273       271       269       273
dram[2]:        277       273       275       277
dram[3]:        276       272       272       276
dram[4]:        272       274       272       274
dram[5]:        279       274       273       275
dram[6]:        276       273       273       273
dram[7]:        276       277       274       278
maximum mf latency per bank:
dram[0]:        601       581       589       601
dram[1]:        634       529       512       594
dram[2]:        642       561       583       627
dram[3]:        575       583       591       562
dram[4]:        592       608       598       555
dram[5]:        543       597       612       584
dram[6]:        577       556       570       547
dram[7]:        533       630       583       554
L2_write_miss = 0
L2_write_hit = 0
L2_read_miss = 0
L2_read_hit = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=806186 n_act=50866 n_pre=50858 n_req=145314 n_rd=40516 n_write=104821 bw_util=0.276
n_activity=776907 dram_eff=0.3741
bk0: 4214a 812988i bk1: 4235a 814049i bk2: 4070a 811564i bk3: 4132a 801304i bk4: 5961a 789003i bk5: 5987a 770975i bk6: 5917a 727552i bk7: 6000a 550240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.45687
Cache L2_bank_001:
MSHR contents

DRAM[1]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=879489 n_act=45183 n_pre=45175 n_req=83365 n_rd=40148 n_write=43252 bw_util=0.1584
n_activity=658097 dram_eff=0.2535
bk0: 4259a 879746i bk1: 4147a 884303i bk2: 4118a 884613i bk3: 4120a 879209i bk4: 5947a 872244i bk5: 5919a 856179i bk6: 5757a 812113i bk7: 5881a 607820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.6284
Cache L2_bank_002:
MSHR contents

DRAM[2]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=879103 n_act=45178 n_pre=45170 n_req=83775 n_rd=40477 n_write=43319 bw_util=0.1591
n_activity=658588 dram_eff=0.2545
bk0: 4237a 879843i bk1: 4133a 882574i bk2: 4193a 883128i bk3: 4232a 878305i bk4: 5963a 870282i bk5: 5945a 856009i bk6: 5869a 811472i bk7: 5905a 607307i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.65832
Cache L2_bank_003:
MSHR contents

DRAM[3]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=878607 n_act=45311 n_pre=45303 n_req=83991 n_rd=40416 n_write=43610 bw_util=0.1596
n_activity=663847 dram_eff=0.2531
bk0: 4225a 879763i bk1: 4192a 881546i bk2: 4106a 883071i bk3: 4131a 877795i bk4: 6051a 870290i bk5: 5932a 856121i bk6: 5944a 811263i bk7: 5835a 605075i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64913
Cache L2_bank_004:
MSHR contents

DRAM[4]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=880391 n_act=44885 n_pre=44877 n_req=83070 n_rd=40077 n_write=43017 bw_util=0.1578
n_activity=659318 dram_eff=0.2521
bk0: 4231a 884381i bk1: 4149a 885142i bk2: 4091a 885920i bk3: 4106a 880440i bk4: 5917a 874353i bk5: 5867a 859523i bk6: 5824a 817124i bk7: 5892a 609122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.60802
Cache L2_bank_005:
MSHR contents

DRAM[5]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=880097 n_act=45029 n_pre=45021 n_req=83076 n_rd=40254 n_write=42846 bw_util=0.1578
n_activity=657242 dram_eff=0.2529
bk0: 4318a 881570i bk1: 4108a 884498i bk2: 4101a 884166i bk3: 4169a 879466i bk4: 5967a 871896i bk5: 5864a 856980i bk6: 5852a 815251i bk7: 5875a 608341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.61651
Cache L2_bank_006:
MSHR contents

DRAM[6]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=879060 n_act=45170 n_pre=45162 n_req=83818 n_rd=40404 n_write=43451 bw_util=0.1592
n_activity=659921 dram_eff=0.2541
bk0: 4235a 879370i bk1: 4058a 881845i bk2: 4197a 881808i bk3: 4111a 878575i bk4: 5957a 870041i bk5: 5926a 855792i bk6: 5957a 812909i bk7: 5963a 607053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.64224
Cache L2_bank_007:
MSHR contents

DRAM[7]: 8 bks, busW=4 BL=4 CL=10, tRRD=2 tCCD=8, tRCD=12 tRAS=25 tRP=10 tRC=35
n_cmd=1053247 n_nop=879319 n_act=45120 n_pre=45112 n_req=83662 n_rd=40387 n_write=43309 bw_util=0.1589
n_activity=659235 dram_eff=0.2539
bk0: 4306a 878977i bk1: 4190a 882125i bk2: 4164a 881303i bk3: 4134a 877695i bk4: 5867a 869203i bk5: 5920a 855573i bk6: 5943a 812482i bk7: 5863a 606966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.68211
Cache L2_bank_000:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110067, Miss = 40516 (0.368), -MgHts = 36549 (0.332)
Cache L2_bank_001:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109970, Miss = 40148 (0.365), -MgHts = 36161 (0.329)
Cache L2_bank_002:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110733, Miss = 40477 (0.366), -MgHts = 36409 (0.329)
Cache L2_bank_003:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110893, Miss = 40416 (0.364), -MgHts = 36306 (0.327)
Cache L2_bank_004:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110059, Miss = 40077 (0.364), -MgHts = 35993 (0.327)
Cache L2_bank_005:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110184, Miss = 40254 (0.365), -MgHts = 36261 (0.329)
Cache L2_bank_006:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 110488, Miss = 40404 (0.366), -MgHts = 36298 (0.329)
Cache L2_bank_007:	Size = 16384 B (64 Set x 8-way x 32 byte line)
		Access = 109954, Miss = 40387 (0.367), -MgHts = 36323 (0.33)
L2 Cache Total Miss Rate = 0.366
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 13.4619
% Accepted packets = 0 at node 0 (avg = 0.0779567)
lat(17) = 13.4619;
thru(17,:) = [ 0 0 0 0 0 0 0 0 0 0 0.175403 0.175403 0.175403 0.175403 0.175403 0.175403 0.175403 0.175403 ];
% latency change    = 0.15665
% throughput change = 0.13058
Traffic 1 Stat
%=================================
% Average latency = 17.2546
% Accepted packets = 0 at node 10 (avg = 0.155913)
lat(18) = 17.2546;
thru(18,:) = [ 0.285029 0.263104 0.285029 0.263104 0.295992 0.274066 0.274066 0.285029 0.285029 0.295992 0 0 0 0 0 0 0 0 ];
% latency change    = 0.219809
% throughput change = 0.5
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 33.9065 (9 samples)
Traffic[0]class0Overall average accepted rate = 0.0667254 (9 samples)
Traffic[0]class0Overall min accepted rate = 0 (9 samples)
traffic_manager/latency_stat_0_freq = [ 0 795 810 106 99 86 83 95 115 65 64 74 60 62 77 79 68 47 45 58 57 58 53 49 46 58 42 52 42 55 49 36 35 38 46 39 47 44 40 36 38 27 32 21 27 24 19 20 12 9 11 3 9 7 7 4 6 1 0 0 0 0 0 0 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1289740 samples)
traffic_manager/hop_stats_freq = [ 0 1289740 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.7623 (9 samples)
Traffic[1]class0Overall average accepted rate = 0.112984 (9 samples)
Traffic[1]class0Overall min accepted rate = 0 (9 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 150 67 82 69 81 79 71 511 27 59 21 50 17 143 779 30 277 61 297 46 238 23 194 19 170 23 106 11 75 14 124 2 37 5 37 3 18 2 12 1 13 3 9 1 18 1 15 1 2 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1289740 samples)
traffic_manager/hop_stats_freq = [ 0 1289740 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 126404.687500 (ms)
Result stored in result.txt
