#-----------------------------------------------------------
# xsim v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Fri Feb  6 16:32:45 2026
# Process ID         : 15764
# Current directory  : C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/des_encrypt/xsim_script.tcl}
# Log file           : C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog/xsim.log
# Journal file       : C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/sim/verilog\xsim.jou
# Running On         : panti
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) i7-14700HX
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 28
# Host memory        : 34048 MB
# Swap memory        : 8589 MB
# Total Virtual      : 42638 MB
# Available Virtual  : 22934 MB
#-----------------------------------------------------------
source xsim.dir/des_encrypt/xsim_script.tcl
# xsim {des_encrypt} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=des_encrypt_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {des_encrypt.tcl}
Time resolution is 1 ps
source des_encrypt.tcl
## run all
UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------------------------------------------------------
Name                                               Type                                   Size  Value           
----------------------------------------------------------------------------------------------------------------
uvm_test_top                                       des_encrypt_test_lib                   -     @350            
  top_env                                          des_encrypt_env                        -     @361            
    des_encrypt_virtual_sqr                        des_encrypt_virtual_sequencer          -     @467            
      rsp_export                                   uvm_analysis_export                    -     @476            
      seq_item_export                              uvm_seq_item_pull_imp                  -     @594            
      arbitration_queue                            array                                  0     -               
      lock_queue                                   array                                  0     -               
      num_last_reqs                                integral                               32    'd1             
      num_last_rsps                                integral                               32    'd1             
    env_master_svr_key                             uvm_env                                -     @395            
      m_agt                                        uvm_agent                              -     @610            
        drv                                        uvm_driver #(REQ,RSP)                  -     @758            
          rsp_port                                 uvm_analysis_port                      -     @777            
          seq_item_port                            uvm_seq_item_pull_port                 -     @767            
        mon                                        uvm_monitor                            -     @787            
          item_collect_port                        uvm_analysis_port                      -     @798            
        sqr                                        uvm_sequencer                          -     @621            
          rsp_export                               uvm_analysis_export                    -     @630            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @748            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_master_svr_plaintext                       uvm_env                                -     @382            
      m_agt                                        uvm_agent                              -     @816            
        drv                                        uvm_driver #(REQ,RSP)                  -     @964            
          rsp_port                                 uvm_analysis_port                      -     @983            
          seq_item_port                            uvm_seq_item_pull_port                 -     @973            
        mon                                        uvm_monitor                            -     @993            
          item_collect_port                        uvm_analysis_port                      -     @1004           
        sqr                                        uvm_sequencer                          -     @827            
          rsp_export                               uvm_analysis_export                    -     @836            
          seq_item_export                          uvm_seq_item_pull_imp                  -     @954            
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    env_slave_svr_ciphertext                       uvm_env                                -     @405            
      s_agt                                        uvm_agent                              -     @1022           
        drv                                        uvm_driver #(REQ,RSP)                  -     @1170           
          rsp_port                                 uvm_analysis_port                      -     @1189           
          seq_item_port                            uvm_seq_item_pull_port                 -     @1179           
        mon                                        uvm_monitor                            -     @1199           
          item_collect_port                        uvm_analysis_port                      -     @1210           
        sqr                                        uvm_sequencer                          -     @1033           
          rsp_export                               uvm_analysis_export                    -     @1042           
          seq_item_export                          uvm_seq_item_pull_imp                  -     @1160           
          arbitration_queue                        array                                  0     -               
          lock_queue                               array                                  0     -               
          num_last_reqs                            integral                               32    'd1             
          num_last_rsps                            integral                               32    'd1             
    refm                                           des_encrypt_reference_model            -     @415            
      trans_num_idx                                integral                               32    'h0             
    subsys_mon                                     des_encrypt_subsystem_monitor          -     @428            
      scbd                                         des_encrypt_scoreboard                 -     @1232           
        refm                                       des_encrypt_reference_model            -     @415            
          trans_num_idx                            integral                               32    'h0             
        TVOUT_transaction_size_queue               da(integral)                           0     -               
        file_wr_port_ciphertext_ciphertext         <unknown>                              -     @1242           
          TV_FILE                                  string                                 0     ""              
          fp                                       integral                               32    'hxxxxxxxx      
          file_open                                integral                               32    'h0             
          write_file_done                          integral                               32    'h0             
          write_section_done                       integral                               32    'h0             
          TRANSACTION_NUM                          integral                               32    'h0             
          transaction_num_idx                      integral                               32    'h0             
          TRANSACTION_DEPTH                        integral                               32    'h0             
          TRANSACTION_DEPTH_queue                  da(integral)                           0     -               
          TRANSACTION_DEPTH_queue_for_depth_check  da(integral)                           0     -               
          transaction_depth_idx                    integral                               32    'h0             
          ap_done_num_idx                          integral                               32    'h0             
          is_binary                                integral                               32    'h0             
        write_file_done_ciphertext_ciphertext      integral                               32    'h0             
        write_section_done_ciphertext_ciphertext   integral                               32    'h0             
      svr_master_key_imp                           uvm_analysis_imp_svr_master_key        -     @447            
      svr_master_plaintext_imp                     uvm_analysis_imp_svr_master_plaintext  -     @437            
      svr_slave_ciphertext_imp                     uvm_analysis_imp_svr_slave_ciphertext  -     @457            
    env_master_svr_plaintext                       uvm_env                                -     @382            
    env_master_svr_key                             uvm_env                                -     @395            
    env_slave_svr_ciphertext                       uvm_env                                -     @405            
    refm                                           des_encrypt_reference_model            -     @415            
    des_encrypt_virtual_sqr                        des_encrypt_virtual_sequencer          -     @467            
    des_encrypt_cfg                                des_encrypt_config                     -     @375            
      port_plaintext_cfg                           svr_config                             -     @376            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_NONE         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @377            
          transfer_latency                         integral                               32    'h0             
      port_key_cfg                                 svr_config                             -     @378            
        svr_type                                   svr_inst_type                          32    SVR_MASTER      
        prt_type                                   svr_protocol_type                      32    AP_NONE         
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @379            
          transfer_latency                         integral                               32    'h0             
      port_ciphertext_cfg                          svr_config                             -     @380            
        svr_type                                   svr_inst_type                          32    SVR_SLAVE       
        prt_type                                   svr_protocol_type                      32    AP_VLD          
        is_active                                  svr_active_passive_enum                1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum                   1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum                      32    NORMAL          
        clatency                                   svr_latency                            -     @381            
          transfer_latency                         integral                               32    'h0             
      check_ena                                    integral                               32    'h0             
      cover_ena                                    integral                               32    'h0             
----------------------------------------------------------------------------------------------------------------

UVM_INFO C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "325000"
// RTL Simulation : 2 / 5 [100.00%] @ "495000"
// RTL Simulation : 3 / 5 [100.00%] @ "665000"
// RTL Simulation : 4 / 5 [100.00%] @ "835000"
// RTL Simulation : 5 / 5 [100.00%] @ "1005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1075 ns : File "C:/AMDDesignTools/2025.2/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb  6 16:32:49 2026...
