<profile>

<section name = "Vitis HLS Report for 'maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9'" level="0">
<item name = "Date">Mon Oct 28 11:01:35 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">maxpool_CIF_0_2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.260 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_160_8_VITIS_LOOP_161_9">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 287, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 209, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_d1">+, 0, 0, 39, 32, 32</column>
<column name="add_ln160_fu_143_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln161_fu_176_p2">+, 0, 0, 14, 6, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="addr_cmp_fu_165_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln160_fu_138_p2">icmp, 0, 0, 40, 33, 33</column>
<column name="icmp_ln161_fu_133_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="reuse_select_fu_198_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln160_fu_149_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ch_1_fu_60">9, 2, 6, 12</column>
<column name="in_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_64">9, 2, 33, 66</column>
<column name="reuse_addr_reg_fu_52">9, 2, 64, 128</column>
<column name="reuse_reg_fu_56">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_addr_reg_263">5, 0, 5, 0</column>
<column name="addr_cmp_reg_269">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ch_1_fu_60">6, 0, 6, 0</column>
<column name="in_r_read_reg_258">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_64">33, 0, 33, 0</column>
<column name="reuse_addr_reg_fu_52">64, 0, 64, 0</column>
<column name="reuse_reg_fu_56">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9, return value</column>
<column name="in_r_TVALID">in, 1, axis, in_r, pointer</column>
<column name="in_r_TDATA">in, 64, axis, in_r, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_r, pointer</column>
<column name="IFMCH_curr_load">in, 32, ap_none, IFMCH_curr_load, scalar</column>
<column name="zext_ln154">in, 33, ap_none, zext_ln154, scalar</column>
<column name="acc_address0">out, 5, ap_memory, acc, array</column>
<column name="acc_ce0">out, 1, ap_memory, acc, array</column>
<column name="acc_q0">in, 32, ap_memory, acc, array</column>
<column name="acc_address1">out, 5, ap_memory, acc, array</column>
<column name="acc_ce1">out, 1, ap_memory, acc, array</column>
<column name="acc_we1">out, 1, ap_memory, acc, array</column>
<column name="acc_d1">out, 32, ap_memory, acc, array</column>
</table>
</item>
</section>
</profile>
