Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Mar 23 09:36:05 2022
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           
TIMING-20  Warning   Non-clocked latch              6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: a/f_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: a/f_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: a/f_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.644        0.000                      0                   17        0.190        0.000                      0                   17        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.644        0.000                      0                   17        0.190        0.000                      0                   17        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/a_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.608ns (32.196%)  route 1.280ns (67.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.510     6.260    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.152     6.412 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.770     7.182    a/a
    SLICE_X3Y121         FDRE                                         r  a/a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577    14.999    a/CLK
    SLICE_X3Y121         FDRE                                         r  a/a_reg[0]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X3Y121         FDRE (Setup_fdre_C_CE)      -0.413    14.826    a/a_reg[0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/a_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.608ns (32.142%)  route 1.284ns (67.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.510     6.260    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.152     6.412 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.773     7.185    a/a
    SLICE_X2Y120         FDRE                                         r  a/a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578    15.000    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[1]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y120         FDRE (Setup_fdre_C_CE)      -0.377    14.863    a/a_reg[1]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/a_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.608ns (32.142%)  route 1.284ns (67.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.510     6.260    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.152     6.412 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.773     7.185    a/a
    SLICE_X2Y120         FDRE                                         r  a/a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578    15.000    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[2]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y120         FDRE (Setup_fdre_C_CE)      -0.377    14.863    a/a_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.608ns (32.142%)  route 1.284ns (67.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.510     6.260    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.152     6.412 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.773     7.185    a/a
    SLICE_X2Y120         FDRE                                         r  a/a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578    15.000    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[3]/C
                         clock pessimism              0.275    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X2Y120         FDRE (Setup_fdre_C_CE)      -0.377    14.863    a/a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/a_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.608ns (38.054%)  route 0.990ns (61.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.510     6.260    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.152     6.412 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.480     6.891    a/a
    SLICE_X3Y123         FDRE                                         r  a/a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.574    14.996    a/CLK
    SLICE_X3Y123         FDRE                                         r  a/a_reg[4]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_CE)      -0.413    14.823    a/a_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/a_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.608ns (38.054%)  route 0.990ns (61.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.510     6.260    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.152     6.412 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.480     6.891    a/a
    SLICE_X3Y123         FDRE                                         r  a/a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.574    14.996    a/CLK
    SLICE_X3Y123         FDRE                                         r  a/a_reg[5]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDRE (Setup_fdre_C_CE)      -0.413    14.823    a/a_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.838%)  route 1.186ns (67.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.415     6.165    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.771     7.060    a/b
    SLICE_X2Y121         FDRE                                         r  a/b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577    14.999    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[0]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.070    a/b_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.838%)  route 1.186ns (67.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.415     6.165    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.771     7.060    a/b
    SLICE_X2Y121         FDRE                                         r  a/b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577    14.999    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[1]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.070    a/b_reg[1]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.838%)  route 1.186ns (67.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.415     6.165    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.771     7.060    a/b
    SLICE_X2Y121         FDRE                                         r  a/b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577    14.999    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[2]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.070    a/b_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.010    

Slack (MET) :             8.010ns  (required time - arrival time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.838%)  route 1.186ns (67.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.691     5.293    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  a/run_reg/Q
                         net (fo=3, routed)           0.415     6.165    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.124     6.289 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.771     7.060    a/b
    SLICE_X2Y121         FDRE                                         r  a/b_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577    14.999    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[3]/C
                         clock pessimism              0.275    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.070    a/b_reg[3]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 a/button_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/run_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/button_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     1.633 f  a/button_r2_reg/Q
                         net (fo=1, routed)           0.054     1.688    a/button_r2
    SLICE_X1Y123         LUT2 (Prop_lut2_I1_O)        0.099     1.787 r  a/run_i_1/O
                         net (fo=1, routed)           0.000     1.787    a/run_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  a/run_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     2.021    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
                         clock pessimism             -0.515     1.505    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.091     1.596    a/run_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 a/button_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/button_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.874%)  route 0.204ns (59.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.585     1.504    a/CLK
    SLICE_X0Y125         FDRE                                         r  a/button_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  a/button_r1_reg/Q
                         net (fo=2, routed)           0.204     1.849    a/button_r1
    SLICE_X1Y123         FDRE                                         r  a/button_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     2.021    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/button_r2_reg/C
                         clock pessimism             -0.479     1.541    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.075     1.616    a/button_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.386%)  route 0.312ns (62.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.147     1.794    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.164     2.003    a/b
    SLICE_X2Y123         FDRE                                         r  a/b_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     2.021    a/CLK
    SLICE_X2Y123         FDRE                                         r  a/b_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y123         FDRE (Hold_fdre_C_CE)       -0.016     1.502    a/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.386%)  route 0.312ns (62.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.147     1.794    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.164     2.003    a/b
    SLICE_X2Y123         FDRE                                         r  a/b_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     2.021    a/CLK
    SLICE_X2Y123         FDRE                                         r  a/b_reg[5]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y123         FDRE (Hold_fdre_C_CE)       -0.016     1.502    a/b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/f_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.561%)  route 0.296ns (61.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.170     1.817    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  a/f[2]_i_1/O
                         net (fo=3, routed)           0.126     1.988    a/f_0
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.024    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X1Y121         FDRE (Hold_fdre_C_CE)       -0.039     1.482    a/f_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/f_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.752%)  route 0.349ns (65.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.170     1.817    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  a/f[2]_i_1/O
                         net (fo=3, routed)           0.179     2.041    a/f_0
    SLICE_X1Y120         FDRE                                         r  a/f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.025    a/CLK
    SLICE_X1Y120         FDRE                                         r  a/f_reg[1]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X1Y120         FDRE (Hold_fdre_C_CE)       -0.039     1.483    a/f_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/f_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.752%)  route 0.349ns (65.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.170     1.817    a/run
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  a/f[2]_i_1/O
                         net (fo=3, routed)           0.179     2.041    a/f_0
    SLICE_X1Y120         FDRE                                         r  a/f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.025    a/CLK
    SLICE_X1Y120         FDRE                                         r  a/f_reg[2]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X1Y120         FDRE (Hold_fdre_C_CE)       -0.039     1.483    a/f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.782%)  route 0.418ns (69.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.147     1.794    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.271     2.110    a/b
    SLICE_X2Y121         FDRE                                         r  a/b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.024    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[0]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         FDRE (Hold_fdre_C_CE)       -0.016     1.505    a/b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.782%)  route 0.418ns (69.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.147     1.794    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.271     2.110    a/b
    SLICE_X2Y121         FDRE                                         r  a/b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.024    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[1]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         FDRE (Hold_fdre_C_CE)       -0.016     1.505    a/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 a/run_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.782%)  route 0.418ns (69.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X1Y123         FDRE                                         r  a/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/run_reg/Q
                         net (fo=3, routed)           0.147     1.794    a/run
    SLICE_X1Y123         LUT2 (Prop_lut2_I0_O)        0.045     1.839 r  a/b[5]_i_1/O
                         net (fo=6, routed)           0.271     2.110    a/b
    SLICE_X2Y121         FDRE                                         r  a/b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.024    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[2]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X2Y121         FDRE (Hold_fdre_C_CE)       -0.016     1.505    a/b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.604    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y121    a/a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120    a/a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120    a/a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y120    a/a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123    a/a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123    a/a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121    a/b_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121    a/b_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y121    a/b_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    a/a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    a/a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123    a/a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123    a/a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    a/a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    a/a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y120    a/a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123    a/a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y123    a/a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a/calc/ans_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 4.227ns (56.798%)  route 3.215ns (43.202%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  a/calc/ans_reg[5]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  a/calc/ans_reg[5]/Q
                         net (fo=2, routed)           1.124     1.683    a/calc/led_OBUF[5]
    SLICE_X0Y117         LUT6 (Prop_lut6_I2_O)        0.124     1.807 r  a/calc/z/O
                         net (fo=1, routed)           2.091     3.898    led_OBUF[7]
    G18                  OBUF (Prop_obuf_I_O)         3.544     7.441 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.441    led[7]
    G18                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 4.114ns (63.518%)  route 2.363ns (36.482%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[1]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a/calc/ans_reg[1]/Q
                         net (fo=2, routed)           2.363     2.922    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         3.555     6.477 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.477    led[1]
    D18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.300ns  (logic 4.124ns (65.464%)  route 2.176ns (34.536%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[0]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a/calc/ans_reg[0]/Q
                         net (fo=2, routed)           2.176     2.735    led_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         3.565     6.300 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.300    led[0]
    C17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 4.107ns (66.252%)  route 2.092ns (33.748%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[2]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a/calc/ans_reg[2]/Q
                         net (fo=2, routed)           2.092     2.651    led_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         3.548     6.199 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.199    led[2]
    E18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 4.080ns (66.972%)  route 2.012ns (33.028%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[3]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a/calc/ans_reg[3]/Q
                         net (fo=2, routed)           2.012     2.571    led_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.521     6.092 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.092    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.801ns  (logic 4.097ns (70.618%)  route 1.704ns (29.382%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  a/calc/ans_reg[5]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a/calc/ans_reg[5]/Q
                         net (fo=2, routed)           1.704     2.263    led_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         3.538     5.801 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.801    led[5]
    E17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.782ns  (logic 4.095ns (70.831%)  route 1.686ns (29.169%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  a/calc/ans_reg[4]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  a/calc/ans_reg[4]/Q
                         net (fo=2, routed)           1.686     2.245    led_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.536     5.782 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.782    led[4]
    D17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a/calc/ans_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.395ns (79.695%)  route 0.355ns (20.305%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  a/calc/ans_reg[4]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a/calc/ans_reg[4]/Q
                         net (fo=2, routed)           0.355     0.513    led_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.237     1.751 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.751    led[4]
    D17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.396ns (79.572%)  route 0.358ns (20.428%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         LDCE                         0.000     0.000 r  a/calc/ans_reg[5]/G
    SLICE_X0Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a/calc/ans_reg[5]/Q
                         net (fo=2, routed)           0.358     0.516    led_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         1.238     1.755 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.755    led[5]
    E17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.380ns (73.950%)  route 0.486ns (26.050%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[3]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a/calc/ans_reg[3]/Q
                         net (fo=2, routed)           0.486     0.644    led_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         1.222     1.866 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.866    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.407ns (72.972%)  route 0.521ns (27.028%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[2]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a/calc/ans_reg[2]/Q
                         net (fo=2, routed)           0.521     0.679    led_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.249     1.928 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.928    led[2]
    E18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.424ns (71.963%)  route 0.555ns (28.037%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[0]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a/calc/ans_reg[0]/Q
                         net (fo=2, routed)           0.555     0.713    led_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     1.978 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.978    led[0]
    C17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.414ns (69.548%)  route 0.619ns (30.452%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[1]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  a/calc/ans_reg[1]/Q
                         net (fo=2, routed)           0.619     0.777    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.256     2.033 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.033    led[1]
    D18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/calc/ans_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.447ns (67.679%)  route 0.691ns (32.321%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         LDCE                         0.000     0.000 r  a/calc/ans_reg[2]/G
    SLICE_X0Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  a/calc/ans_reg[2]/Q
                         net (fo=2, routed)           0.189     0.347    a/calc/led_OBUF[2]
    SLICE_X0Y117         LUT6 (Prop_lut6_I5_O)        0.045     0.392 r  a/calc/z/O
                         net (fo=1, routed)           0.502     0.894    led_OBUF[7]
    G18                  OBUF (Prop_obuf_I_O)         1.244     2.138 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.138    led[7]
    G18                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a/f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.120ns  (logic 1.459ns (35.417%)  route 2.661ns (64.583%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.695     5.297    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  a/f_reg[0]/Q
                         net (fo=13, routed)          1.225     6.978    a/calc/Q[0]
    SLICE_X2Y120         LUT3 (Prop_lut3_I1_O)        0.124     7.102 r  a/calc/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.102    a/calc/__3_carry_i_3_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.680 r  a/calc/__3_carry/O[2]
                         net (fo=1, routed)           1.034     8.714    a/calc/data0[2]
    SLICE_X1Y120         LUT6 (Prop_lut6_I4_O)        0.301     9.015 r  a/calc/ans_reg[2]_i_1/O
                         net (fo=1, routed)           0.402     9.417    a/calc/ans__0[2]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.086ns  (logic 1.742ns (42.636%)  route 2.344ns (57.364%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.695     5.297    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  a/f_reg[0]/Q
                         net (fo=13, routed)          1.225     6.978    a/calc/Q[0]
    SLICE_X2Y120         LUT3 (Prop_lut3_I1_O)        0.124     7.102 r  a/calc/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.102    a/calc/__3_carry_i_3_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.635 r  a/calc/__3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.635    a/calc/__3_carry_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.958 r  a/calc/__3_carry__0/O[1]
                         net (fo=1, routed)           0.640     8.598    a/calc/data0[5]
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.306     8.904 r  a/calc/ans_reg[5]_i_1/O
                         net (fo=1, routed)           0.479     9.383    a/calc/ans__0[5]
    SLICE_X0Y119         LDCE                                         r  a/calc/ans_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.057ns  (logic 1.627ns (40.106%)  route 2.430ns (59.894%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.695     5.297    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  a/f_reg[0]/Q
                         net (fo=13, routed)          1.225     6.978    a/calc/Q[0]
    SLICE_X2Y120         LUT3 (Prop_lut3_I1_O)        0.124     7.102 r  a/calc/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.102    a/calc/__3_carry_i_3_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.635 r  a/calc/__3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.635    a/calc/__3_carry_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.854 r  a/calc/__3_carry__0/O[0]
                         net (fo=1, routed)           0.654     8.508    a/calc/data0[4]
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.295     8.803 r  a/calc/ans_reg[4]_i_1/O
                         net (fo=1, routed)           0.552     9.354    a/calc/ans__0[4]
    SLICE_X0Y119         LDCE                                         r  a/calc/ans_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.447ns  (logic 1.530ns (44.391%)  route 1.917ns (55.609%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.695     5.297    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  a/f_reg[0]/Q
                         net (fo=13, routed)          1.225     6.978    a/calc/Q[0]
    SLICE_X2Y120         LUT3 (Prop_lut3_I1_O)        0.124     7.102 r  a/calc/__3_carry_i_3/O
                         net (fo=1, routed)           0.000     7.102    a/calc/__3_carry_i_3_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.745 r  a/calc/__3_carry/O[3]
                         net (fo=1, routed)           0.288     8.033    a/calc/data0[3]
    SLICE_X1Y120         LUT6 (Prop_lut6_I4_O)        0.307     8.340 r  a/calc/ans_reg[3]_i_1/O
                         net (fo=1, routed)           0.404     8.744    a/calc/ans__0[3]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.381ns  (logic 1.263ns (37.359%)  route 2.118ns (62.641%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.695     5.297    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.753 r  a/f_reg[0]/Q
                         net (fo=13, routed)          1.235     6.988    a/calc/Q[0]
    SLICE_X2Y120         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.501     7.489 r  a/calc/__3_carry/O[1]
                         net (fo=1, routed)           0.411     7.900    a/calc/data0[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.306     8.206 r  a/calc/ans_reg[1]_i_1/O
                         net (fo=1, routed)           0.472     8.678    a/calc/ans__0[1]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.979ns  (logic 1.189ns (39.917%)  route 1.790ns (60.083%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.695     5.297    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.518     5.815 r  a/b_reg[0]/Q
                         net (fo=2, routed)           0.603     6.419    a/calc/ans_reg[5]_0[0]
    SLICE_X2Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.795 r  a/calc/__3_carry/O[0]
                         net (fo=1, routed)           0.857     7.652    a/calc/data0[0]
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.295     7.947 r  a/calc/ans_reg[0]_i_1/O
                         net (fo=1, routed)           0.329     8.276    a/calc/ans__0[0]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.112%)  route 0.235ns (52.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.507    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  a/b_reg[2]/Q
                         net (fo=2, routed)           0.104     1.776    a/calc/ans_reg[5]_0[2]
    SLICE_X1Y120         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  a/calc/ans_reg[2]_i_1/O
                         net (fo=1, routed)           0.130     1.951    a/calc/ans__0[2]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.310%)  route 0.313ns (62.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.507    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  a/f_reg[0]/Q
                         net (fo=13, routed)          0.177     1.826    a/calc/Q[0]
    SLICE_X1Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  a/calc/ans_reg[3]_i_1/O
                         net (fo=1, routed)           0.135     2.006    a/calc/ans__0[3]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.261%)  route 0.313ns (62.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.507    a/CLK
    SLICE_X3Y121         FDRE                                         r  a/a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  a/a_reg[0]/Q
                         net (fo=2, routed)           0.207     1.856    a/calc/ans_reg[5]_1[0]
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.901 r  a/calc/ans_reg[0]_i_1/O
                         net (fo=1, routed)           0.106     2.007    a/calc/ans__0[0]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.209ns (40.266%)  route 0.310ns (59.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.508    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  a/a_reg[1]/Q
                         net (fo=3, routed)           0.157     1.830    a/calc/ans_reg[5]_1[1]
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.875 r  a/calc/ans_reg[1]_i_1/O
                         net (fo=1, routed)           0.153     2.027    a/calc/ans__0[1]
    SLICE_X0Y120         LDCE                                         r  a/calc/ans_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.849%)  route 0.363ns (66.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.586     1.505    a/CLK
    SLICE_X3Y123         FDRE                                         r  a/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  a/a_reg[5]/Q
                         net (fo=2, routed)           0.209     1.855    a/calc/ans_reg[5]_1[5]
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.900 r  a/calc/ans_reg[5]_i_1/O
                         net (fo=1, routed)           0.155     2.055    a/calc/ans__0[5]
    SLICE_X0Y119         LDCE                                         r  a/calc/ans_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a/f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/calc/ans_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.186ns (32.088%)  route 0.394ns (67.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.588     1.507    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  a/f_reg[0]/Q
                         net (fo=13, routed)          0.216     1.865    a/calc/Q[0]
    SLICE_X3Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  a/calc/ans_reg[4]_i_1/O
                         net (fo=1, routed)           0.178     2.087    a/calc/ans__0[4]
    SLICE_X0Y119         LDCE                                         r  a/calc/ans_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/a_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.594ns (38.037%)  route 2.596ns (61.963%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.119     3.417 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.773     4.190    a/a
    SLICE_X2Y120         FDRE                                         r  a/a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578     5.000    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/a_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.594ns (38.037%)  route 2.596ns (61.963%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.119     3.417 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.773     4.190    a/a
    SLICE_X2Y120         FDRE                                         r  a/a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578     5.000    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.594ns (38.037%)  route 2.596ns (61.963%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.119     3.417 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.773     4.190    a/a
    SLICE_X2Y120         FDRE                                         r  a/a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578     5.000    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/a_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 1.594ns (38.066%)  route 2.593ns (61.934%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.119     3.417 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.770     4.187    a/a
    SLICE_X3Y121         FDRE                                         r  a/a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577     4.999    a/CLK
    SLICE_X3Y121         FDRE                                         r  a/a_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            a/b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.063ns  (logic 1.483ns (36.493%)  route 2.581ns (63.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    D14                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           2.581     4.063    a/sw_IBUF[0]
    SLICE_X2Y121         FDRE                                         r  a/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577     4.999    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[0]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/f_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 1.599ns (40.934%)  route 2.307ns (59.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  a/f[2]_i_1/O
                         net (fo=3, routed)           0.484     3.906    a/f_0
    SLICE_X1Y120         FDRE                                         r  a/f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578     5.000    a/CLK
    SLICE_X1Y120         FDRE                                         r  a/f_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/f_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.906ns  (logic 1.599ns (40.934%)  route 2.307ns (59.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  a/f[2]_i_1/O
                         net (fo=3, routed)           0.484     3.906    a/f_0
    SLICE_X1Y120         FDRE                                         r  a/f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.578     5.000    a/CLK
    SLICE_X1Y120         FDRE                                         r  a/f_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/a_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.594ns (40.906%)  route 2.302ns (59.094%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.119     3.417 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.480     3.896    a/a
    SLICE_X3Y123         FDRE                                         r  a/a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.574     4.996    a/CLK
    SLICE_X3Y123         FDRE                                         r  a/a_reg[4]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/a_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.594ns (40.906%)  route 2.302ns (59.094%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.119     3.417 r  a/a[5]_i_1/O
                         net (fo=6, routed)           0.480     3.896    a/a
    SLICE_X3Y123         FDRE                                         r  a/a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.574     4.996    a/CLK
    SLICE_X3Y123         FDRE                                         r  a/a_reg[5]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            a/f_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.766ns  (logic 1.599ns (42.455%)  route 2.167ns (57.545%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    G13                  IBUF (Prop_ibuf_I_O)         1.475     1.475 f  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           1.823     3.298    a/sw_IBUF[6]
    SLICE_X1Y123         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  a/f[2]_i_1/O
                         net (fo=3, routed)           0.344     3.766    a/f_0
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.577     4.999    a/CLK
    SLICE_X1Y121         FDRE                                         r  a/f_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a/f_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.235ns (39.930%)  route 0.354ns (60.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.354     0.589    a/sw_IBUF[1]
    SLICE_X1Y120         FDRE                                         r  a/f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.025    a/CLK
    SLICE_X1Y120         FDRE                                         r  a/f_reg[1]/C

Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            a/button_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.266ns (41.482%)  route 0.376ns (58.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    B18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  btn_IBUF_inst/O
                         net (fo=1, routed)           0.376     0.642    a/en
    SLICE_X0Y125         FDRE                                         r  a/button_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     2.020    a/CLK
    SLICE_X0Y125         FDRE                                         r  a/button_r1_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            a/a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.259ns (37.995%)  route 0.423ns (62.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.423     0.682    a/sw_IBUF[4]
    SLICE_X3Y123         FDRE                                         r  a/a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     2.021    a/CLK
    SLICE_X3Y123         FDRE                                         r  a/a_reg[4]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            a/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.259ns (37.995%)  route 0.423ns (62.005%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    E16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[4]_inst/O
                         net (fo=2, routed)           0.423     0.682    a/sw_IBUF[4]
    SLICE_X2Y123         FDRE                                         r  a/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.855     2.021    a/CLK
    SLICE_X2Y123         FDRE                                         r  a/b_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.228ns (32.401%)  route 0.476ns (67.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.476     0.704    a/sw_IBUF[2]
    SLICE_X2Y121         FDRE                                         r  a/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.024    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[2]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a/f_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.228ns (31.342%)  route 0.499ns (68.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.499     0.727    a/sw_IBUF[2]
    SLICE_X1Y120         FDRE                                         r  a/f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.025    a/CLK
    SLICE_X1Y120         FDRE                                         r  a/f_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a/a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.240ns (31.856%)  route 0.514ns (68.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.514     0.754    a/sw_IBUF[3]
    SLICE_X2Y120         FDRE                                         r  a/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.025    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            a/a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.228ns (29.742%)  route 0.539ns (70.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    G16                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  sw_IBUF[2]_inst/O
                         net (fo=3, routed)           0.539     0.767    a/sw_IBUF[2]
    SLICE_X2Y120         FDRE                                         r  a/a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.025    a/CLK
    SLICE_X2Y120         FDRE                                         r  a/a_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.235ns (29.341%)  route 0.566ns (70.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.566     0.802    a/sw_IBUF[1]
    SLICE_X2Y121         FDRE                                         r  a/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.024    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.240ns (29.688%)  route 0.569ns (70.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    H14                  IBUF (Prop_ibuf_I_O)         0.240     0.240 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.569     0.809    a/sw_IBUF[3]
    SLICE_X2Y121         FDRE                                         r  a/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.024    a/CLK
    SLICE_X2Y121         FDRE                                         r  a/b_reg[3]/C





