#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Softwares\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\va_math.vpi";
S_000002a852c56fd0 .scope module, "register_file_tb" "register_file_tb" 2 1;
 .timescale 0 0;
v000002a852c53650_0 .var "clk", 0 0;
v000002a852c536f0_0 .var "rd", 4 0;
v000002a852c53970_0 .net "read_data1", 31 0, L_000002a852cb9760;  1 drivers
v000002a852c52b10_0 .net "read_data2", 31 0, L_000002a852cb9440;  1 drivers
v000002a852cb9da0_0 .var "reg_write", 0 0;
v000002a852cb9e40_0 .var "reset", 0 0;
v000002a852cb82c0_0 .var "rs1", 4 0;
v000002a852cb87c0_0 .var "rs2", 4 0;
v000002a852cb8c20_0 .var "write_data", 31 0;
S_000002a852c57160 .scope module, "uut" "register_file" 2 16, 3 1 0, S_000002a852c56fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_000002a852cba008 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a852c572f0_0 .net/2u *"_ivl_0", 4 0, L_000002a852cba008;  1 drivers
L_000002a852cba098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a852c06f80_0 .net *"_ivl_11", 1 0, L_000002a852cba098;  1 drivers
L_000002a852cba0e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a852c53150_0 .net/2u *"_ivl_14", 4 0, L_000002a852cba0e0;  1 drivers
v000002a852c535b0_0 .net *"_ivl_16", 0 0, L_000002a852cb9940;  1 drivers
L_000002a852cba128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a852c52f70_0 .net/2u *"_ivl_18", 31 0, L_000002a852cba128;  1 drivers
v000002a852c53790_0 .net *"_ivl_2", 0 0, L_000002a852cb9120;  1 drivers
v000002a852c53010_0 .net *"_ivl_20", 31 0, L_000002a852cb9620;  1 drivers
v000002a852c53290_0 .net *"_ivl_22", 6 0, L_000002a852cb8180;  1 drivers
L_000002a852cba170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a852c53330_0 .net *"_ivl_25", 1 0, L_000002a852cba170;  1 drivers
L_000002a852cba050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a852c52e30_0 .net/2u *"_ivl_4", 31 0, L_000002a852cba050;  1 drivers
v000002a852c530b0_0 .net *"_ivl_6", 31 0, L_000002a852cb8cc0;  1 drivers
v000002a852c531f0_0 .net *"_ivl_8", 6 0, L_000002a852cb8540;  1 drivers
v000002a852c533d0_0 .net "clk", 0 0, v000002a852c53650_0;  1 drivers
v000002a852c52c50_0 .var/i "i", 31 0;
v000002a852c53510_0 .net "rd", 4 0, v000002a852c536f0_0;  1 drivers
v000002a852c53830_0 .net "read_data1", 31 0, L_000002a852cb9760;  alias, 1 drivers
v000002a852c53470_0 .net "read_data2", 31 0, L_000002a852cb9440;  alias, 1 drivers
v000002a852c538d0_0 .net "reg_write", 0 0, v000002a852cb9da0_0;  1 drivers
v000002a852c52cf0 .array "registers", 31 0, 31 0;
v000002a852c53a10_0 .net "reset", 0 0, v000002a852cb9e40_0;  1 drivers
v000002a852c52ed0_0 .net "rs1", 4 0, v000002a852cb82c0_0;  1 drivers
v000002a852c52bb0_0 .net "rs2", 4 0, v000002a852cb87c0_0;  1 drivers
v000002a852c52d90_0 .net "write_data", 31 0, v000002a852cb8c20_0;  1 drivers
E_000002a852c48b30 .event posedge, v000002a852c53a10_0, v000002a852c533d0_0;
L_000002a852cb9120 .cmp/eq 5, v000002a852cb82c0_0, L_000002a852cba008;
L_000002a852cb8cc0 .array/port v000002a852c52cf0, L_000002a852cb8540;
L_000002a852cb8540 .concat [ 5 2 0 0], v000002a852cb82c0_0, L_000002a852cba098;
L_000002a852cb9760 .functor MUXZ 32, L_000002a852cb8cc0, L_000002a852cba050, L_000002a852cb9120, C4<>;
L_000002a852cb9940 .cmp/eq 5, v000002a852cb87c0_0, L_000002a852cba0e0;
L_000002a852cb9620 .array/port v000002a852c52cf0, L_000002a852cb8180;
L_000002a852cb8180 .concat [ 5 2 0 0], v000002a852cb87c0_0, L_000002a852cba170;
L_000002a852cb9440 .functor MUXZ 32, L_000002a852cb9620, L_000002a852cba128, L_000002a852cb9940, C4<>;
    .scope S_000002a852c57160;
T_0 ;
    %wait E_000002a852c48b30;
    %load/vec4 v000002a852c53a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a852c52c50_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002a852c52c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a852c52c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a852c52cf0, 0, 4;
    %load/vec4 v000002a852c52c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a852c52c50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a852c538d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000002a852c53510_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002a852c52d90_0;
    %load/vec4 v000002a852c53510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a852c52cf0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a852c56fd0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000002a852c53650_0;
    %inv;
    %store/vec4 v000002a852c53650_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a852c56fd0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a852c53650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a852cb9e40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a852cb82c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a852cb87c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a852c536f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a852cb8c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a852cb9da0_0, 0, 1;
    %vpi_call 2 43 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a852c56fd0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a852cb9e40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002a852c536f0_0, 0, 5;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000002a852cb8c20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a852cb9da0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a852cb9da0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002a852cb82c0_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v000002a852c53970_0;
    %cmpi/ne 100, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 61 "$display", "Register read test failed: reg[%d] = %d", v000002a852cb82c0_0, v000002a852c53970_0 {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 62 "$display", "Register read test passed: reg[%d] = %d", v000002a852cb82c0_0, v000002a852c53970_0 {0 0 0};
T_2.1 ;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002a852c536f0_0, 0, 5;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000002a852cb8c20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a852cb9da0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a852cb9da0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000002a852cb87c0_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v000002a852c52b10_0;
    %cmpi/ne 200, 0, 32;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 75 "$display", "Register read test failed: reg[%d] = %d", v000002a852cb87c0_0, v000002a852c52b10_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 76 "$display", "Register read test passed: reg[%d] = %d", v000002a852cb87c0_0, v000002a852c52b10_0 {0 0 0};
T_2.3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a852c536f0_0, 0, 5;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v000002a852cb8c20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a852cb9da0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a852cb9da0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002a852cb82c0_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v000002a852c53970_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 89 "$display", "Register x0 test failed: reg[0] = %d", v000002a852c53970_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 2 90 "$display", "Register x0 test passed: reg[0] = %d", v000002a852c53970_0 {0 0 0};
T_2.5 ;
    %vpi_call 2 92 "$display", "Register file tests completed" {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "register_file.v";
