{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719405903875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719405903876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 07:45:03 2024 " "Processing started: Wed Jun 26 07:45:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719405903876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405903876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_ajedrez -c reloj_ajedrez" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405903876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719405904292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719405904292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-arq " "Found design unit 1: comparator-arq" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914695 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-strc_1 " "Found design unit 1: fsm-strc_1" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/fsm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914697 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj_ajedrez.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj_ajedrez.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_ajedrez-arq " "Found design unit 1: reloj_ajedrez-arq" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914698 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_ajedrez " "Found entity 1: reloj_ajedrez" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_freq-structural " "Found design unit 1: divisor_freq-structural" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/divisor_freq.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914700 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_freq " "Found entity 1: divisor_freq" {  } { { "divisor_freq.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/divisor_freq.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components_reloj.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components_reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components_reloj " "Found design unit 1: my_components_reloj" {  } { { "my_components_reloj.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/my_components_reloj.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4a1-structural " "Found design unit 1: mux4a1-structural" {  } { { "mux4a1.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/mux4a1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914703 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4a1 " "Found entity 1: mux4a1" {  } { { "mux4a1.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/mux4a1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-arq " "Found design unit 1: reloj-arq" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914704 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "my_components.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/my_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa-structural_0 " "Found design unit 1: hexa-structural_0" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/hexa.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914707 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa " "Found entity 1: hexa" {  } { { "hexa.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/hexa.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arq " "Found design unit 1: counter-arq" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914709 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bintobcd-structural " "Found design unit 1: bintobcd-structural" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/bintobcd.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914710 ""} { "Info" "ISGN_ENTITY_NAME" "1 bintobcd " "Found entity 1: bintobcd" {  } { { "bintobcd.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/bintobcd.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arq " "Found design unit 1: reg-arq" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914712 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_ace.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_ace.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ace-arq " "Found design unit 1: contador_ace-arq" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914713 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ace " "Found entity 1: contador_ace" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file light_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 light_controller-struct_0 " "Found design unit 1: light_controller-struct_0" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/light_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914715 ""} { "Info" "ISGN_ENTITY_NAME" "1 light_controller " "Found entity 1: light_controller" {  } { { "light_controller.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/light_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_gt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_gt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_gt-arq " "Found design unit 1: comparator_gt-arq" {  } { { "comparator_gt.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/comparator_gt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914716 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_gt " "Found entity 1: comparator_gt" {  } { { "comparator_gt.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/comparator_gt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719405914716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_ajedrez " "Elaborating entity \"reloj_ajedrez\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719405914750 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_1h_j0 reloj_ajedrez.vhd(30) " "VHDL Signal Declaration warning at reloj_ajedrez.vhd(30): used implicit default value for signal \"reset_1h_j0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719405914752 "|reloj_ajedrez"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_1h_j1 reloj_ajedrez.vhd(30) " "VHDL Signal Declaration warning at reloj_ajedrez.vhd(30): used implicit default value for signal \"reset_1h_j1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719405914752 "|reloj_ajedrez"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_gt40_j0 reloj_ajedrez.vhd(30) " "Verilog HDL or VHDL warning at reloj_ajedrez.vhd(30): object \"time_gt40_j0\" assigned a value but never read" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719405914752 "|reloj_ajedrez"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_gt40_j1 reloj_ajedrez.vhd(30) " "Verilog HDL or VHDL warning at reloj_ajedrez.vhd(30): object \"time_gt40_j1\" assigned a value but never read" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719405914752 "|reloj_ajedrez"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_freq divisor_freq:div " "Elaborating entity \"divisor_freq\" for hierarchy \"divisor_freq:div\"" {  } { { "reloj_ajedrez.vhd" "div" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:jugador_0 " "Elaborating entity \"reloj\" for hierarchy \"reloj:jugador_0\"" {  } { { "reloj_ajedrez.vhd" "jugador_0" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter reloj:jugador_0\|counter:contador1 " "Elaborating entity \"counter\" for hierarchy \"reloj:jugador_0\|counter:contador1\"" {  } { { "reloj.vhd" "contador1" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator reloj:jugador_0\|comparator:comporador1 " "Elaborating entity \"comparator\" for hierarchy \"reloj:jugador_0\|comparator:comporador1\"" {  } { { "reloj.vhd" "comporador1" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bintobcd reloj:jugador_0\|bintobcd:bin1 " "Elaborating entity \"bintobcd\" for hierarchy \"reloj:jugador_0\|bintobcd:bin1\"" {  } { { "reloj.vhd" "bin1" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa reloj:jugador_0\|hexa:hexa1 " "Elaborating entity \"hexa\" for hierarchy \"reloj:jugador_0\|hexa:hexa1\"" {  } { { "reloj.vhd" "hexa1" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter reloj:jugador_0\|counter:contador3 " "Elaborating entity \"counter\" for hierarchy \"reloj:jugador_0\|counter:contador3\"" {  } { { "reloj.vhd" "contador3" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_gt reloj:jugador_0\|comparator_gt:comparato_1h " "Elaborating entity \"comparator_gt\" for hierarchy \"reloj:jugador_0\|comparator_gt:comparato_1h\"" {  } { { "reloj.vhd" "comparato_1h" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4a1 mux4a1:mu0 " "Elaborating entity \"mux4a1\" for hierarchy \"mux4a1:mu0\"" {  } { { "reloj_ajedrez.vhd" "mu0" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:reg0 " "Elaborating entity \"reg\" for hierarchy \"reg:reg0\"" {  } { { "reloj_ajedrez.vhd" "reg0" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "reloj_ajedrez.vhd" "fsm1" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ace contador_ace:con1 " "Elaborating entity \"contador_ace\" for hierarchy \"contador_ace:con1\"" {  } { { "reloj_ajedrez.vhd" "con1" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405914809 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_next_d contador_ace.vhd(36) " "VHDL Process Statement warning at contador_ace.vhd(36): inferring latch(es) for signal or variable \"q_next_d\", which holds its previous value in one or more paths through the process" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q_next_c contador_ace.vhd(36) " "VHDL Process Statement warning at contador_ace.vhd(36): inferring latch(es) for signal or variable \"q_next_c\", which holds its previous value in one or more paths through the process" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[0\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[0\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[1\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[1\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[2\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[2\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_c\[3\] contador_ace.vhd(36) " "Inferred latch for \"q_next_c\[3\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[0\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[0\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[1\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[1\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[2\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[2\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_next_d\[3\] contador_ace.vhd(36) " "Inferred latch for \"q_next_d\[3\]\" at contador_ace.vhd(36)" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405914810 "|reloj_ajedrez|contador_ace:con1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[0\] " "Latch contador_ace:con0\|q_next_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_con_0 " "Ports D and ENA on the latch are fed by the same signal aux_con_0" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915547 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[1\] " "Latch contador_ace:con0\|q_next_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_d\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_d\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915547 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[2\] " "Latch contador_ace:con0\|q_next_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_d\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_d\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915547 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_d\[3\] " "Latch contador_ace:con0\|q_next_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_d\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_d\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915547 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[0\] " "Latch contador_ace:con1\|q_next_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aux_con_1 " "Ports D and ENA on the latch are fed by the same signal aux_con_1" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915547 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[1\] " "Latch contador_ace:con1\|q_next_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_d\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_d\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[2\] " "Latch contador_ace:con1\|q_next_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_d\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_d\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_d\[3\] " "Latch contador_ace:con1\|q_next_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_d\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_d\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[0\] " "Latch contador_ace:con0\|q_next_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[0\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[0\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[1\] " "Latch contador_ace:con0\|q_next_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[2\] " "Latch contador_ace:con0\|q_next_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con0\|q_next_c\[3\] " "Latch contador_ace:con0\|q_next_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con0\|q_reg_c\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con0\|q_reg_c\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[0\] " "Latch contador_ace:con1\|q_next_c\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[0\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[0\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[1\] " "Latch contador_ace:con1\|q_next_c\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[1\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[1\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[2\] " "Latch contador_ace:con1\|q_next_c\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[2\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[2\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "contador_ace:con1\|q_next_c\[3\] " "Latch contador_ace:con1\|q_next_c\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA contador_ace:con1\|q_reg_c\[3\] " "Ports D and ENA on the latch are fed by the same signal contador_ace:con1\|q_reg_c\[3\]" {  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1719405915548 ""}  } { { "contador_ace.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/contador_ace.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1719405915548 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719405915741 "|reloj_ajedrez|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719405915741 "|reloj_ajedrez|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719405915741 "|reloj_ajedrez|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719405915741 "|reloj_ajedrez|leds[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719405915741 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719405915842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719405917012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719405917176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719405917176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modo\[1\] " "No output dependent on input pin \"modo\[1\]\"" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719405917247 "|reloj_ajedrez|modo[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modo\[0\] " "No output dependent on input pin \"modo\[0\]\"" {  } { { "reloj_ajedrez.vhd" "" { Text "C:/Users/Frank/Desktop/25JUNIO/25JUNIO/lab9/ep1/reloj_ajedrez.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719405917247 "|reloj_ajedrez|modo[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1719405917247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "660 " "Implemented 660 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719405917247 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719405917247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "599 " "Implemented 599 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719405917247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719405917247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719405917271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 07:45:17 2024 " "Processing ended: Wed Jun 26 07:45:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719405917271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719405917271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719405917271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719405917271 ""}
