Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 17:25:37 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                           Path #1                                                                                                                                                                                           | WorstPath from Dst |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                                                                                                                                                       6.250 |              6.250 |
| Path Delay                |                   1.103 |                                                                                                                                                                                                                                                                                                                                                                                      32.070 |              0.367 |
| Logic Delay               | 0.094(9%)               | 8.678(28%)                                                                                                                                                                                                                                                                                                                                                                                  | 0.096(27%)         |
| Net Delay                 | 1.009(91%)              | 23.392(72%)                                                                                                                                                                                                                                                                                                                                                                                 | 0.271(73%)         |
| Clock Skew                |                  -0.123 |                                                                                                                                                                                                                                                                                                                                                                                       0.074 |             -0.294 |
| Slack                     |                   5.015 |                                                                                                                                                                                                                                                                                                                                                                                     -25.754 |              5.581 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                             |                    |
| Bounding Box Size         | 4% x 0%                 | 18% x 9%                                                                                                                                                                                                                                                                                                                                                                                    | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                                                         721 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                          74 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT2 LUT3 LUT5 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                                                                                                                                                                    | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                                                                                                                                                                    | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                                        | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                                                          59 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                      | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                                     | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_7.pt_0_rep2/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_2[251]/D   |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                                   Path #2                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                                      6.250 |              6.250 |
| Path Delay                |                    0.630 |                                                                                                                                                                                                                                                                                                                                                                                                     32.089 |              1.067 |
| Logic Delay               | 0.097(16%)               | 9.138(29%)                                                                                                                                                                                                                                                                                                                                                                                                 | 0.093(9%)          |
| Net Delay                 | 0.533(84%)               | 22.951(71%)                                                                                                                                                                                                                                                                                                                                                                                                | 0.974(91%)         |
| Clock Skew                |                   -0.123 |                                                                                                                                                                                                                                                                                                                                                                                                      0.093 |             -0.347 |
| Slack                     |                    5.488 |                                                                                                                                                                                                                                                                                                                                                                                                    -25.754 |              4.828 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 0%                  | 18% x 8%                                                                                                                                                                                                                                                                                                                                                                                                   | 1% x 1%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                                                                                                                                                        715 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                                         77 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                                   | clk_user           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                                   | clk_user           |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                                                                                                                                                         58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C        | muon_cand_26.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                                                                                   | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_26.pt_0_rep1/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[242]/D   |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                      Path #3                                                                                                                                                                                      | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                                                                                                                                             6.250 |              6.250 |
| Path Delay                |                   1.103 |                                                                                                                                                                                                                                                                                                                                                                            31.862 |              0.499 |
| Logic Delay               | 0.094(9%)               | 8.746(28%)                                                                                                                                                                                                                                                                                                                                                                        | 0.096(20%)         |
| Net Delay                 | 1.009(91%)              | 23.116(72%)                                                                                                                                                                                                                                                                                                                                                                       | 0.403(80%)         |
| Clock Skew                |                  -0.123 |                                                                                                                                                                                                                                                                                                                                                                            -0.129 |             -0.028 |
| Slack                     |                   5.015 |                                                                                                                                                                                                                                                                                                                                                                           -25.749 |              5.714 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 4% x 0%                 | 18% x 9%                                                                                                                                                                                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                                               730 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                                72 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                                                                                                                                                          | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                                                                                                                                                          | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                              | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                                                59 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_7.pt_0_rep2/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_2[249]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                              Path #4                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                    0.630 |                                                                                                                                                                                                                                                                                                                                                                                           31.989 |              0.449 |
| Logic Delay               | 0.097(16%)               | 9.166(29%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.096(22%)         |
| Net Delay                 | 0.533(84%)               | 22.823(71%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.353(78%)         |
| Clock Skew                |                   -0.123 |                                                                                                                                                                                                                                                                                                                                                                                            0.009 |             -0.245 |
| Slack                     |                    5.488 |                                                                                                                                                                                                                                                                                                                                                                                          -25.738 |              5.547 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%                  | 18% x 9%                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                                                                                                                                              741 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                                                                                                                                               58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C        | muon_cand_26.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_26.pt_0_rep1/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[255]/D   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                                Path #5                                                                                                                                                                                                | WorstPath from Dst |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                                 6.250 |              6.250 |
| Path Delay                |                    0.630 |                                                                                                                                                                                                                                                                                                                                                                                                32.066 |              0.481 |
| Logic Delay               | 0.097(16%)               | 9.269(29%)                                                                                                                                                                                                                                                                                                                                                                                            | 0.096(20%)         |
| Net Delay                 | 0.533(84%)               | 22.797(71%)                                                                                                                                                                                                                                                                                                                                                                                           | 0.385(80%)         |
| Clock Skew                |                   -0.123 |                                                                                                                                                                                                                                                                                                                                                                                                 0.094 |             -0.344 |
| Slack                     |                    5.488 |                                                                                                                                                                                                                                                                                                                                                                                               -25.730 |              5.417 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                       |                    |
| Bounding Box Size         | 1% x 0%                  | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                                              | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                                                                                                                                                   704 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                          | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                              | clk_user           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                              | clk_user           |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                                                                                                                                                    58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C        | muon_cand_26.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_26.pt_0_rep1/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2[254]/D   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                              Path #6                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                    0.630 |                                                                                                                                                                                                                                                                                                                                                                                           32.050 |              0.517 |
| Logic Delay               | 0.097(16%)               | 9.291(29%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.097(19%)         |
| Net Delay                 | 0.533(84%)               | 22.759(71%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.420(81%)         |
| Clock Skew                |                   -0.123 |                                                                                                                                                                                                                                                                                                                                                                                            0.082 |             -0.300 |
| Slack                     |                    5.488 |                                                                                                                                                                                                                                                                                                                                                                                          -25.726 |              5.425 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%                  | 18% x 9%                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                                                                                                                                              715 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                                                                                                                                               58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C        | muon_cand_26.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_26.pt_0_rep1/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[250]/D   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                                Path #7                                                                                                                                                                                                | WorstPath from Dst |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                                 6.250 |              6.250 |
| Path Delay                |                    0.630 |                                                                                                                                                                                                                                                                                                                                                                                                32.046 |              0.587 |
| Logic Delay               | 0.097(16%)               | 9.282(29%)                                                                                                                                                                                                                                                                                                                                                                                            | 0.095(17%)         |
| Net Delay                 | 0.533(84%)               | 22.764(71%)                                                                                                                                                                                                                                                                                                                                                                                           | 0.492(83%)         |
| Clock Skew                |                   -0.123 |                                                                                                                                                                                                                                                                                                                                                                                                 0.089 |             -0.342 |
| Slack                     |                    5.488 |                                                                                                                                                                                                                                                                                                                                                                                               -25.715 |              5.313 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                       |                    |
| Bounding Box Size         | 1% x 0%                  | 19% x 9%                                                                                                                                                                                                                                                                                                                                                                                              | 1% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                                                                                                                                                   704 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                          | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                                    76 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                              | clk_user           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                              | clk_user           |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                                  | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                                                                                                                                                    58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                     0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C        | muon_cand_26.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_26.pt_0_rep1/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2[241]/D   |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                              Path #8                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                    0.630 |                                                                                                                                                                                                                                                                                                                                                                                           31.962 |              0.532 |
| Logic Delay               | 0.097(16%)               | 9.289(30%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.095(18%)         |
| Net Delay                 | 0.533(84%)               | 22.673(70%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.437(82%)         |
| Clock Skew                |                   -0.123 |                                                                                                                                                                                                                                                                                                                                                                                            0.005 |             -0.241 |
| Slack                     |                    5.488 |                                                                                                                                                                                                                                                                                                                                                                                          -25.715 |              5.468 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%                  | 18% x 8%                                                                                                                                                                                                                                                                                                                                                                                         | 0% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                                                                                                                                              714 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                                                                                                                                               58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C        | muon_cand_26.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_26.pt_0_rep1/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[243]/D   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                                                                 Path #9                                                                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   6.250 |                                                                                                                                                                                                                                                                                                                                                                   6.250 |              6.250 |
| Path Delay                |                   1.103 |                                                                                                                                                                                                                                                                                                                                                                  31.862 |              0.496 |
| Logic Delay               | 0.094(9%)               | 8.658(28%)                                                                                                                                                                                                                                                                                                                                                              | 0.096(20%)         |
| Net Delay                 | 1.009(91%)              | 23.204(72%)                                                                                                                                                                                                                                                                                                                                                             | 0.400(80%)         |
| Clock Skew                |                  -0.123 |                                                                                                                                                                                                                                                                                                                                                                  -0.089 |             -0.107 |
| Slack                     |                   5.015 |                                                                                                                                                                                                                                                                                                                                                                 -25.709 |              5.639 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 4% x 0%                 | 18% x 9%                                                                                                                                                                                                                                                                                                                                                                | 1% x 0%            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                                                                                                     716 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                                                                                                      70 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                                                                                                                                                                                                                | clk_user           |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                                                                                                                                                                                                                | clk_user           |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                                                                                                      59 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[116]/C       | muon_cand_7.pt_0_rep2/C                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_7.pt_0_rep2/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                                                        | sr_p.sr_2[248]/D   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                                                                                                             Path #10                                                                                                                                                                                             | WorstPath from Dst |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                                                                                                                                                                                                            6.250 |              6.250 |
| Path Delay                |                    0.630 |                                                                                                                                                                                                                                                                                                                                                                                           31.874 |              0.753 |
| Logic Delay               | 0.097(16%)               | 9.204(29%)                                                                                                                                                                                                                                                                                                                                                                                       | 0.097(13%)         |
| Net Delay                 | 0.533(84%)               | 22.670(71%)                                                                                                                                                                                                                                                                                                                                                                                      | 0.656(87%)         |
| Clock Skew                |                   -0.123 |                                                                                                                                                                                                                                                                                                                                                                                           -0.074 |             -0.145 |
| Slack                     |                    5.488 |                                                                                                                                                                                                                                                                                                                                                                                          -25.706 |              5.344 |
| Timing Exception          |                          |                                                                                                                                                                                                                                                                                                                                                                                                  |                    |
| Bounding Box Size         | 1% x 0%                  | 18% x 9%                                                                                                                                                                                                                                                                                                                                                                                         | 2% x 0%            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                           | (0, 0)             |
| Cumulative Fanout         |                        3 |                                                                                                                                                                                                                                                                                                                                                                                              713 |                  1 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                     | Safely Timed       |
| Logic Levels              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  0 |
| Routes                    |                        1 |                                                                                                                                                                                                                                                                                                                                                                                               75 |                  1 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT3 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                                                                                                                                                                                                         | clk_user           |
| DSP Block                 | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| BRAM                      | None                     | None                                                                                                                                                                                                                                                                                                                                                                                             | None               |
| IO Crossings              |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| High Fanout               |                        3 |                                                                                                                                                                                                                                                                                                                                                                                               58 |                  1 |
| Dont Touch                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                                                                                                                                                                                                                0 |                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                           | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[420]/C        | muon_cand_26.pt_0_rep1/C                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_26.pt_0_rep1/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_2[252]/D   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 8 | 9 | 11 | 12 | 14 | 15 | 16 | 19 | 20 | 21 | 22 | 24 | 25 | 26 | 27 | 28 | 31 | 32 | 33 | 35 | 36 | 37 | 38 | 40 | 41 | 42 | 43 | 46 | 47 | 50 | 51 | 52 | 54 | 55 | 56 | 57 | 59 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk_user        | 6.250ns     | 744 | 1 | 7 | 6 | 2 |  2 | 14 |  4 | 11 |  1 |  2 |  5 |  7 |  2 |  2 |  2 |  7 |  9 |  8 | 10 |  8 |  1 |  4 |  4 |  3 |  1 |  9 |  8 |  3 |  1 |  1 |  9 |  2 | 12 |  3 |  1 |  5 |  1 |  9 |  2 | 18 |  5 |  2 |  2 |  3 |  1 |  4 |  1 |  5 |  5 |  9 |  1 |  1 |  5 |  4 |  1 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


