--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11313525 paths analyzed, 4890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.519ns.
--------------------------------------------------------------------------------
Slack:                  1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.476ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.751 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.476ns (2.883ns logic, 15.593ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  1.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.447ns (Levels of Logic = 9)
  Clock Path Skew:      0.043ns (0.663 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.447ns (3.080ns logic, 15.367ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  1.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.386ns (Levels of Logic = 9)
  Clock Path Skew:      0.043ns (0.663 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X8Y35.D5       net (fanout=526)      1.886   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X8Y35.D        Tilo                  0.254   Sh276
                                                       Sh2761
    SLICE_X17Y28.A6      net (fanout=2)        1.997   Sh276
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.386ns (3.075ns logic, 15.311ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  1.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_68 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.260ns (Levels of Logic = 9)
  Clock Path Skew:      -0.064ns (0.751 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_68 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   M_r0_q[69]
                                                       M_r0_q_68
    SLICE_X11Y34.B2      net (fanout=13)       2.924   M_r0_q[68]
    SLICE_X11Y34.B       Tilo                  0.259   Sh13681
                                                       Sh143111
    SLICE_X11Y34.A5      net (fanout=4)        0.251   Sh14311
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.260ns (2.834ns logic, 15.426ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_0_1 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.322ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.663 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_0_1 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.DQ      Tcko                  0.525   M_row_q_0_1
                                                       M_row_q_0_1
    SLICE_X16Y29.A2      net (fanout=5)        0.734   M_row_q_0_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.322ns (3.080ns logic, 15.242ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  1.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.233ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.753 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X21Y3.B1       net (fanout=22)       2.955   Mmux_M_bc_d100415
    SLICE_X21Y3.B        Tilo                  0.259   N205
                                                       Mmux_M_bc_d1351_SW1
    SLICE_X20Y3.A2       net (fanout=1)        0.512   N205
    SLICE_X20Y3.CLK      Tas                   0.339   M_bc_q[34]
                                                       Mmux_M_bc_d1358
                                                       M_bc_q_33
    -------------------------------------------------  ---------------------------
    Total                                     18.233ns (2.907ns logic, 15.326ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_0_1 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.261ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.663 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_0_1 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.DQ      Tcko                  0.525   M_row_q_0_1
                                                       M_row_q_0_1
    SLICE_X16Y29.A2      net (fanout=5)        0.734   M_row_q_0_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X8Y35.D5       net (fanout=526)      1.886   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X8Y35.D        Tilo                  0.254   Sh276
                                                       Sh2761
    SLICE_X17Y28.A6      net (fanout=2)        1.997   Sh276
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.261ns (3.075ns logic, 15.186ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  1.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_100 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.196ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.751 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_100 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_r0_q[101]
                                                       M_r0_q_100
    SLICE_X17Y33.D4      net (fanout=12)       3.017   M_r0_q[100]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.196ns (2.883ns logic, 15.313ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  1.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.204ns (Levels of Logic = 9)
  Clock Path Skew:      0.045ns (0.665 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X21Y3.B1       net (fanout=22)       2.955   Mmux_M_bc_d100415
    SLICE_X21Y3.B        Tilo                  0.259   N205
                                                       Mmux_M_bc_d1351_SW1
    SLICE_X20Y3.A2       net (fanout=1)        0.512   N205
    SLICE_X20Y3.CLK      Tas                   0.339   M_bc_q[34]
                                                       Mmux_M_bc_d1358
                                                       M_bc_q_33
    -------------------------------------------------  ---------------------------
    Total                                     18.204ns (3.104ns logic, 15.100ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  1.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.143ns (Levels of Logic = 9)
  Clock Path Skew:      0.045ns (0.665 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X8Y35.D5       net (fanout=526)      1.886   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X8Y35.D        Tilo                  0.254   Sh276
                                                       Sh2761
    SLICE_X17Y28.A6      net (fanout=2)        1.997   Sh276
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X21Y3.B1       net (fanout=22)       2.955   Mmux_M_bc_d100415
    SLICE_X21Y3.B        Tilo                  0.259   N205
                                                       Mmux_M_bc_d1351_SW1
    SLICE_X20Y3.A2       net (fanout=1)        0.512   N205
    SLICE_X20Y3.CLK      Tas                   0.339   M_bc_q[34]
                                                       Mmux_M_bc_d1358
                                                       M_bc_q_33
    -------------------------------------------------  ---------------------------
    Total                                     18.143ns (3.099ns logic, 15.044ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.108ns (Levels of Logic = 9)
  Clock Path Skew:      0.019ns (0.778 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X15Y13.A2      net (fanout=12)       1.463   N454
    SLICE_X15Y13.A       Tilo                  0.259   N159
                                                       Mmux_M_bc_d10041_5
    SLICE_X4Y9.B3        net (fanout=22)       2.230   Mmux_M_bc_d100414
    SLICE_X4Y9.B         Tilo                  0.254   M_bc_q[5]
                                                       Mmux_M_bc_d2806
    SLICE_X4Y9.D5        net (fanout=1)        1.169   Mmux_M_bc_d2805
    SLICE_X4Y9.CLK       Tas                   0.449   M_bc_q[5]
                                                       Mmux_M_bc_d2808_F
                                                       Mmux_M_bc_d2808
                                                       M_bc_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.108ns (3.012ns logic, 15.096ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  1.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_68 (FF)
  Destination:          M_bc_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.017ns (Levels of Logic = 9)
  Clock Path Skew:      -0.062ns (0.753 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_68 to M_bc_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   M_r0_q[69]
                                                       M_r0_q_68
    SLICE_X11Y34.B2      net (fanout=13)       2.924   M_r0_q[68]
    SLICE_X11Y34.B       Tilo                  0.259   Sh13681
                                                       Sh143111
    SLICE_X11Y34.A5      net (fanout=4)        0.251   Sh14311
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X21Y3.B1       net (fanout=22)       2.955   Mmux_M_bc_d100415
    SLICE_X21Y3.B        Tilo                  0.259   N205
                                                       Mmux_M_bc_d1351_SW1
    SLICE_X20Y3.A2       net (fanout=1)        0.512   N205
    SLICE_X20Y3.CLK      Tas                   0.339   M_bc_q[34]
                                                       Mmux_M_bc_d1358
                                                       M_bc_q_33
    -------------------------------------------------  ---------------------------
    Total                                     18.017ns (2.858ns logic, 15.159ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_0_1 (FF)
  Destination:          M_bc_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.079ns (Levels of Logic = 9)
  Clock Path Skew:      0.042ns (0.665 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_0_1 to M_bc_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.DQ      Tcko                  0.525   M_row_q_0_1
                                                       M_row_q_0_1
    SLICE_X16Y29.A2      net (fanout=5)        0.734   M_row_q_0_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X21Y3.B1       net (fanout=22)       2.955   Mmux_M_bc_d100415
    SLICE_X21Y3.B        Tilo                  0.259   N205
                                                       Mmux_M_bc_d1351_SW1
    SLICE_X20Y3.A2       net (fanout=1)        0.512   N205
    SLICE_X20Y3.CLK      Tas                   0.339   M_bc_q[34]
                                                       Mmux_M_bc_d1358
                                                       M_bc_q_33
    -------------------------------------------------  ---------------------------
    Total                                     18.079ns (3.104ns logic, 14.975ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  1.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.048ns (Levels of Logic = 9)
  Clock Path Skew:      0.017ns (0.776 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X17Y23.A4      net (fanout=12)       0.766   N454
    SLICE_X17Y23.A       Tilo                  0.259   M_row_q_3_1
                                                       Mmux_M_bc_d10041_3
    SLICE_X9Y3.B1        net (fanout=22)       3.877   Mmux_M_bc_d100412
    SLICE_X9Y3.B         Tilo                  0.259   M_bc_q[40]
                                                       Mmux_M_bc_d1656
    SLICE_X9Y3.A5        net (fanout=1)        0.230   Mmux_M_bc_d1655
    SLICE_X9Y3.CLK       Tas                   0.373   M_bc_q[40]
                                                       Mmux_M_bc_d1658
                                                       M_bc_q_39
    -------------------------------------------------  ---------------------------
    Total                                     18.048ns (2.941ns logic, 15.107ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  1.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_107 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.028ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.751 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_107 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.CQ       Tcko                  0.525   M_r0_q[107]
                                                       M_r0_q_107
    SLICE_X8Y35.A3       net (fanout=14)       2.210   M_r0_q[107]
    SLICE_X8Y35.A        Tilo                  0.254   Sh276
                                                       Sh147111
    SLICE_X8Y35.D3       net (fanout=5)        0.379   Sh14711
    SLICE_X8Y35.D        Tilo                  0.254   Sh276
                                                       Sh2761
    SLICE_X17Y28.A6      net (fanout=2)        1.997   Sh276
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.028ns (2.873ns logic, 15.155ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  1.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.079ns (Levels of Logic = 9)
  Clock Path Skew:      0.070ns (0.690 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X15Y13.A2      net (fanout=12)       1.463   N454
    SLICE_X15Y13.A       Tilo                  0.259   N159
                                                       Mmux_M_bc_d10041_5
    SLICE_X4Y9.B3        net (fanout=22)       2.230   Mmux_M_bc_d100414
    SLICE_X4Y9.B         Tilo                  0.254   M_bc_q[5]
                                                       Mmux_M_bc_d2806
    SLICE_X4Y9.D5        net (fanout=1)        1.169   Mmux_M_bc_d2805
    SLICE_X4Y9.CLK       Tas                   0.449   M_bc_q[5]
                                                       Mmux_M_bc_d2808_F
                                                       Mmux_M_bc_d2808
                                                       M_bc_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.079ns (3.209ns logic, 14.870ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.975ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.748 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X16Y3.B6       net (fanout=22)       2.434   Mmux_M_bc_d100415
    SLICE_X16Y3.B        Tilo                  0.254   N168
                                                       Mmux_M_bc_d2651_SW0
    SLICE_X15Y3.A2       net (fanout=1)        0.746   N168
    SLICE_X15Y3.CLK      Tas                   0.373   M_bc_q[58]
                                                       Mmux_M_bc_d2658
                                                       M_bc_q_57
    -------------------------------------------------  ---------------------------
    Total                                     17.975ns (2.936ns logic, 15.039ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  1.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.967ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.741 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X19Y5.A3       net (fanout=22)       2.840   Mmux_M_bc_d100415
    SLICE_X19Y5.A        Tilo                  0.259   N183
                                                       Mmux_M_bc_d2101_SW0
    SLICE_X19Y6.A6       net (fanout=1)        0.327   N183
    SLICE_X19Y6.CLK      Tas                   0.373   M_bc_q[48]
                                                       Mmux_M_bc_d2108
                                                       M_bc_q_47
    -------------------------------------------------  ---------------------------
    Total                                     17.967ns (2.941ns logic, 15.026ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  1.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.023ns (Levels of Logic = 10)
  Clock Path Skew:      0.043ns (0.663 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X0Y28.B5       net (fanout=526)      2.810   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X0Y28.B        Tilo                  0.254   N426
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT1818_SW1
    SLICE_X4Y27.B2       net (fanout=1)        1.335   N400
    SLICE_X4Y27.B        Tilo                  0.254   Mmux_GND_1_o_GND_1_o_mux_376_OUT1818
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT1818
    SLICE_X4Y27.A5       net (fanout=1)        0.247   Mmux_GND_1_o_GND_1_o_mux_376_OUT1818
    SLICE_X4Y27.A        Tilo                  0.254   Mmux_GND_1_o_GND_1_o_mux_376_OUT1818
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT1819
    SLICE_X19Y33.C2      net (fanout=1)        1.787   Mmux_GND_1_o_GND_1_o_mux_376_OUT1819
    SLICE_X19Y33.C       Tilo                  0.259   Mmux_GND_1_o_GND_1_o_mux_376_OUT1822
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT1823
    SLICE_X14Y26.D3      net (fanout=1)        1.547   Mmux_GND_1_o_GND_1_o_mux_376_OUT1823
    SLICE_X14Y26.D       Tilo                  0.235   Mmux_GND_1_o_GND_1_o_mux_376_OUT18
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT1830
    SLICE_X14Y26.C5      net (fanout=3)        0.439   Mmux_GND_1_o_GND_1_o_mux_376_OUT18
    SLICE_X14Y26.C       Tilo                  0.235   Mmux_GND_1_o_GND_1_o_mux_376_OUT18
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT197
    SLICE_X9Y17.A4       net (fanout=17)       1.960   Mmux_GND_1_o_GND_1_o_mux_376_OUT198
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X18Y4.B6       net (fanout=22)       2.601   Mmux_M_bc_d100415
    SLICE_X18Y4.B        Tilo                  0.235   Mmux_M_bc_d2203
                                                       Mmux_M_bc_d1551_SW0
    SLICE_X20Y4.A1       net (fanout=1)        1.133   N198
    SLICE_X20Y4.CLK      Tas                   0.339   M_bc_q[38]
                                                       Mmux_M_bc_d1558
                                                       M_bc_q_37
    -------------------------------------------------  ---------------------------
    Total                                     18.023ns (3.305ns logic, 14.718ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  1.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_0_1 (FF)
  Destination:          M_bc_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.018ns (Levels of Logic = 9)
  Clock Path Skew:      0.042ns (0.665 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_0_1 to M_bc_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.DQ      Tcko                  0.525   M_row_q_0_1
                                                       M_row_q_0_1
    SLICE_X16Y29.A2      net (fanout=5)        0.734   M_row_q_0_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X8Y35.D5       net (fanout=526)      1.886   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X8Y35.D        Tilo                  0.254   Sh276
                                                       Sh2761
    SLICE_X17Y28.A6      net (fanout=2)        1.997   Sh276
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X21Y3.B1       net (fanout=22)       2.955   Mmux_M_bc_d100415
    SLICE_X21Y3.B        Tilo                  0.259   N205
                                                       Mmux_M_bc_d1351_SW1
    SLICE_X20Y3.A2       net (fanout=1)        0.512   N205
    SLICE_X20Y3.CLK      Tas                   0.339   M_bc_q[34]
                                                       Mmux_M_bc_d1358
                                                       M_bc_q_33
    -------------------------------------------------  ---------------------------
    Total                                     18.018ns (3.099ns logic, 14.919ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  2.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_100 (FF)
  Destination:          M_bc_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.953ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.753 - 0.762)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_100 to M_bc_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y46.AQ       Tcko                  0.525   M_r0_q[101]
                                                       M_r0_q_100
    SLICE_X17Y33.D4      net (fanout=12)       3.017   M_r0_q[100]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X21Y3.B1       net (fanout=22)       2.955   Mmux_M_bc_d100415
    SLICE_X21Y3.B        Tilo                  0.259   N205
                                                       Mmux_M_bc_d1351_SW1
    SLICE_X20Y3.A2       net (fanout=1)        0.512   N205
    SLICE_X20Y3.CLK      Tas                   0.339   M_bc_q[34]
                                                       Mmux_M_bc_d1358
                                                       M_bc_q_33
    -------------------------------------------------  ---------------------------
    Total                                     17.953ns (2.907ns logic, 15.046ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  2.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.019ns (Levels of Logic = 9)
  Clock Path Skew:      0.068ns (0.688 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X17Y23.A4      net (fanout=12)       0.766   N454
    SLICE_X17Y23.A       Tilo                  0.259   M_row_q_3_1
                                                       Mmux_M_bc_d10041_3
    SLICE_X9Y3.B1        net (fanout=22)       3.877   Mmux_M_bc_d100412
    SLICE_X9Y3.B         Tilo                  0.259   M_bc_q[40]
                                                       Mmux_M_bc_d1656
    SLICE_X9Y3.A5        net (fanout=1)        0.230   Mmux_M_bc_d1655
    SLICE_X9Y3.CLK       Tas                   0.373   M_bc_q[40]
                                                       Mmux_M_bc_d1658
                                                       M_bc_q_39
    -------------------------------------------------  ---------------------------
    Total                                     18.019ns (3.138ns logic, 14.881ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  2.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.018ns (Levels of Logic = 9)
  Clock Path Skew:      0.070ns (0.690 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X8Y35.D5       net (fanout=526)      1.886   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X8Y35.D        Tilo                  0.254   Sh276
                                                       Sh2761
    SLICE_X17Y28.A6      net (fanout=2)        1.997   Sh276
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X15Y13.A2      net (fanout=12)       1.463   N454
    SLICE_X15Y13.A       Tilo                  0.259   N159
                                                       Mmux_M_bc_d10041_5
    SLICE_X4Y9.B3        net (fanout=22)       2.230   Mmux_M_bc_d100414
    SLICE_X4Y9.B         Tilo                  0.254   M_bc_q[5]
                                                       Mmux_M_bc_d2806
    SLICE_X4Y9.D5        net (fanout=1)        1.169   Mmux_M_bc_d2805
    SLICE_X4Y9.CLK       Tas                   0.449   M_bc_q[5]
                                                       Mmux_M_bc_d2808_F
                                                       Mmux_M_bc_d2808
                                                       M_bc_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.018ns (3.204ns logic, 14.814ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_49 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.917ns (Levels of Logic = 9)
  Clock Path Skew:      -0.013ns (0.746 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X13Y9.A1       net (fanout=12)       1.936   N454
    SLICE_X13Y9.A        Tilo                  0.259   Mmux_M_bc_d4306
                                                       Mmux_M_bc_d10041_8
    SLICE_X23Y4.A2       net (fanout=12)       1.860   Mmux_M_bc_d100417
    SLICE_X23Y4.A        Tilo                  0.259   Mmux_M_bc_d2206
                                                       Mmux_M_bc_d2207
    SLICE_X19Y4.A4       net (fanout=1)        0.946   Mmux_M_bc_d2206
    SLICE_X19Y4.CLK      Tas                   0.373   M_bc_q[50]
                                                       Mmux_M_bc_d2208
                                                       M_bc_q_49
    -------------------------------------------------  ---------------------------
    Total                                     17.917ns (2.941ns logic, 14.976ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_68 (FF)
  Destination:          M_bc_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.892ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.778 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_68 to M_bc_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   M_r0_q[69]
                                                       M_r0_q_68
    SLICE_X11Y34.B2      net (fanout=13)       2.924   M_r0_q[68]
    SLICE_X11Y34.B       Tilo                  0.259   Sh13681
                                                       Sh143111
    SLICE_X11Y34.A5      net (fanout=4)        0.251   Sh14311
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X15Y13.A2      net (fanout=12)       1.463   N454
    SLICE_X15Y13.A       Tilo                  0.259   N159
                                                       Mmux_M_bc_d10041_5
    SLICE_X4Y9.B3        net (fanout=22)       2.230   Mmux_M_bc_d100414
    SLICE_X4Y9.B         Tilo                  0.254   M_bc_q[5]
                                                       Mmux_M_bc_d2806
    SLICE_X4Y9.D5        net (fanout=1)        1.169   Mmux_M_bc_d2805
    SLICE_X4Y9.CLK       Tas                   0.449   M_bc_q[5]
                                                       Mmux_M_bc_d2808_F
                                                       Mmux_M_bc_d2808
                                                       M_bc_q_5
    -------------------------------------------------  ---------------------------
    Total                                     17.892ns (2.963ns logic, 14.929ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_57 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.946ns (Levels of Logic = 9)
  Clock Path Skew:      0.040ns (0.660 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X16Y3.B6       net (fanout=22)       2.434   Mmux_M_bc_d100415
    SLICE_X16Y3.B        Tilo                  0.254   N168
                                                       Mmux_M_bc_d2651_SW0
    SLICE_X15Y3.A2       net (fanout=1)        0.746   N168
    SLICE_X15Y3.CLK      Tas                   0.373   M_bc_q[58]
                                                       Mmux_M_bc_d2658
                                                       M_bc_q_57
    -------------------------------------------------  ---------------------------
    Total                                     17.946ns (3.133ns logic, 14.813ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_89 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.863ns (Levels of Logic = 9)
  Clock Path Skew:      -0.042ns (0.717 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X18Y10.A4      net (fanout=12)       1.920   N454
    SLICE_X18Y10.A       Tilo                  0.235   Mmux_M_bc_d2005
                                                       Mmux_M_bc_d10041_4
    SLICE_X12Y16.D4      net (fanout=22)       1.653   Mmux_M_bc_d100413
    SLICE_X12Y16.D       Tilo                  0.254   Mmux_M_bc_d4405
                                                       Mmux_M_bc_d4406
    SLICE_X10Y16.B2      net (fanout=1)        1.168   Mmux_M_bc_d4405
    SLICE_X10Y16.CLK     Tas                   0.349   M_bc_q[90]
                                                       Mmux_M_bc_d4408
                                                       M_bc_q_89
    -------------------------------------------------  ---------------------------
    Total                                     17.863ns (2.888ns logic, 14.975ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_47 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.938ns (Levels of Logic = 9)
  Clock Path Skew:      0.033ns (0.653 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X11Y34.A2      net (fanout=526)      2.257   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X11Y34.A       Tilo                  0.259   Sh13681
                                                       Sh2361
    SLICE_X17Y28.A1      net (fanout=2)        1.682   Sh236
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X19Y5.A3       net (fanout=22)       2.840   Mmux_M_bc_d100415
    SLICE_X19Y5.A        Tilo                  0.259   N183
                                                       Mmux_M_bc_d2101_SW0
    SLICE_X19Y6.A6       net (fanout=1)        0.327   N183
    SLICE_X19Y6.CLK      Tas                   0.373   M_bc_q[48]
                                                       Mmux_M_bc_d2108
                                                       M_bc_q_47
    -------------------------------------------------  ---------------------------
    Total                                     17.938ns (3.138ns logic, 14.800ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r0_q_99 (FF)
  Destination:          M_bc_q_55 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.895ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.749 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r0_q_99 to M_bc_q_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.CQ       Tcko                  0.525   M_r0_q[99]
                                                       M_r0_q_99
    SLICE_X17Y33.D3      net (fanout=15)       3.297   M_r0_q[99]
    SLICE_X17Y33.D       Tilo                  0.259   Sh14631
                                                       Sh146311
    SLICE_X17Y29.D3      net (fanout=4)        1.032   Sh14631
    SLICE_X17Y29.D       Tilo                  0.259   Sh268
                                                       Sh2681
    SLICE_X17Y28.A4      net (fanout=2)        0.695   Sh268
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X9Y17.A5       net (fanout=12)       1.625   N454
    SLICE_X9Y17.A        Tilo                  0.259   N216
                                                       Mmux_M_bc_d10041_6
    SLICE_X15Y2.D6       net (fanout=22)       2.418   Mmux_M_bc_d100415
    SLICE_X15Y2.D        Tilo                  0.259   N172
                                                       Mmux_M_bc_d2551_SW1
    SLICE_X14Y2.A2       net (fanout=1)        0.701   N172
    SLICE_X14Y2.CLK      Tas                   0.349   M_bc_q[56]
                                                       Mmux_M_bc_d2558
                                                       M_bc_q_55
    -------------------------------------------------  ---------------------------
    Total                                     17.895ns (2.917ns logic, 14.978ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  2.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_row_q_1_1 (FF)
  Destination:          M_bc_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.958ns (Levels of Logic = 9)
  Clock Path Skew:      0.068ns (0.688 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_row_q_1_1 to M_bc_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.CQ      Tcko                  0.525   M_row_q_1_2
                                                       M_row_q_1_1
    SLICE_X16Y29.A6      net (fanout=6)        0.859   M_row_q_1_1
    SLICE_X16Y29.AMUX    Topaa                 0.456   M_row_q_0_1
                                                       Mmult_n3010_Madd2_lut<1>1
                                                       Mmult_n3010_Madd2_cy<4>
    SLICE_X8Y35.D5       net (fanout=526)      1.886   Madd_M_row_q[3]_GND_1_o_add_365_OUT_cy[1]
    SLICE_X8Y35.D        Tilo                  0.254   Sh276
                                                       Sh2761
    SLICE_X17Y28.A6      net (fanout=2)        1.997   Sh276
    SLICE_X17Y28.A       Tilo                  0.259   Sh585061
                                                       SF7011
    SLICE_X16Y36.D1      net (fanout=2)        1.777   SF701
    SLICE_X16Y36.D       Tilo                  0.254   Sh584910
                                                       Sh584910
    SLICE_X11Y27.D4      net (fanout=1)        1.699   Sh584910
    SLICE_X11Y27.D       Tilo                  0.259   bullscows/M_a_q_13
                                                       Sh584911
    SLICE_X14Y25.C5      net (fanout=7)        1.734   n1245[148]
    SLICE_X14Y25.C       Tilo                  0.235   Mmux_M_bc_d100411
                                                       Mmux_GND_1_o_GND_1_o_mux_376_OUT191_SW0
    SLICE_X17Y23.A4      net (fanout=12)       0.766   N454
    SLICE_X17Y23.A       Tilo                  0.259   M_row_q_3_1
                                                       Mmux_M_bc_d10041_3
    SLICE_X9Y3.B1        net (fanout=22)       3.877   Mmux_M_bc_d100412
    SLICE_X9Y3.B         Tilo                  0.259   M_bc_q[40]
                                                       Mmux_M_bc_d1656
    SLICE_X9Y3.A5        net (fanout=1)        0.230   Mmux_M_bc_d1655
    SLICE_X9Y3.CLK       Tas                   0.373   M_bc_q[40]
                                                       Mmux_M_bc_d1658
                                                       M_bc_q_39
    -------------------------------------------------  ---------------------------
    Total                                     17.958ns (3.133ns logic, 14.825ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_color_gen_0[0].flagbutton_color/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_down/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_color_gen_0[5].flagbutton_color/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_color_gen_0[6].flagbutton_color/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_color_gen_0[4].flagbutton_color/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_color_gen_0[1].flagbutton_color/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_color_gen_0[2].flagbutton_color/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_shift_left/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_submit/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_shift_left/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_shift_right/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_shift_left/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_reset/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_shift_left/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_up/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: flagbutton_shift_left/button_cond/M_sync_out/CLK
  Logical resource: flagbutton_shift_left/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[3]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[3]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_1/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[3]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_2/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[3]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_3/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[7]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_4/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[7]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_5/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[7]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_6/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[7]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_7/CK
  Location pin: SLICE_X20Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[11]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_8/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[11]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_9/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[11]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_10/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[11]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_11/CK
  Location pin: SLICE_X20Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[15]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_12/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[15]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_13/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[15]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_14/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q[15]/CLK
  Logical resource: flagbutton_color_gen_0[3].flagbutton_color/button_cond/M_ctr_q_15/CK
  Location pin: SLICE_X20Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.519|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11313525 paths, 0 nets, and 16752 connections

Design statistics:
   Minimum period:  18.519ns{1}   (Maximum frequency:  53.999MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 09 07:09:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 274 MB



