#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 23 15:08:02 2020
# Process ID: 11184
# Current directory: D:/verilog_docs/HDMI_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12404 D:\verilog_docs\HDMI_Demo\HDMI_Demo.xpr
# Log file: D:/verilog_docs/HDMI_Demo/vivado.log
# Journal file: D:/verilog_docs/HDMI_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog_docs/HDMI_Demo/HDMI_Demo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 858.242 ; gain = 172.688
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/verilog_docs/RGB2DVI_IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/verilog_docs/RGB2DVI_IP'.
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2dvi_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
INFO: [Project 1-386] Moving file 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
create_ip -name clk_vip -vendor xilinx.com -library ip -version 1.0 -module_name clk_vip_0 -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_vip_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci] -no_script -reset -force -quiet
remove_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {18} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {175.200} CONFIG.CLKOUT1_PHASE_ERROR {161.614}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ROM -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ROM} CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips ROM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ROM' to 'ROM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM/ROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM/ROM.xci] -no_script -reset -force -quiet
remove_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM/ROM.xci
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ROM_SIN -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ROM_SIN} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips ROM_SIN]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ROM_SIN' to 'ROM_SIN' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_SIN'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_SIN'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_SIN'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ROM_SIN'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_SIN'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1138.766 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ROM_SIN] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ROM_SIN, cache-ID = c05f7174fc66fa1e; cache size = 0.289 MB.
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci'
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci] -no_script -reset -force -quiet
remove_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_R_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_R_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_R_Rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Picture_R_Rom' to 'Picture_R_Rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Picture_R_Rom'...
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Picture_R_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Picture_R_Rom'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.766 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Picture_R_Rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Picture_R_Rom, cache-ID = c05f7174fc66fa1e; cache size = 0.289 MB.
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci'
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_G_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_G_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_G_Rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Picture_G_Rom' to 'Picture_G_Rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Picture_G_Rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Picture_G_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Picture_G_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Picture_G_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Picture_G_Rom'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.559 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all Picture_G_Rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Picture_G_Rom, cache-ID = c05f7174fc66fa1e; cache size = 0.289 MB.
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci'
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_B_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_B_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_B_Rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Picture_B_Rom' to 'Picture_B_Rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Picture_B_Rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Picture_B_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Picture_B_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Picture_B_Rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Picture_B_Rom'...
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.680 ; gain = 3.750
catch { config_ip_cache -export [get_ips -all Picture_B_Rom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Picture_B_Rom, cache-ID = c05f7174fc66fa1e; cache size = 0.289 MB.
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci'
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci' is already up-to-date
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Thu Jul 23 16:02:22 2020] Launched clk_wiz_0_synth_1, rgb2dvi_0_synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/clk_wiz_0_synth_1/runme.log
rgb2dvi_0_synth_1: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/rgb2dvi_0_synth_1/runme.log
[Thu Jul 23 16:02:22 2020] Launched synth_1...
Run output will be captured here: D:/verilog_docs/HDMI_Demo/HDMI_Demo.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'clk_10'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.dcp' for cell 'Video_Generator0/B_ROM'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.dcp' for cell 'Video_Generator0/G_ROM'
INFO: [Project 1-454] Reading design checkpoint 'd:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.dcp' for cell 'Video_Generator0/R_ROM'
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'clk_10/inst'
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_10/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1949.098 ; gain = 508.684
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'clk_10/inst'
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'rgb2dvi/U0'
Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
Finished Parsing XDC File [d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'rgb2dvi/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1949.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2030.988 ; gain = 816.711
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDS_Tx_Data_P[2]} {TMDS_Tx_Data_P[1]} {TMDS_Tx_Data_P[0]} TMDS_Tx_Clk_P]]
place_ports clk_100MHz Y18
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_100MHz]]
place_ports TMDS_Tx_Clk_P E1
place_ports {TMDS_Tx_Data_P[0]} G1
startgroup
set_property package_pin "" [get_ports [list  clk_100MHz]]
place_ports {TMDS_Tx_Data_P[1]} H2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {TMDS_Tx_Data_P[1]} {TMDS_Tx_Data_P[0]}]]
place_ports clk_100MHz Y18
endgroup
place_ports {TMDS_Tx_Data_P[0]} K1
place_ports {TMDS_Tx_Data_P[0]} G1
startgroup
set_property package_pin "" [get_ports [list  clk_100MHz]]
place_ports {TMDS_Tx_Data_P[1]} K1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {TMDS_Tx_Data_P[1]} {TMDS_Tx_Data_P[0]}]]
place_ports clk_100MHz H4
endgroup
file mkdir D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sim_1/new/TOP_tb.v w ]
add_files -fileset sim_1 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sim_1/new/TOP_tb.v
update_compile_order -fileset sim_1
file mkdir D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new
close [ open D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/lab_10.xdc w ]
add_files -fileset constrs_1 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/lab_10.xdc
set_property target_constrs_file D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/lab_10.xdc [current_fileset -constrset]
save_constraints -force
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2dvi_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx_2019/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab_10' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim/100.coe'
INFO: [SIM-utils-43] Exported 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim/Picture_B_Rom.mif'
INFO: [SIM-utils-43] Exported 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim/Picture_G_Rom.mif'
INFO: [SIM-utils-43] Exported 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim/Picture_R_Rom.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Lab_10_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/sim/Picture_B_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Picture_B_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/sim/Picture_G_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Picture_G_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/sim/Picture_R_Rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Picture_R_Rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/HDMI_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/Video_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Video_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/lab_9_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Lab_10_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim'
"xelab -wto ca343cc225fa4eef8dfa41b7020fc365 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab_10_behav xil_defaultlib.Lab_10 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx_2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ca343cc225fa4eef8dfa41b7020fc365 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Lab_10_behav xil_defaultlib.Lab_10 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'arst_n' [D:/verilog_docs/lab_9_top.v:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [D:/verilog_docs/lab_9_top.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Video_Mode' [D:/verilog_docs/lab_9_top.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/verilog_docs/Video_Generator.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/verilog_docs/Video_Generator.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/verilog_docs/Video_Generator.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=18,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [syncasync_default]
Compiling architecture behavioral of entity xil_defaultlib.ClockGen [\ClockGen(kclkprimitive="PLL")(1...]
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kclkprimitive="PLL",krs...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.drive_default
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.Picture_R_Rom
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.Picture_G_Rom
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.Picture_B_Rom
Compiling module xil_defaultlib.Video_Generator
Compiling module xil_defaultlib.Lab_10
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab_10_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim/xsim.dir/Lab_10_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.156 ; gain = 17.527
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 23 16:19:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2183.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/verilog_docs/HDMI_Demo/HDMI_Demo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab_10_behav -key {Behavioral:sim_1:Functional:Lab_10} -tclbatch {Lab_10.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Lab_10.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Lab_10.Video_Generator0.R_ROM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Lab_10.Video_Generator0.G_ROM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Lab_10.Video_Generator0.B_ROM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab_10_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2183.402 ; gain = 0.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.418 ; gain = 3.016
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 23 16:33:51 2020...
