// Seed: 3133874644
module module_0 ();
  wire id_1 = id_1;
  wire id_2, id_3, id_4, id_5;
  assign module_1.type_25 = 0;
  tri1 id_6 = 1 ? 1 : (1);
  assign id_4 = ~id_2;
  id_7 :
  assert property (@(posedge 1) id_2 - id_4)
  else $display(id_3, id_2, 1);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2,
    output tri id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6
    , id_15,
    output uwire id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10,
    output wor id_11,
    input supply1 id_12,
    input tri0 id_13
);
  id_16(
      .id_0({1'h0}), .id_1(id_0), .id_2(1), .id_3(id_15), .id_4(id_4), .id_5(1'h0), .id_6(1)
  );
  wire id_17;
  wire id_18;
  module_0 modCall_1 ();
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
