\hypertarget{group___s_p_i___clock___phase}{}\doxysection{SPI\+\_\+\+Clock\+\_\+\+Phase}
\label{group___s_p_i___clock___phase}\index{SPI\_Clock\_Phase@{SPI\_Clock\_Phase}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}{SPI\+\_\+\+PHASE\+\_\+1\+EDGE}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}{SPI\+\_\+\+PHASE\+\_\+2\+EDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga6441f08edf79dd5b243c54b888d3cbf7}{IS\+\_\+\+SPI\+\_\+\+CPHA}}(CPHA)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___clock___phase_ga6441f08edf79dd5b243c54b888d3cbf7}\label{group___s_p_i___clock___phase_ga6441f08edf79dd5b243c54b888d3cbf7}} 
\index{SPI\_Clock\_Phase@{SPI\_Clock\_Phase}!IS\_SPI\_CPHA@{IS\_SPI\_CPHA}}
\index{IS\_SPI\_CPHA@{IS\_SPI\_CPHA}!SPI\_Clock\_Phase@{SPI\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{IS\_SPI\_CPHA}{IS\_SPI\_CPHA}}
{\footnotesize\ttfamily \#define IS\+\_\+\+SPI\+\_\+\+CPHA(\begin{DoxyParamCaption}\item[{}]{CPHA }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                           (((CPHA) == \mbox{\hyperlink{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}{SPI\_PHASE\_1EDGE}}) || \(\backslash\)}
\DoxyCodeLine{                           ((CPHA) == \mbox{\hyperlink{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}{SPI\_PHASE\_2EDGE}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00238}{238}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}\label{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}} 
\index{SPI\_Clock\_Phase@{SPI\_Clock\_Phase}!SPI\_PHASE\_1EDGE@{SPI\_PHASE\_1EDGE}}
\index{SPI\_PHASE\_1EDGE@{SPI\_PHASE\_1EDGE}!SPI\_Clock\_Phase@{SPI\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{SPI\_PHASE\_1EDGE}{SPI\_PHASE\_1EDGE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+PHASE\+\_\+1\+EDGE~((uint32\+\_\+t)0x00000000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00235}{235}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}\label{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}} 
\index{SPI\_Clock\_Phase@{SPI\_Clock\_Phase}!SPI\_PHASE\_2EDGE@{SPI\_PHASE\_2EDGE}}
\index{SPI\_PHASE\_2EDGE@{SPI\_PHASE\_2EDGE}!SPI\_Clock\_Phase@{SPI\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{SPI\_PHASE\_2EDGE}{SPI\_PHASE\_2EDGE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+PHASE\+\_\+2\+EDGE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source_l00236}{236}} of file \mbox{\hyperlink{stm32f4xx__hal__spi_8h_source}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}.

