module alu_32(input [31:0]a,
input [31:0]b,
input [2:0]op,
output reg [31:0]res);
always@(*)
begin
	case(op)
		3'b000: res = a+b;
		3'b001: res = a-b;
		3'b010: res = a&b;
		3'b011: res = a|b;
		3'b100: res = ~(a&b);
		3'b101: res = ~(a|b);
		3'b110: res = a^b;
		3'b111: res = a<<1;
		default: res = 32'd0;
	endcase
end
endmodule
