$date
	Sun Oct 23 02:23:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#439447
b10 !
1"
#439450
b10 &
b10 %
1$
#439451
0"
#439454
b1 &
1#
b1 %
#439458
b0 &
b0 %
0#
0$
#1456683
b110 !
1"
#1456686
b110 &
b110 %
1$
#1456687
0"
#1456690
b11 &
b11 %
#1456694
b1010 &
b1010 %
#1456698
b101 &
b101 %
#1456702
b10000 &
b10000 %
#1456706
b1000 &
b1000 %
#1456710
b100 &
b100 %
#1456714
b10 &
b10 %
#1456718
b1 &
1#
b1 %
#1456722
b0 &
b0 %
0#
0$
#2382951
b1101 !
1"
#2382954
b1101 &
b1101 %
1$
#2382955
0"
#2382958
b101000 &
b101000 %
#2382962
b10100 &
b10100 %
#2382966
b1010 &
b1010 %
#2382970
b101 &
b101 %
#2382974
b10000 &
b10000 %
#2382978
b1000 &
b1000 %
#2382982
b100 &
b100 %
#2382986
b10 &
b10 %
#2382990
b1 &
1#
b1 %
#2382994
b0 &
b0 %
0#
0$
#4500012
