{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79972,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000279528,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000182096,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.18573e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000182096,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 27.5264,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 73.8208,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 11.2608,
	"finish__design__instance__count__class:sequential_cell": 6,
	"finish__design__instance__area__class:sequential_cell": 152.646,
	"finish__design__instance__count__class:multi_input_combinational_cell": 47,
	"finish__design__instance__area__class:multi_input_combinational_cell": 424.157,
	"finish__design__instance__count": 75,
	"finish__design__instance__area": 734.454,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.38484,
	"finish__clock__skew__setup": 0.00731444,
	"finish__clock__skew__hold": 0.00731444,
	"finish__timing__drv__max_slew_limit": 0.722587,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.84859,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000306099,
	"finish__power__switching__total": 0.000215893,
	"finish__power__leakage__total": 3.25572e-10,
	"finish__power__total": 0.000521993,
	"finish__design__io": 11,
	"finish__design__die__area": 4415.6,
	"finish__design__core__area": 4000.09,
	"finish__design__instance__count": 125,
	"finish__design__instance__area": 797.014,
	"finish__design__instance__count__stdcell": 125,
	"finish__design__instance__area__stdcell": 797.014,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.199249,
	"finish__design__instance__utilization__stdcell": 0.199249,
	"finish__design__rows": 23,
	"finish__design__rows:unithd": 23,
	"finish__design__sites": 3197,
	"finish__design__sites:unithd": 3197,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}