//   Ordt 190617.01 autogenerated file 
//   Input: platform_ctrl.rdl
//   Parms: ./ordt/params.txt
//   Date: Wed May 06 12:33:09 PDT 2020
//

//
//---------- module AhaPlatformCtrlAddrMap_pio
//
module AhaPlatformCtrlAddrMap_pio
(
  clk,
  reset,
  h2l_RESET_ACK_REG_DMA0_w,
  h2l_RESET_ACK_REG_DMA1_w,
  h2l_RESET_ACK_REG_TLX_FWD_w,
  h2l_RESET_ACK_REG_TLX_REV_w,
  h2l_RESET_ACK_REG_GGRA_w,
  h2l_RESET_ACK_REG_NIC_w,
  h2l_RESET_ACK_REG_TIMER0_w,
  h2l_RESET_ACK_REG_TIMER1_w,
  h2l_RESET_ACK_REG_UART0_w,
  h2l_RESET_ACK_REG_UART1_w,
  h2l_RESET_ACK_REG_WDOG_w,
  h2d_pio_dec_address,
  h2d_pio_dec_write_data,
  h2d_pio_dec_write_enable,
  h2d_pio_dec_write,
  h2d_pio_dec_read,

  l2h_PAD_STRENGTH_CTRL_REG_GRP0_r,
  l2h_PAD_STRENGTH_CTRL_REG_GRP1_r,
  l2h_PAD_STRENGTH_CTRL_REG_GRP2_r,
  l2h_PAD_STRENGTH_CTRL_REG_GRP3_r,
  l2h_PAD_STRENGTH_CTRL_REG_GRP4_r,
  l2h_PAD_STRENGTH_CTRL_REG_GRP5_r,
  l2h_PAD_STRENGTH_CTRL_REG_GRP6_r,
  l2h_PAD_STRENGTH_CTRL_REG_GRP7_r,
  l2h_SYS_CLK_SELECT_REG_SELECT_swmod_o,
  l2h_SYS_CLK_SELECT_REG_SELECT_r,
  l2h_DMA0_PCLK_SELECT_REG_SELECT_r,
  l2h_DMA1_PCLK_SELECT_REG_SELECT_r,
  l2h_TLX_FWD_CLK_SELECT_REG_SELECT_r,
  l2h_CGRA_CLK_SELECT_REG_SELECT_r,
  l2h_TIMER0_CLK_SELECT_REG_SELECT_r,
  l2h_TIMER1_CLK_SELECT_REG_SELECT_r,
  l2h_UART0_CLK_SELECT_REG_SELECT_r,
  l2h_UART1_CLK_SELECT_REG_SELECT_r,
  l2h_WDOG_CLK_SELECT_REG_SELECT_r,
  l2h_CLK_GATE_EN_REG_CPU_r,
  l2h_CLK_GATE_EN_REG_DAP_r,
  l2h_CLK_GATE_EN_REG_DMA0_r,
  l2h_CLK_GATE_EN_REG_DMA1_r,
  l2h_CLK_GATE_EN_REG_SRAMx_r,
  l2h_CLK_GATE_EN_REG_TLX_FWD_r,
  l2h_CLK_GATE_EN_REG_GGRA_r,
  l2h_CLK_GATE_EN_REG_NIC_r,
  l2h_CLK_GATE_EN_REG_TIMER0_r,
  l2h_CLK_GATE_EN_REG_TIMER1_r,
  l2h_CLK_GATE_EN_REG_UART0_r,
  l2h_CLK_GATE_EN_REG_UART1_r,
  l2h_CLK_GATE_EN_REG_WDOG_r,
  l2h_SYS_RESET_PROP_REG_DMA0_r,
  l2h_SYS_RESET_PROP_REG_DMA1_r,
  l2h_SYS_RESET_PROP_REG_SRAMx_r,
  l2h_SYS_RESET_PROP_REG_TLX_FWD_r,
  l2h_SYS_RESET_PROP_REG_GGRA_r,
  l2h_SYS_RESET_PROP_REG_NIC_r,
  l2h_SYS_RESET_PROP_REG_TIMER0_r,
  l2h_SYS_RESET_PROP_REG_TIMER1_r,
  l2h_SYS_RESET_PROP_REG_UART0_r,
  l2h_SYS_RESET_PROP_REG_UART1_r,
  l2h_SYS_RESET_PROP_REG_WDOG_r,
  l2h_RESET_REQ_REG_DMA0_r,
  l2h_RESET_REQ_REG_DMA1_r,
  l2h_RESET_REQ_REG_TLX_FWD_r,
  l2h_RESET_REQ_REG_TLX_REV_r,
  l2h_RESET_REQ_REG_GGRA_r,
  l2h_RESET_REQ_REG_NIC_r,
  l2h_RESET_REQ_REG_TIMER0_r,
  l2h_RESET_REQ_REG_TIMER1_r,
  l2h_RESET_REQ_REG_UART0_r,
  l2h_RESET_REQ_REG_UART1_r,
  l2h_RESET_REQ_REG_WDOG_r,
  l2h_SYS_TICK_CONFIG_REG_CALIB_r,
  l2h_SYS_TICK_CONFIG_REG_NOT_10_MS_r,
  l2h_SYS_RESET_AGGR_REG_LOCKUP_RESET_EN_r,
  l2h_SYS_RESET_AGGR_REG_WDOG_TIMEOUT_RESET_EN_r,
  d2h_dec_pio_read_data,
  d2h_dec_pio_ack,
  d2h_dec_pio_nack );

  //------- inputs
  input    clk;
  input    reset;
  input    h2l_RESET_ACK_REG_DMA0_w;
  input    h2l_RESET_ACK_REG_DMA1_w;
  input    h2l_RESET_ACK_REG_TLX_FWD_w;
  input    h2l_RESET_ACK_REG_TLX_REV_w;
  input    h2l_RESET_ACK_REG_GGRA_w;
  input    h2l_RESET_ACK_REG_NIC_w;
  input    h2l_RESET_ACK_REG_TIMER0_w;
  input    h2l_RESET_ACK_REG_TIMER1_w;
  input    h2l_RESET_ACK_REG_UART0_w;
  input    h2l_RESET_ACK_REG_UART1_w;
  input    h2l_RESET_ACK_REG_WDOG_w;
  input     [6:2] h2d_pio_dec_address;
  input     [31:0] h2d_pio_dec_write_data;
  input     [3:0] h2d_pio_dec_write_enable;
  input    h2d_pio_dec_write;
  input    h2d_pio_dec_read;

  //------- outputs
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP0_r;
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP1_r;
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP2_r;
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP3_r;
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP4_r;
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP5_r;
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP6_r;
  output     [2:0] l2h_PAD_STRENGTH_CTRL_REG_GRP7_r;
  output    l2h_SYS_CLK_SELECT_REG_SELECT_swmod_o;
  output     [2:0] l2h_SYS_CLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_DMA0_PCLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_DMA1_PCLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_TLX_FWD_CLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_CGRA_CLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_TIMER0_CLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_TIMER1_CLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_UART0_CLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_UART1_CLK_SELECT_REG_SELECT_r;
  output     [2:0] l2h_WDOG_CLK_SELECT_REG_SELECT_r;
  output    l2h_CLK_GATE_EN_REG_CPU_r;
  output    l2h_CLK_GATE_EN_REG_DAP_r;
  output    l2h_CLK_GATE_EN_REG_DMA0_r;
  output    l2h_CLK_GATE_EN_REG_DMA1_r;
  output    l2h_CLK_GATE_EN_REG_SRAMx_r;
  output    l2h_CLK_GATE_EN_REG_TLX_FWD_r;
  output    l2h_CLK_GATE_EN_REG_GGRA_r;
  output    l2h_CLK_GATE_EN_REG_NIC_r;
  output    l2h_CLK_GATE_EN_REG_TIMER0_r;
  output    l2h_CLK_GATE_EN_REG_TIMER1_r;
  output    l2h_CLK_GATE_EN_REG_UART0_r;
  output    l2h_CLK_GATE_EN_REG_UART1_r;
  output    l2h_CLK_GATE_EN_REG_WDOG_r;
  output    l2h_SYS_RESET_PROP_REG_DMA0_r;
  output    l2h_SYS_RESET_PROP_REG_DMA1_r;
  output    l2h_SYS_RESET_PROP_REG_SRAMx_r;
  output    l2h_SYS_RESET_PROP_REG_TLX_FWD_r;
  output    l2h_SYS_RESET_PROP_REG_GGRA_r;
  output    l2h_SYS_RESET_PROP_REG_NIC_r;
  output    l2h_SYS_RESET_PROP_REG_TIMER0_r;
  output    l2h_SYS_RESET_PROP_REG_TIMER1_r;
  output    l2h_SYS_RESET_PROP_REG_UART0_r;
  output    l2h_SYS_RESET_PROP_REG_UART1_r;
  output    l2h_SYS_RESET_PROP_REG_WDOG_r;
  output    l2h_RESET_REQ_REG_DMA0_r;
  output    l2h_RESET_REQ_REG_DMA1_r;
  output    l2h_RESET_REQ_REG_TLX_FWD_r;
  output    l2h_RESET_REQ_REG_TLX_REV_r;
  output    l2h_RESET_REQ_REG_GGRA_r;
  output    l2h_RESET_REQ_REG_NIC_r;
  output    l2h_RESET_REQ_REG_TIMER0_r;
  output    l2h_RESET_REQ_REG_TIMER1_r;
  output    l2h_RESET_REQ_REG_UART0_r;
  output    l2h_RESET_REQ_REG_UART1_r;
  output    l2h_RESET_REQ_REG_WDOG_r;
  output     [23:0] l2h_SYS_TICK_CONFIG_REG_CALIB_r;
  output    l2h_SYS_TICK_CONFIG_REG_NOT_10_MS_r;
  output    l2h_SYS_RESET_AGGR_REG_LOCKUP_RESET_EN_r;
  output    l2h_SYS_RESET_AGGR_REG_WDOG_TIMEOUT_RESET_EN_r;
  output     [31:0] d2h_dec_pio_read_data;
  output    d2h_dec_pio_ack;
  output    d2h_dec_pio_nack;


  //------- wire defines
  wire   [31:0] d2l_ID_REG_w;
  wire   [31:0] d2l_ID_REG_w_enable;
  wire  d2l_ID_REG_we;
  wire  d2l_ID_REG_re;
  wire   [31:0] d2l_PAD_STRENGTH_CTRL_REG_w;
  wire   [31:0] d2l_PAD_STRENGTH_CTRL_REG_w_enable;
  wire  d2l_PAD_STRENGTH_CTRL_REG_we;
  wire  d2l_PAD_STRENGTH_CTRL_REG_re;
  wire   [31:0] d2l_SYS_CLK_SELECT_REG_w;
  wire   [31:0] d2l_SYS_CLK_SELECT_REG_w_enable;
  wire  d2l_SYS_CLK_SELECT_REG_we;
  wire  d2l_SYS_CLK_SELECT_REG_re;
  wire   [31:0] d2l_DMA0_PCLK_SELECT_REG_w;
  wire   [31:0] d2l_DMA0_PCLK_SELECT_REG_w_enable;
  wire  d2l_DMA0_PCLK_SELECT_REG_we;
  wire  d2l_DMA0_PCLK_SELECT_REG_re;
  wire   [31:0] d2l_DMA1_PCLK_SELECT_REG_w;
  wire   [31:0] d2l_DMA1_PCLK_SELECT_REG_w_enable;
  wire  d2l_DMA1_PCLK_SELECT_REG_we;
  wire  d2l_DMA1_PCLK_SELECT_REG_re;
  wire   [31:0] d2l_TLX_FWD_CLK_SELECT_REG_w;
  wire   [31:0] d2l_TLX_FWD_CLK_SELECT_REG_w_enable;
  wire  d2l_TLX_FWD_CLK_SELECT_REG_we;
  wire  d2l_TLX_FWD_CLK_SELECT_REG_re;
  wire   [31:0] d2l_CGRA_CLK_SELECT_REG_w;
  wire   [31:0] d2l_CGRA_CLK_SELECT_REG_w_enable;
  wire  d2l_CGRA_CLK_SELECT_REG_we;
  wire  d2l_CGRA_CLK_SELECT_REG_re;
  wire   [31:0] d2l_TIMER0_CLK_SELECT_REG_w;
  wire   [31:0] d2l_TIMER0_CLK_SELECT_REG_w_enable;
  wire  d2l_TIMER0_CLK_SELECT_REG_we;
  wire  d2l_TIMER0_CLK_SELECT_REG_re;
  wire   [31:0] d2l_TIMER1_CLK_SELECT_REG_w;
  wire   [31:0] d2l_TIMER1_CLK_SELECT_REG_w_enable;
  wire  d2l_TIMER1_CLK_SELECT_REG_we;
  wire  d2l_TIMER1_CLK_SELECT_REG_re;
  wire   [31:0] d2l_UART0_CLK_SELECT_REG_w;
  wire   [31:0] d2l_UART0_CLK_SELECT_REG_w_enable;
  wire  d2l_UART0_CLK_SELECT_REG_we;
  wire  d2l_UART0_CLK_SELECT_REG_re;
  wire   [31:0] d2l_UART1_CLK_SELECT_REG_w;
  wire   [31:0] d2l_UART1_CLK_SELECT_REG_w_enable;
  wire  d2l_UART1_CLK_SELECT_REG_we;
  wire  d2l_UART1_CLK_SELECT_REG_re;
  wire   [31:0] d2l_WDOG_CLK_SELECT_REG_w;
  wire   [31:0] d2l_WDOG_CLK_SELECT_REG_w_enable;
  wire  d2l_WDOG_CLK_SELECT_REG_we;
  wire  d2l_WDOG_CLK_SELECT_REG_re;
  wire   [31:0] d2l_CLK_GATE_EN_REG_w;
  wire   [31:0] d2l_CLK_GATE_EN_REG_w_enable;
  wire  d2l_CLK_GATE_EN_REG_we;
  wire  d2l_CLK_GATE_EN_REG_re;
  wire   [31:0] d2l_SYS_RESET_PROP_REG_w;
  wire   [31:0] d2l_SYS_RESET_PROP_REG_w_enable;
  wire  d2l_SYS_RESET_PROP_REG_we;
  wire  d2l_SYS_RESET_PROP_REG_re;
  wire   [31:0] d2l_RESET_REQ_REG_w;
  wire   [31:0] d2l_RESET_REQ_REG_w_enable;
  wire  d2l_RESET_REQ_REG_we;
  wire  d2l_RESET_REQ_REG_re;
  wire   [31:0] d2l_RESET_ACK_REG_w;
  wire   [31:0] d2l_RESET_ACK_REG_w_enable;
  wire  d2l_RESET_ACK_REG_we;
  wire  d2l_RESET_ACK_REG_re;
  wire   [31:0] d2l_SYS_TICK_CONFIG_REG_w;
  wire   [31:0] d2l_SYS_TICK_CONFIG_REG_w_enable;
  wire  d2l_SYS_TICK_CONFIG_REG_we;
  wire  d2l_SYS_TICK_CONFIG_REG_re;
  wire   [31:0] d2l_SYS_RESET_AGGR_REG_w;
  wire   [31:0] d2l_SYS_RESET_AGGR_REG_w_enable;
  wire  d2l_SYS_RESET_AGGR_REG_we;
  wire  d2l_SYS_RESET_AGGR_REG_re;
  wire   [31:0] l2d_ID_REG_r;
  wire   [31:0] l2d_PAD_STRENGTH_CTRL_REG_r;
  wire   [31:0] l2d_SYS_CLK_SELECT_REG_r;
  wire   [31:0] l2d_DMA0_PCLK_SELECT_REG_r;
  wire   [31:0] l2d_DMA1_PCLK_SELECT_REG_r;
  wire   [31:0] l2d_TLX_FWD_CLK_SELECT_REG_r;
  wire   [31:0] l2d_CGRA_CLK_SELECT_REG_r;
  wire   [31:0] l2d_TIMER0_CLK_SELECT_REG_r;
  wire   [31:0] l2d_TIMER1_CLK_SELECT_REG_r;
  wire   [31:0] l2d_UART0_CLK_SELECT_REG_r;
  wire   [31:0] l2d_UART1_CLK_SELECT_REG_r;
  wire   [31:0] l2d_WDOG_CLK_SELECT_REG_r;
  wire   [31:0] l2d_CLK_GATE_EN_REG_r;
  wire   [31:0] l2d_SYS_RESET_PROP_REG_r;
  wire   [31:0] l2d_RESET_REQ_REG_r;
  wire   [31:0] l2d_RESET_ACK_REG_r;
  wire   [31:0] l2d_SYS_TICK_CONFIG_REG_r;
  wire   [31:0] l2d_SYS_RESET_AGGR_REG_r;
  
  
  AhaPlatformCtrlAddrMap_jrdl_decode pio_decode (
    .clk(clk),
    .reset(reset),
    .h2d_pio_dec_address(h2d_pio_dec_address),
    .h2d_pio_dec_write_data(h2d_pio_dec_write_data),
    .h2d_pio_dec_write_enable(h2d_pio_dec_write_enable),
    .h2d_pio_dec_write(h2d_pio_dec_write),
    .h2d_pio_dec_read(h2d_pio_dec_read),
    .l2d_ID_REG_r(l2d_ID_REG_r),
    .l2d_PAD_STRENGTH_CTRL_REG_r(l2d_PAD_STRENGTH_CTRL_REG_r),
    .l2d_SYS_CLK_SELECT_REG_r(l2d_SYS_CLK_SELECT_REG_r),
    .l2d_DMA0_PCLK_SELECT_REG_r(l2d_DMA0_PCLK_SELECT_REG_r),
    .l2d_DMA1_PCLK_SELECT_REG_r(l2d_DMA1_PCLK_SELECT_REG_r),
    .l2d_TLX_FWD_CLK_SELECT_REG_r(l2d_TLX_FWD_CLK_SELECT_REG_r),
    .l2d_CGRA_CLK_SELECT_REG_r(l2d_CGRA_CLK_SELECT_REG_r),
    .l2d_TIMER0_CLK_SELECT_REG_r(l2d_TIMER0_CLK_SELECT_REG_r),
    .l2d_TIMER1_CLK_SELECT_REG_r(l2d_TIMER1_CLK_SELECT_REG_r),
    .l2d_UART0_CLK_SELECT_REG_r(l2d_UART0_CLK_SELECT_REG_r),
    .l2d_UART1_CLK_SELECT_REG_r(l2d_UART1_CLK_SELECT_REG_r),
    .l2d_WDOG_CLK_SELECT_REG_r(l2d_WDOG_CLK_SELECT_REG_r),
    .l2d_CLK_GATE_EN_REG_r(l2d_CLK_GATE_EN_REG_r),
    .l2d_SYS_RESET_PROP_REG_r(l2d_SYS_RESET_PROP_REG_r),
    .l2d_RESET_REQ_REG_r(l2d_RESET_REQ_REG_r),
    .l2d_RESET_ACK_REG_r(l2d_RESET_ACK_REG_r),
    .l2d_SYS_TICK_CONFIG_REG_r(l2d_SYS_TICK_CONFIG_REG_r),
    .l2d_SYS_RESET_AGGR_REG_r(l2d_SYS_RESET_AGGR_REG_r),
    .d2h_dec_pio_read_data(d2h_dec_pio_read_data),
    .d2h_dec_pio_ack(d2h_dec_pio_ack),
    .d2h_dec_pio_nack(d2h_dec_pio_nack),
    .d2l_ID_REG_w(d2l_ID_REG_w),
    .d2l_ID_REG_w_enable(d2l_ID_REG_w_enable),
    .d2l_ID_REG_we(d2l_ID_REG_we),
    .d2l_ID_REG_re(d2l_ID_REG_re),
    .d2l_PAD_STRENGTH_CTRL_REG_w(d2l_PAD_STRENGTH_CTRL_REG_w),
    .d2l_PAD_STRENGTH_CTRL_REG_w_enable(d2l_PAD_STRENGTH_CTRL_REG_w_enable),
    .d2l_PAD_STRENGTH_CTRL_REG_we(d2l_PAD_STRENGTH_CTRL_REG_we),
    .d2l_PAD_STRENGTH_CTRL_REG_re(d2l_PAD_STRENGTH_CTRL_REG_re),
    .d2l_SYS_CLK_SELECT_REG_w(d2l_SYS_CLK_SELECT_REG_w),
    .d2l_SYS_CLK_SELECT_REG_w_enable(d2l_SYS_CLK_SELECT_REG_w_enable),
    .d2l_SYS_CLK_SELECT_REG_we(d2l_SYS_CLK_SELECT_REG_we),
    .d2l_SYS_CLK_SELECT_REG_re(d2l_SYS_CLK_SELECT_REG_re),
    .d2l_DMA0_PCLK_SELECT_REG_w(d2l_DMA0_PCLK_SELECT_REG_w),
    .d2l_DMA0_PCLK_SELECT_REG_w_enable(d2l_DMA0_PCLK_SELECT_REG_w_enable),
    .d2l_DMA0_PCLK_SELECT_REG_we(d2l_DMA0_PCLK_SELECT_REG_we),
    .d2l_DMA0_PCLK_SELECT_REG_re(d2l_DMA0_PCLK_SELECT_REG_re),
    .d2l_DMA1_PCLK_SELECT_REG_w(d2l_DMA1_PCLK_SELECT_REG_w),
    .d2l_DMA1_PCLK_SELECT_REG_w_enable(d2l_DMA1_PCLK_SELECT_REG_w_enable),
    .d2l_DMA1_PCLK_SELECT_REG_we(d2l_DMA1_PCLK_SELECT_REG_we),
    .d2l_DMA1_PCLK_SELECT_REG_re(d2l_DMA1_PCLK_SELECT_REG_re),
    .d2l_TLX_FWD_CLK_SELECT_REG_w(d2l_TLX_FWD_CLK_SELECT_REG_w),
    .d2l_TLX_FWD_CLK_SELECT_REG_w_enable(d2l_TLX_FWD_CLK_SELECT_REG_w_enable),
    .d2l_TLX_FWD_CLK_SELECT_REG_we(d2l_TLX_FWD_CLK_SELECT_REG_we),
    .d2l_TLX_FWD_CLK_SELECT_REG_re(d2l_TLX_FWD_CLK_SELECT_REG_re),
    .d2l_CGRA_CLK_SELECT_REG_w(d2l_CGRA_CLK_SELECT_REG_w),
    .d2l_CGRA_CLK_SELECT_REG_w_enable(d2l_CGRA_CLK_SELECT_REG_w_enable),
    .d2l_CGRA_CLK_SELECT_REG_we(d2l_CGRA_CLK_SELECT_REG_we),
    .d2l_CGRA_CLK_SELECT_REG_re(d2l_CGRA_CLK_SELECT_REG_re),
    .d2l_TIMER0_CLK_SELECT_REG_w(d2l_TIMER0_CLK_SELECT_REG_w),
    .d2l_TIMER0_CLK_SELECT_REG_w_enable(d2l_TIMER0_CLK_SELECT_REG_w_enable),
    .d2l_TIMER0_CLK_SELECT_REG_we(d2l_TIMER0_CLK_SELECT_REG_we),
    .d2l_TIMER0_CLK_SELECT_REG_re(d2l_TIMER0_CLK_SELECT_REG_re),
    .d2l_TIMER1_CLK_SELECT_REG_w(d2l_TIMER1_CLK_SELECT_REG_w),
    .d2l_TIMER1_CLK_SELECT_REG_w_enable(d2l_TIMER1_CLK_SELECT_REG_w_enable),
    .d2l_TIMER1_CLK_SELECT_REG_we(d2l_TIMER1_CLK_SELECT_REG_we),
    .d2l_TIMER1_CLK_SELECT_REG_re(d2l_TIMER1_CLK_SELECT_REG_re),
    .d2l_UART0_CLK_SELECT_REG_w(d2l_UART0_CLK_SELECT_REG_w),
    .d2l_UART0_CLK_SELECT_REG_w_enable(d2l_UART0_CLK_SELECT_REG_w_enable),
    .d2l_UART0_CLK_SELECT_REG_we(d2l_UART0_CLK_SELECT_REG_we),
    .d2l_UART0_CLK_SELECT_REG_re(d2l_UART0_CLK_SELECT_REG_re),
    .d2l_UART1_CLK_SELECT_REG_w(d2l_UART1_CLK_SELECT_REG_w),
    .d2l_UART1_CLK_SELECT_REG_w_enable(d2l_UART1_CLK_SELECT_REG_w_enable),
    .d2l_UART1_CLK_SELECT_REG_we(d2l_UART1_CLK_SELECT_REG_we),
    .d2l_UART1_CLK_SELECT_REG_re(d2l_UART1_CLK_SELECT_REG_re),
    .d2l_WDOG_CLK_SELECT_REG_w(d2l_WDOG_CLK_SELECT_REG_w),
    .d2l_WDOG_CLK_SELECT_REG_w_enable(d2l_WDOG_CLK_SELECT_REG_w_enable),
    .d2l_WDOG_CLK_SELECT_REG_we(d2l_WDOG_CLK_SELECT_REG_we),
    .d2l_WDOG_CLK_SELECT_REG_re(d2l_WDOG_CLK_SELECT_REG_re),
    .d2l_CLK_GATE_EN_REG_w(d2l_CLK_GATE_EN_REG_w),
    .d2l_CLK_GATE_EN_REG_w_enable(d2l_CLK_GATE_EN_REG_w_enable),
    .d2l_CLK_GATE_EN_REG_we(d2l_CLK_GATE_EN_REG_we),
    .d2l_CLK_GATE_EN_REG_re(d2l_CLK_GATE_EN_REG_re),
    .d2l_SYS_RESET_PROP_REG_w(d2l_SYS_RESET_PROP_REG_w),
    .d2l_SYS_RESET_PROP_REG_w_enable(d2l_SYS_RESET_PROP_REG_w_enable),
    .d2l_SYS_RESET_PROP_REG_we(d2l_SYS_RESET_PROP_REG_we),
    .d2l_SYS_RESET_PROP_REG_re(d2l_SYS_RESET_PROP_REG_re),
    .d2l_RESET_REQ_REG_w(d2l_RESET_REQ_REG_w),
    .d2l_RESET_REQ_REG_w_enable(d2l_RESET_REQ_REG_w_enable),
    .d2l_RESET_REQ_REG_we(d2l_RESET_REQ_REG_we),
    .d2l_RESET_REQ_REG_re(d2l_RESET_REQ_REG_re),
    .d2l_RESET_ACK_REG_w(d2l_RESET_ACK_REG_w),
    .d2l_RESET_ACK_REG_w_enable(d2l_RESET_ACK_REG_w_enable),
    .d2l_RESET_ACK_REG_we(d2l_RESET_ACK_REG_we),
    .d2l_RESET_ACK_REG_re(d2l_RESET_ACK_REG_re),
    .d2l_SYS_TICK_CONFIG_REG_w(d2l_SYS_TICK_CONFIG_REG_w),
    .d2l_SYS_TICK_CONFIG_REG_w_enable(d2l_SYS_TICK_CONFIG_REG_w_enable),
    .d2l_SYS_TICK_CONFIG_REG_we(d2l_SYS_TICK_CONFIG_REG_we),
    .d2l_SYS_TICK_CONFIG_REG_re(d2l_SYS_TICK_CONFIG_REG_re),
    .d2l_SYS_RESET_AGGR_REG_w(d2l_SYS_RESET_AGGR_REG_w),
    .d2l_SYS_RESET_AGGR_REG_w_enable(d2l_SYS_RESET_AGGR_REG_w_enable),
    .d2l_SYS_RESET_AGGR_REG_we(d2l_SYS_RESET_AGGR_REG_we),
    .d2l_SYS_RESET_AGGR_REG_re(d2l_SYS_RESET_AGGR_REG_re) );
    
  AhaPlatformCtrlAddrMap_jrdl_logic pio_logic (
    .clk(clk),
    .reset(reset),
    .d2l_ID_REG_w(d2l_ID_REG_w),
    .d2l_ID_REG_w_enable(d2l_ID_REG_w_enable),
    .d2l_ID_REG_we(d2l_ID_REG_we),
    .d2l_ID_REG_re(d2l_ID_REG_re),
    .d2l_PAD_STRENGTH_CTRL_REG_w(d2l_PAD_STRENGTH_CTRL_REG_w),
    .d2l_PAD_STRENGTH_CTRL_REG_w_enable(d2l_PAD_STRENGTH_CTRL_REG_w_enable),
    .d2l_PAD_STRENGTH_CTRL_REG_we(d2l_PAD_STRENGTH_CTRL_REG_we),
    .d2l_PAD_STRENGTH_CTRL_REG_re(d2l_PAD_STRENGTH_CTRL_REG_re),
    .d2l_SYS_CLK_SELECT_REG_w(d2l_SYS_CLK_SELECT_REG_w),
    .d2l_SYS_CLK_SELECT_REG_w_enable(d2l_SYS_CLK_SELECT_REG_w_enable),
    .d2l_SYS_CLK_SELECT_REG_we(d2l_SYS_CLK_SELECT_REG_we),
    .d2l_SYS_CLK_SELECT_REG_re(d2l_SYS_CLK_SELECT_REG_re),
    .d2l_DMA0_PCLK_SELECT_REG_w(d2l_DMA0_PCLK_SELECT_REG_w),
    .d2l_DMA0_PCLK_SELECT_REG_w_enable(d2l_DMA0_PCLK_SELECT_REG_w_enable),
    .d2l_DMA0_PCLK_SELECT_REG_we(d2l_DMA0_PCLK_SELECT_REG_we),
    .d2l_DMA0_PCLK_SELECT_REG_re(d2l_DMA0_PCLK_SELECT_REG_re),
    .d2l_DMA1_PCLK_SELECT_REG_w(d2l_DMA1_PCLK_SELECT_REG_w),
    .d2l_DMA1_PCLK_SELECT_REG_w_enable(d2l_DMA1_PCLK_SELECT_REG_w_enable),
    .d2l_DMA1_PCLK_SELECT_REG_we(d2l_DMA1_PCLK_SELECT_REG_we),
    .d2l_DMA1_PCLK_SELECT_REG_re(d2l_DMA1_PCLK_SELECT_REG_re),
    .d2l_TLX_FWD_CLK_SELECT_REG_w(d2l_TLX_FWD_CLK_SELECT_REG_w),
    .d2l_TLX_FWD_CLK_SELECT_REG_w_enable(d2l_TLX_FWD_CLK_SELECT_REG_w_enable),
    .d2l_TLX_FWD_CLK_SELECT_REG_we(d2l_TLX_FWD_CLK_SELECT_REG_we),
    .d2l_TLX_FWD_CLK_SELECT_REG_re(d2l_TLX_FWD_CLK_SELECT_REG_re),
    .d2l_CGRA_CLK_SELECT_REG_w(d2l_CGRA_CLK_SELECT_REG_w),
    .d2l_CGRA_CLK_SELECT_REG_w_enable(d2l_CGRA_CLK_SELECT_REG_w_enable),
    .d2l_CGRA_CLK_SELECT_REG_we(d2l_CGRA_CLK_SELECT_REG_we),
    .d2l_CGRA_CLK_SELECT_REG_re(d2l_CGRA_CLK_SELECT_REG_re),
    .d2l_TIMER0_CLK_SELECT_REG_w(d2l_TIMER0_CLK_SELECT_REG_w),
    .d2l_TIMER0_CLK_SELECT_REG_w_enable(d2l_TIMER0_CLK_SELECT_REG_w_enable),
    .d2l_TIMER0_CLK_SELECT_REG_we(d2l_TIMER0_CLK_SELECT_REG_we),
    .d2l_TIMER0_CLK_SELECT_REG_re(d2l_TIMER0_CLK_SELECT_REG_re),
    .d2l_TIMER1_CLK_SELECT_REG_w(d2l_TIMER1_CLK_SELECT_REG_w),
    .d2l_TIMER1_CLK_SELECT_REG_w_enable(d2l_TIMER1_CLK_SELECT_REG_w_enable),
    .d2l_TIMER1_CLK_SELECT_REG_we(d2l_TIMER1_CLK_SELECT_REG_we),
    .d2l_TIMER1_CLK_SELECT_REG_re(d2l_TIMER1_CLK_SELECT_REG_re),
    .d2l_UART0_CLK_SELECT_REG_w(d2l_UART0_CLK_SELECT_REG_w),
    .d2l_UART0_CLK_SELECT_REG_w_enable(d2l_UART0_CLK_SELECT_REG_w_enable),
    .d2l_UART0_CLK_SELECT_REG_we(d2l_UART0_CLK_SELECT_REG_we),
    .d2l_UART0_CLK_SELECT_REG_re(d2l_UART0_CLK_SELECT_REG_re),
    .d2l_UART1_CLK_SELECT_REG_w(d2l_UART1_CLK_SELECT_REG_w),
    .d2l_UART1_CLK_SELECT_REG_w_enable(d2l_UART1_CLK_SELECT_REG_w_enable),
    .d2l_UART1_CLK_SELECT_REG_we(d2l_UART1_CLK_SELECT_REG_we),
    .d2l_UART1_CLK_SELECT_REG_re(d2l_UART1_CLK_SELECT_REG_re),
    .d2l_WDOG_CLK_SELECT_REG_w(d2l_WDOG_CLK_SELECT_REG_w),
    .d2l_WDOG_CLK_SELECT_REG_w_enable(d2l_WDOG_CLK_SELECT_REG_w_enable),
    .d2l_WDOG_CLK_SELECT_REG_we(d2l_WDOG_CLK_SELECT_REG_we),
    .d2l_WDOG_CLK_SELECT_REG_re(d2l_WDOG_CLK_SELECT_REG_re),
    .d2l_CLK_GATE_EN_REG_w(d2l_CLK_GATE_EN_REG_w),
    .d2l_CLK_GATE_EN_REG_w_enable(d2l_CLK_GATE_EN_REG_w_enable),
    .d2l_CLK_GATE_EN_REG_we(d2l_CLK_GATE_EN_REG_we),
    .d2l_CLK_GATE_EN_REG_re(d2l_CLK_GATE_EN_REG_re),
    .d2l_SYS_RESET_PROP_REG_w(d2l_SYS_RESET_PROP_REG_w),
    .d2l_SYS_RESET_PROP_REG_w_enable(d2l_SYS_RESET_PROP_REG_w_enable),
    .d2l_SYS_RESET_PROP_REG_we(d2l_SYS_RESET_PROP_REG_we),
    .d2l_SYS_RESET_PROP_REG_re(d2l_SYS_RESET_PROP_REG_re),
    .d2l_RESET_REQ_REG_w(d2l_RESET_REQ_REG_w),
    .d2l_RESET_REQ_REG_w_enable(d2l_RESET_REQ_REG_w_enable),
    .d2l_RESET_REQ_REG_we(d2l_RESET_REQ_REG_we),
    .d2l_RESET_REQ_REG_re(d2l_RESET_REQ_REG_re),
    .d2l_RESET_ACK_REG_w(d2l_RESET_ACK_REG_w),
    .d2l_RESET_ACK_REG_w_enable(d2l_RESET_ACK_REG_w_enable),
    .d2l_RESET_ACK_REG_we(d2l_RESET_ACK_REG_we),
    .d2l_RESET_ACK_REG_re(d2l_RESET_ACK_REG_re),
    .d2l_SYS_TICK_CONFIG_REG_w(d2l_SYS_TICK_CONFIG_REG_w),
    .d2l_SYS_TICK_CONFIG_REG_w_enable(d2l_SYS_TICK_CONFIG_REG_w_enable),
    .d2l_SYS_TICK_CONFIG_REG_we(d2l_SYS_TICK_CONFIG_REG_we),
    .d2l_SYS_TICK_CONFIG_REG_re(d2l_SYS_TICK_CONFIG_REG_re),
    .d2l_SYS_RESET_AGGR_REG_w(d2l_SYS_RESET_AGGR_REG_w),
    .d2l_SYS_RESET_AGGR_REG_w_enable(d2l_SYS_RESET_AGGR_REG_w_enable),
    .d2l_SYS_RESET_AGGR_REG_we(d2l_SYS_RESET_AGGR_REG_we),
    .d2l_SYS_RESET_AGGR_REG_re(d2l_SYS_RESET_AGGR_REG_re),
    .h2l_RESET_ACK_REG_DMA0_w(h2l_RESET_ACK_REG_DMA0_w),
    .h2l_RESET_ACK_REG_DMA1_w(h2l_RESET_ACK_REG_DMA1_w),
    .h2l_RESET_ACK_REG_TLX_FWD_w(h2l_RESET_ACK_REG_TLX_FWD_w),
    .h2l_RESET_ACK_REG_TLX_REV_w(h2l_RESET_ACK_REG_TLX_REV_w),
    .h2l_RESET_ACK_REG_GGRA_w(h2l_RESET_ACK_REG_GGRA_w),
    .h2l_RESET_ACK_REG_NIC_w(h2l_RESET_ACK_REG_NIC_w),
    .h2l_RESET_ACK_REG_TIMER0_w(h2l_RESET_ACK_REG_TIMER0_w),
    .h2l_RESET_ACK_REG_TIMER1_w(h2l_RESET_ACK_REG_TIMER1_w),
    .h2l_RESET_ACK_REG_UART0_w(h2l_RESET_ACK_REG_UART0_w),
    .h2l_RESET_ACK_REG_UART1_w(h2l_RESET_ACK_REG_UART1_w),
    .h2l_RESET_ACK_REG_WDOG_w(h2l_RESET_ACK_REG_WDOG_w),
    .l2d_ID_REG_r(l2d_ID_REG_r),
    .l2d_PAD_STRENGTH_CTRL_REG_r(l2d_PAD_STRENGTH_CTRL_REG_r),
    .l2d_SYS_CLK_SELECT_REG_r(l2d_SYS_CLK_SELECT_REG_r),
    .l2d_DMA0_PCLK_SELECT_REG_r(l2d_DMA0_PCLK_SELECT_REG_r),
    .l2d_DMA1_PCLK_SELECT_REG_r(l2d_DMA1_PCLK_SELECT_REG_r),
    .l2d_TLX_FWD_CLK_SELECT_REG_r(l2d_TLX_FWD_CLK_SELECT_REG_r),
    .l2d_CGRA_CLK_SELECT_REG_r(l2d_CGRA_CLK_SELECT_REG_r),
    .l2d_TIMER0_CLK_SELECT_REG_r(l2d_TIMER0_CLK_SELECT_REG_r),
    .l2d_TIMER1_CLK_SELECT_REG_r(l2d_TIMER1_CLK_SELECT_REG_r),
    .l2d_UART0_CLK_SELECT_REG_r(l2d_UART0_CLK_SELECT_REG_r),
    .l2d_UART1_CLK_SELECT_REG_r(l2d_UART1_CLK_SELECT_REG_r),
    .l2d_WDOG_CLK_SELECT_REG_r(l2d_WDOG_CLK_SELECT_REG_r),
    .l2d_CLK_GATE_EN_REG_r(l2d_CLK_GATE_EN_REG_r),
    .l2d_SYS_RESET_PROP_REG_r(l2d_SYS_RESET_PROP_REG_r),
    .l2d_RESET_REQ_REG_r(l2d_RESET_REQ_REG_r),
    .l2d_RESET_ACK_REG_r(l2d_RESET_ACK_REG_r),
    .l2d_SYS_TICK_CONFIG_REG_r(l2d_SYS_TICK_CONFIG_REG_r),
    .l2d_SYS_RESET_AGGR_REG_r(l2d_SYS_RESET_AGGR_REG_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP0_r(l2h_PAD_STRENGTH_CTRL_REG_GRP0_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP1_r(l2h_PAD_STRENGTH_CTRL_REG_GRP1_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP2_r(l2h_PAD_STRENGTH_CTRL_REG_GRP2_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP3_r(l2h_PAD_STRENGTH_CTRL_REG_GRP3_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP4_r(l2h_PAD_STRENGTH_CTRL_REG_GRP4_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP5_r(l2h_PAD_STRENGTH_CTRL_REG_GRP5_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP6_r(l2h_PAD_STRENGTH_CTRL_REG_GRP6_r),
    .l2h_PAD_STRENGTH_CTRL_REG_GRP7_r(l2h_PAD_STRENGTH_CTRL_REG_GRP7_r),
    .l2h_SYS_CLK_SELECT_REG_SELECT_swmod_o(l2h_SYS_CLK_SELECT_REG_SELECT_swmod_o),
    .l2h_SYS_CLK_SELECT_REG_SELECT_r(l2h_SYS_CLK_SELECT_REG_SELECT_r),
    .l2h_DMA0_PCLK_SELECT_REG_SELECT_r(l2h_DMA0_PCLK_SELECT_REG_SELECT_r),
    .l2h_DMA1_PCLK_SELECT_REG_SELECT_r(l2h_DMA1_PCLK_SELECT_REG_SELECT_r),
    .l2h_TLX_FWD_CLK_SELECT_REG_SELECT_r(l2h_TLX_FWD_CLK_SELECT_REG_SELECT_r),
    .l2h_CGRA_CLK_SELECT_REG_SELECT_r(l2h_CGRA_CLK_SELECT_REG_SELECT_r),
    .l2h_TIMER0_CLK_SELECT_REG_SELECT_r(l2h_TIMER0_CLK_SELECT_REG_SELECT_r),
    .l2h_TIMER1_CLK_SELECT_REG_SELECT_r(l2h_TIMER1_CLK_SELECT_REG_SELECT_r),
    .l2h_UART0_CLK_SELECT_REG_SELECT_r(l2h_UART0_CLK_SELECT_REG_SELECT_r),
    .l2h_UART1_CLK_SELECT_REG_SELECT_r(l2h_UART1_CLK_SELECT_REG_SELECT_r),
    .l2h_WDOG_CLK_SELECT_REG_SELECT_r(l2h_WDOG_CLK_SELECT_REG_SELECT_r),
    .l2h_CLK_GATE_EN_REG_CPU_r(l2h_CLK_GATE_EN_REG_CPU_r),
    .l2h_CLK_GATE_EN_REG_DAP_r(l2h_CLK_GATE_EN_REG_DAP_r),
    .l2h_CLK_GATE_EN_REG_DMA0_r(l2h_CLK_GATE_EN_REG_DMA0_r),
    .l2h_CLK_GATE_EN_REG_DMA1_r(l2h_CLK_GATE_EN_REG_DMA1_r),
    .l2h_CLK_GATE_EN_REG_SRAMx_r(l2h_CLK_GATE_EN_REG_SRAMx_r),
    .l2h_CLK_GATE_EN_REG_TLX_FWD_r(l2h_CLK_GATE_EN_REG_TLX_FWD_r),
    .l2h_CLK_GATE_EN_REG_GGRA_r(l2h_CLK_GATE_EN_REG_GGRA_r),
    .l2h_CLK_GATE_EN_REG_NIC_r(l2h_CLK_GATE_EN_REG_NIC_r),
    .l2h_CLK_GATE_EN_REG_TIMER0_r(l2h_CLK_GATE_EN_REG_TIMER0_r),
    .l2h_CLK_GATE_EN_REG_TIMER1_r(l2h_CLK_GATE_EN_REG_TIMER1_r),
    .l2h_CLK_GATE_EN_REG_UART0_r(l2h_CLK_GATE_EN_REG_UART0_r),
    .l2h_CLK_GATE_EN_REG_UART1_r(l2h_CLK_GATE_EN_REG_UART1_r),
    .l2h_CLK_GATE_EN_REG_WDOG_r(l2h_CLK_GATE_EN_REG_WDOG_r),
    .l2h_SYS_RESET_PROP_REG_DMA0_r(l2h_SYS_RESET_PROP_REG_DMA0_r),
    .l2h_SYS_RESET_PROP_REG_DMA1_r(l2h_SYS_RESET_PROP_REG_DMA1_r),
    .l2h_SYS_RESET_PROP_REG_SRAMx_r(l2h_SYS_RESET_PROP_REG_SRAMx_r),
    .l2h_SYS_RESET_PROP_REG_TLX_FWD_r(l2h_SYS_RESET_PROP_REG_TLX_FWD_r),
    .l2h_SYS_RESET_PROP_REG_GGRA_r(l2h_SYS_RESET_PROP_REG_GGRA_r),
    .l2h_SYS_RESET_PROP_REG_NIC_r(l2h_SYS_RESET_PROP_REG_NIC_r),
    .l2h_SYS_RESET_PROP_REG_TIMER0_r(l2h_SYS_RESET_PROP_REG_TIMER0_r),
    .l2h_SYS_RESET_PROP_REG_TIMER1_r(l2h_SYS_RESET_PROP_REG_TIMER1_r),
    .l2h_SYS_RESET_PROP_REG_UART0_r(l2h_SYS_RESET_PROP_REG_UART0_r),
    .l2h_SYS_RESET_PROP_REG_UART1_r(l2h_SYS_RESET_PROP_REG_UART1_r),
    .l2h_SYS_RESET_PROP_REG_WDOG_r(l2h_SYS_RESET_PROP_REG_WDOG_r),
    .l2h_RESET_REQ_REG_DMA0_r(l2h_RESET_REQ_REG_DMA0_r),
    .l2h_RESET_REQ_REG_DMA1_r(l2h_RESET_REQ_REG_DMA1_r),
    .l2h_RESET_REQ_REG_TLX_FWD_r(l2h_RESET_REQ_REG_TLX_FWD_r),
    .l2h_RESET_REQ_REG_TLX_REV_r(l2h_RESET_REQ_REG_TLX_REV_r),
    .l2h_RESET_REQ_REG_GGRA_r(l2h_RESET_REQ_REG_GGRA_r),
    .l2h_RESET_REQ_REG_NIC_r(l2h_RESET_REQ_REG_NIC_r),
    .l2h_RESET_REQ_REG_TIMER0_r(l2h_RESET_REQ_REG_TIMER0_r),
    .l2h_RESET_REQ_REG_TIMER1_r(l2h_RESET_REQ_REG_TIMER1_r),
    .l2h_RESET_REQ_REG_UART0_r(l2h_RESET_REQ_REG_UART0_r),
    .l2h_RESET_REQ_REG_UART1_r(l2h_RESET_REQ_REG_UART1_r),
    .l2h_RESET_REQ_REG_WDOG_r(l2h_RESET_REQ_REG_WDOG_r),
    .l2h_SYS_TICK_CONFIG_REG_CALIB_r(l2h_SYS_TICK_CONFIG_REG_CALIB_r),
    .l2h_SYS_TICK_CONFIG_REG_NOT_10_MS_r(l2h_SYS_TICK_CONFIG_REG_NOT_10_MS_r),
    .l2h_SYS_RESET_AGGR_REG_LOCKUP_RESET_EN_r(l2h_SYS_RESET_AGGR_REG_LOCKUP_RESET_EN_r),
    .l2h_SYS_RESET_AGGR_REG_WDOG_TIMEOUT_RESET_EN_r(l2h_SYS_RESET_AGGR_REG_WDOG_TIMEOUT_RESET_EN_r) );
    
endmodule

