{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511459305383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511459305387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 17:48:25 2017 " "Processing started: Thu Nov 23 17:48:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511459305387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459305387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC16_polynomial_sol -c CRC16_polynomial_sol " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC16_polynomial_sol -c CRC16_polynomial_sol" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459305387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511459305692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511459305692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16_polynomial_sol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc16_polynomial_sol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRC16_polynomial_sol-structure " "Found design unit 1: CRC16_polynomial_sol-structure" {  } { { "CRC16_polynomial_sol.vhd" "" { Text "C:/ACA/Projecto/CRC16_polynomial_sol.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316430 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRC16_polynomial_sol " "Found entity 1: CRC16_polynomial_sol" {  } { { "CRC16_polynomial_sol.vhd" "" { Text "C:/ACA/Projecto/CRC16_polynomial_sol.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459316430 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top.vhd " "Can't analyze file -- file top.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511459316433 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CRC16_divider.vhd " "Can't analyze file -- file CRC16_divider.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1511459316436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc16_checker.vhd 6 3 " "Found 6 design units, including 3 entities, in source file crc16_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_w_remainder-logic " "Found design unit 1: encoder_w_remainder-logic" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316437 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OR_8bits-logic " "Found design unit 2: OR_8bits-logic" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316437 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 checker-structure " "Found design unit 3: checker-structure" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316437 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_w_remainder " "Found entity 1: encoder_w_remainder" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316437 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_8bits " "Found entity 2: OR_8bits" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316437 ""} { "Info" "ISGN_ENTITY_NAME" "3 checker " "Found entity 3: checker" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459316437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-logic " "Found design unit 1: encoder-logic" {  } { { "encoder.vhd" "" { Text "C:/ACA/Projecto/encoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316439 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "C:/ACA/Projecto/encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511459316439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459316439 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sol_r CRC16_checker.vhd(103) " "VHDL error at CRC16_checker.vhd(103): object \"sol_r\" is used but not declared" {  } { { "CRC16_checker.vhd" "" { Text "C:/ACA/Projecto/CRC16_checker.vhd" 103 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1511459316440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511459316571 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 23 17:48:36 2017 " "Processing ended: Thu Nov 23 17:48:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511459316571 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511459316571 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511459316571 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459316571 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511459317216 ""}
