<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0Lxx2xEnergyMetrology: ADS131M0x.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0Lxx2xEnergyMetrology
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_a921b12de4e5f2f8140d07157ca52873.html">middleware</a></li><li class="navelem"><a class="el" href="dir_d54209fc7609f5cfa87e9310a9ce4a73.html">energy_metrology</a></li><li class="navelem"><a class="el" href="dir_3bb2abf0a3f67661e732de47a0a18d3e.html">doxygen</a></li><li class="navelem"><a class="el" href="dir_57f577e2cc8a1d3eb928ac555088c188.html">mspm0lxx2x-api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_05acb626120316a14a5b56d10032d6f7.html">source</a></li><li class="navelem"><a class="el" href="dir_22ace7fe5a77b086527671c0c36e9daa.html">ti</a></li><li class="navelem"><a class="el" href="dir_08bbcae9fef024bd6f32e676c41eeb82.html">energy_metrology</a></li><li class="navelem"><a class="el" href="dir_2cff68bb9197e6a55215a7459725a0d0.html">modules</a></li><li class="navelem"><a class="el" href="dir_ffad4d67b09079f9d809b18c5d8efaff.html">ADS131M</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ADS131M0x.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ADS131M0x module. </p>
<hr/>
<p><a class="anchor" id="ADS131M0x_h"></a></p><h1>Overview</h1>
<p>APIs related to ADS131M0x</p>
<hr/>
 </div><div class="textblock"><code>#include &lt;assert.h&gt;</code><br />
<code>#include &quot;<a class="el" href="hal_8h_source.html">hal.h</a>&quot;</code><br />
<code>#include &quot;template.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ADS131M0x.h:</div>
<div class="dyncontent">
<div class="center"><img src="_a_d_s131_m0x_8h__incl.png" border="0" usemap="#_a_d_s131_m0x_8h" alt=""/></div>
<map name="_a_d_s131_m0x_8h" id="_a_d_s131_m0x_8h">
<area shape="rect" id="node3" href="hal_8h.html" title="Energy Library HAL Module. " alt="" coords="143,80,197,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_a_d_s131_m0x_8h__dep__incl.png" border="0" usemap="#_a_d_s131_m0x_8hdep" alt=""/></div>
<map name="_a_d_s131_m0x_8hdep" id="_a_d_s131_m0x_8hdep">
<area shape="rect" id="node2" href="_a_d_s131_m02___defaults_8h.html" title="Default ADS register data. " alt="" coords="5,80,180,107"/>
<area shape="rect" id="node3" href="_a_d_s131_m03___defaults_8h.html" title="Default ADS register data. " alt="" coords="204,80,379,107"/>
<area shape="rect" id="node4" href="_a_d_s131_m04___defaults_8h.html" title="Default ADS register data. " alt="" coords="403,80,577,107"/>
<area shape="rect" id="node5" href="_a_d_s131_m08___defaults_8h.html" title="Default ADS131M08 register data. " alt="" coords="601,80,776,107"/>
</map>
</div>
</div>
<p><a href="_a_d_s131_m0x_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_s__channel_data.html">ADS_channelData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ADS Channel data.  <a href="struct_a_d_s__channel_data.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_s___errors.html">ADS_Errors</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to store the ADS error counts.  <a href="struct_a_d_s___errors.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_a_d_s___instance.html" title="ADS_Instance. ">ADS_Instance</a>.  <a href="struct_a_d_s___instance.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1b884a28e3b8bbb82751942449b5366b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1b884a28e3b8bbb82751942449b5366b">ADS_CHANNELCOUNT</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="memdesc:ga1b884a28e3b8bbb82751942449b5366b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS channel count. <br /></td></tr>
<tr class="separator:ga1b884a28e3b8bbb82751942449b5366b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8bb4483220990ce4b60007bc13517d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2d8bb4483220990ce4b60007bc13517d">ADS_DMA_TRANSFER_DONE</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga2d8bb4483220990ce4b60007bc13517d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS DMA Transfer Done. <br /></td></tr>
<tr class="separator:ga2d8bb4483220990ce4b60007bc13517d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1955cf0ab27ea2aa8f83e41b0f879d62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1955cf0ab27ea2aa8f83e41b0f879d62">ADS_DMA_TRANSFER_READY</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga1955cf0ab27ea2aa8f83e41b0f879d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS DMA Ready to transfer. <br /></td></tr>
<tr class="separator:ga1955cf0ab27ea2aa8f83e41b0f879d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30530845ec512ecf3bfaebd69e13397e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga30530845ec512ecf3bfaebd69e13397e">ADS_DMA_WAITING</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga30530845ec512ecf3bfaebd69e13397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS DMA waiting for dma interrupt. <br /></td></tr>
<tr class="separator:ga30530845ec512ecf3bfaebd69e13397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab496e3b3ce3682f4f837c24a01f70338"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab496e3b3ce3682f4f837c24a01f70338">ADS_DMA_IDLE</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:gab496e3b3ce3682f4f837c24a01f70338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS DMA is in idle state. <br /></td></tr>
<tr class="separator:gab496e3b3ce3682f4f837c24a01f70338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf749ac6d8a20d556ea56e08696a222cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf749ac6d8a20d556ea56e08696a222cf">ADS_REG_WORD_LENGTH_16BIT</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gaf749ac6d8a20d556ea56e08696a222cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS register word length 16 bit. <br /></td></tr>
<tr class="separator:gaf749ac6d8a20d556ea56e08696a222cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6679fd5cdd69527e7715c2dd8006b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4e6679fd5cdd69527e7715c2dd8006b6">ADS_REG_WORD_LENGTH_24BIT</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="memdesc:ga4e6679fd5cdd69527e7715c2dd8006b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS register word length 24 bit. <br /></td></tr>
<tr class="separator:ga4e6679fd5cdd69527e7715c2dd8006b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a025a082f0f728f284f22e6ba2ad1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga27a025a082f0f728f284f22e6ba2ad1e">ADS_REG_WORD_LENGTH_32BIT_SIGN_EXTEND</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga27a025a082f0f728f284f22e6ba2ad1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS register word length 32 bit sign extended. <br /></td></tr>
<tr class="separator:ga27a025a082f0f728f284f22e6ba2ad1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a554828ad6c8e4fed60a6ad8f96b389"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6a554828ad6c8e4fed60a6ad8f96b389">ADS_REG_WORD_LENGTH_32BIT_ZERO_PADDED</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:ga6a554828ad6c8e4fed60a6ad8f96b389"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS register word length 16 bit zero padded. <br /></td></tr>
<tr class="separator:ga6a554828ad6c8e4fed60a6ad8f96b389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ce32b72b640bdfba4ff9c3313df49a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga85ce32b72b640bdfba4ff9c3313df49a">ADS_CMDLENGTH</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga85ce32b72b640bdfba4ff9c3313df49a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS command word length. <br /></td></tr>
<tr class="separator:ga85ce32b72b640bdfba4ff9c3313df49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38451a2ac62c44b05fad2bc3403ef7b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga38451a2ac62c44b05fad2bc3403ef7b1">ADS_CRCLENGTH</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:ga38451a2ac62c44b05fad2bc3403ef7b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS CRC word length. <br /></td></tr>
<tr class="separator:ga38451a2ac62c44b05fad2bc3403ef7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa56b3c2f51a1570e3c85a9f3f92cee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaffa56b3c2f51a1570e3c85a9f3f92cee">ADS_WORDLENGTH</a>&#160;&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#ga4e6679fd5cdd69527e7715c2dd8006b6">ADS_REG_WORD_LENGTH_24BIT</a></td></tr>
<tr class="memdesc:gaffa56b3c2f51a1570e3c85a9f3f92cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS data word length. <br /></td></tr>
<tr class="separator:gaffa56b3c2f51a1570e3c85a9f3f92cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efff3a4a48efbf589e3a2320997d9b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5efff3a4a48efbf589e3a2320997d9b9">NUM_REGISTERS</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="memdesc:ga5efff3a4a48efbf589e3a2320997d9b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS number of registers. <br /></td></tr>
<tr class="separator:ga5efff3a4a48efbf589e3a2320997d9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ae3f9b1fc1322506a7c7210fb92b5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad7ae3f9b1fc1322506a7c7210fb92b5e">ADS_BYTELENGTH</a>&#160;&#160;&#160;((<a class="el" href="group___a_d_s131_m0x.html#ga85ce32b72b640bdfba4ff9c3313df49a">ADS_CMDLENGTH</a> + <a class="el" href="group___a_d_s131_m0x.html#ga38451a2ac62c44b05fad2bc3403ef7b1">ADS_CRCLENGTH</a> + <a class="el" href="group___a_d_s131_m0x.html#ga1b884a28e3b8bbb82751942449b5366b">ADS_CHANNELCOUNT</a>) * <a class="el" href="group___a_d_s131_m0x.html#gaffa56b3c2f51a1570e3c85a9f3f92cee">ADS_WORDLENGTH</a>)</td></tr>
<tr class="memdesc:gad7ae3f9b1fc1322506a7c7210fb92b5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS byte length. <br /></td></tr>
<tr class="separator:gad7ae3f9b1fc1322506a7c7210fb92b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebd3b9799f66cd42089a13964ec3f1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0ebd3b9799f66cd42089a13964ec3f1c">ADS_CRC_INITAL_VALUE</a>&#160;&#160;&#160;(0xFFFF)</td></tr>
<tr class="memdesc:ga0ebd3b9799f66cd42089a13964ec3f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS CRC initial value. <br /></td></tr>
<tr class="separator:ga0ebd3b9799f66cd42089a13964ec3f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50698856a349d09186b6a7ed0bf63c5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga50698856a349d09186b6a7ed0bf63c5d">ADS_UPPER_BYTE_MASK</a>&#160;&#160;&#160;(0xFF00)</td></tr>
<tr class="memdesc:ga50698856a349d09186b6a7ed0bf63c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">upper byte mask for uint16_t <br /></td></tr>
<tr class="separator:ga50698856a349d09186b6a7ed0bf63c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d6db9c8559cdeb31b3caff5b29980e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga29d6db9c8559cdeb31b3caff5b29980e">ADS_LOWER_BYTE_MASK</a>&#160;&#160;&#160;(0x00FF)</td></tr>
<tr class="memdesc:ga29d6db9c8559cdeb31b3caff5b29980e"><td class="mdescLeft">&#160;</td><td class="mdescRight">lower byte mask for uint16_t <br /></td></tr>
<tr class="separator:ga29d6db9c8559cdeb31b3caff5b29980e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4300e99ce9cd4277f572d0e58fe40b3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4300e99ce9cd4277f572d0e58fe40b3d">ADS_RESET_US</a>&#160;&#160;&#160;(300)</td></tr>
<tr class="memdesc:ga4300e99ce9cd4277f572d0e58fe40b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS reset time. <br /></td></tr>
<tr class="separator:ga4300e99ce9cd4277f572d0e58fe40b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea1e02d0c28fe6b31b3c8c396cb1403"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0ea1e02d0c28fe6b31b3c8c396cb1403">ADS_WAKEUP_US</a>&#160;&#160;&#160;(35)</td></tr>
<tr class="memdesc:ga0ea1e02d0c28fe6b31b3c8c396cb1403"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS wakeup time. <br /></td></tr>
<tr class="separator:ga0ea1e02d0c28fe6b31b3c8c396cb1403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2da26b967d61eee5d49858d0dd032c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab2da26b967d61eee5d49858d0dd032c1">ADS_SYNC_US</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:gab2da26b967d61eee5d49858d0dd032c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS sync pulse time. <br /></td></tr>
<tr class="separator:gab2da26b967d61eee5d49858d0dd032c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4394326cae1c8f63e68f25db0bb53e41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4394326cae1c8f63e68f25db0bb53e41">ID_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x00)</td></tr>
<tr class="memdesc:ga4394326cae1c8f63e68f25db0bb53e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register address. <br /></td></tr>
<tr class="separator:ga4394326cae1c8f63e68f25db0bb53e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cef138404e8b6ca16f328a0c999a1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac1cef138404e8b6ca16f328a0c999a1b">ID_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x2000 | (ADS_CHANNELCOUNT &lt;&lt; 8))</td></tr>
<tr class="memdesc:gac1cef138404e8b6ca16f328a0c999a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register defaults. <br /></td></tr>
<tr class="separator:gac1cef138404e8b6ca16f328a0c999a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5430b970eef7708edd0228adf91b51f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa5430b970eef7708edd0228adf91b51f">ID_RESERVED_MASK</a>&#160;&#160;&#160;((uint16_t) 0xF000)</td></tr>
<tr class="memdesc:gaa5430b970eef7708edd0228adf91b51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register reserved mask. <br /></td></tr>
<tr class="separator:gaa5430b970eef7708edd0228adf91b51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf763e43fbdd317e8a809ec49682f859d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf763e43fbdd317e8a809ec49682f859d">ID_CHANCNT_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0F00)</td></tr>
<tr class="memdesc:gaf763e43fbdd317e8a809ec49682f859d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register channel count mask. <br /></td></tr>
<tr class="separator:gaf763e43fbdd317e8a809ec49682f859d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbc71c8c3f3b9716b66fc2046609a86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4bbc71c8c3f3b9716b66fc2046609a86">ID_CHANCNT_4CH</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga4bbc71c8c3f3b9716b66fc2046609a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register channel count 4. <br /></td></tr>
<tr class="separator:ga4bbc71c8c3f3b9716b66fc2046609a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403efe772767ca75852d6824fd155cc0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga403efe772767ca75852d6824fd155cc0">ID_CHANCNT_6CH</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga403efe772767ca75852d6824fd155cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register channel count 6. <br /></td></tr>
<tr class="separator:ga403efe772767ca75852d6824fd155cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60b81ced0ded13216ba19d800ea44f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac60b81ced0ded13216ba19d800ea44f5">ID_CHANCNT_8CH</a>&#160;&#160;&#160;((uint16_t) 0x0008 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gac60b81ced0ded13216ba19d800ea44f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register channel count 8. <br /></td></tr>
<tr class="separator:gac60b81ced0ded13216ba19d800ea44f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8423191cb165e2893fc7ac2e35a6ace"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad8423191cb165e2893fc7ac2e35a6ace">ID_REVID_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gad8423191cb165e2893fc7ac2e35a6ace"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register reserved mask. <br /></td></tr>
<tr class="separator:gad8423191cb165e2893fc7ac2e35a6ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed8b6a4bcd4106ad4919341b13b01ba2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaed8b6a4bcd4106ad4919341b13b01ba2">ID_REVID_REVA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:gaed8b6a4bcd4106ad4919341b13b01ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines ID register reserved default. <br /></td></tr>
<tr class="separator:gaed8b6a4bcd4106ad4919341b13b01ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42fe678537a2dc6d7ad87b6ff10f4fd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga42fe678537a2dc6d7ad87b6ff10f4fd6">STATUS_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x01)</td></tr>
<tr class="memdesc:ga42fe678537a2dc6d7ad87b6ff10f4fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register address. <br /></td></tr>
<tr class="separator:ga42fe678537a2dc6d7ad87b6ff10f4fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756de0813009c68b3cfc24fb645f3000"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga756de0813009c68b3cfc24fb645f3000">STATUS_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0500)</td></tr>
<tr class="memdesc:ga756de0813009c68b3cfc24fb645f3000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register default value. <br /></td></tr>
<tr class="separator:ga756de0813009c68b3cfc24fb645f3000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cadad91793c56f400a2049abcdeba5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga39cadad91793c56f400a2049abcdeba5">STATUS_LOCK_MASK</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:ga39cadad91793c56f400a2049abcdeba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register lock mask. <br /></td></tr>
<tr class="separator:ga39cadad91793c56f400a2049abcdeba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f58e6bc9a1607ca3743265d017d3a12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8f58e6bc9a1607ca3743265d017d3a12">STATUS_LOCK_UNLOCKED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 15)   /* DEFAULT */</td></tr>
<tr class="memdesc:ga8f58e6bc9a1607ca3743265d017d3a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register unlocked. <br /></td></tr>
<tr class="separator:ga8f58e6bc9a1607ca3743265d017d3a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca2d16fdd346d25da24ec426c0ae82c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaeca2d16fdd346d25da24ec426c0ae82c">STATUS_LOCK_LOCKED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaeca2d16fdd346d25da24ec426c0ae82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register locked. <br /></td></tr>
<tr class="separator:gaeca2d16fdd346d25da24ec426c0ae82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa686b46dba94d4672aca652cfb92cddf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa686b46dba94d4672aca652cfb92cddf">STATUS_F_RESYNC_MASK</a>&#160;&#160;&#160;((uint16_t) 0x4000)</td></tr>
<tr class="memdesc:gaa686b46dba94d4672aca652cfb92cddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register resync mask. <br /></td></tr>
<tr class="separator:gaa686b46dba94d4672aca652cfb92cddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96064808b93854c6bccb9ba273aab9e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga96064808b93854c6bccb9ba273aab9e8">STATUS_F_RESYNC_NO_FAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 14)   /* DEFAULT */</td></tr>
<tr class="memdesc:ga96064808b93854c6bccb9ba273aab9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register resync no fault. <br /></td></tr>
<tr class="separator:ga96064808b93854c6bccb9ba273aab9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57aa8eb1581f9f5ecdd5f2e08f7a1fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab57aa8eb1581f9f5ecdd5f2e08f7a1fe">STATUS_F_RESYNC_FAULT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gab57aa8eb1581f9f5ecdd5f2e08f7a1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register resync fault. <br /></td></tr>
<tr class="separator:gab57aa8eb1581f9f5ecdd5f2e08f7a1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aae8cbda5ecac3582313933d7b47b6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7aae8cbda5ecac3582313933d7b47b6a">STATUS_REG_MAP_MASK</a>&#160;&#160;&#160;((uint16_t) 0x2000)</td></tr>
<tr class="memdesc:ga7aae8cbda5ecac3582313933d7b47b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register reg map mask. <br /></td></tr>
<tr class="separator:ga7aae8cbda5ecac3582313933d7b47b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fb035d9156d1f65605043ba465b32f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga04fb035d9156d1f65605043ba465b32f">STATUS_REG_MAP_NO_CHANGE_CRC</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 13)   /* DEFAULT */</td></tr>
<tr class="memdesc:ga04fb035d9156d1f65605043ba465b32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register reg map no CRC change. <br /></td></tr>
<tr class="separator:ga04fb035d9156d1f65605043ba465b32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3b6324fa01cc2351726ae1aa1f74e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadd3b6324fa01cc2351726ae1aa1f74e4">STATUS_REG_MAP_CHANGED_CRC</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 13)</td></tr>
<tr class="memdesc:gadd3b6324fa01cc2351726ae1aa1f74e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register reg map CRC change. <br /></td></tr>
<tr class="separator:gadd3b6324fa01cc2351726ae1aa1f74e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4d05d0fbc835eec535dbfb2e724f6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3e4d05d0fbc835eec535dbfb2e724f6a">STATUS_CRC_ERR_MASK</a>&#160;&#160;&#160;((uint16_t) 0x1000)</td></tr>
<tr class="memdesc:ga3e4d05d0fbc835eec535dbfb2e724f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register CRC error mask. <br /></td></tr>
<tr class="separator:ga3e4d05d0fbc835eec535dbfb2e724f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba41bba372a40d9e4f1783c9be3bb4e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaba41bba372a40d9e4f1783c9be3bb4e7">STATUS_CRC_ERR_NO_CRC_ERROR</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 12)   /* DEFAULT */</td></tr>
<tr class="memdesc:gaba41bba372a40d9e4f1783c9be3bb4e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register no CRC error. <br /></td></tr>
<tr class="separator:gaba41bba372a40d9e4f1783c9be3bb4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf728cd52f0c062fcf78a4dd997ca3bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabf728cd52f0c062fcf78a4dd997ca3bf">STATUS_CRC_ERR_INPUT_CRC_ERROR</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gabf728cd52f0c062fcf78a4dd997ca3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register CRC error. <br /></td></tr>
<tr class="separator:gabf728cd52f0c062fcf78a4dd997ca3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608cbff5867d6420489ae21bd376f059"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga608cbff5867d6420489ae21bd376f059">STATUS_CRC_TYPE_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0800)</td></tr>
<tr class="memdesc:ga608cbff5867d6420489ae21bd376f059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register CRC type mask. <br /></td></tr>
<tr class="separator:ga608cbff5867d6420489ae21bd376f059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda3a3d6b771bb4f880c8dc2627f040d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadda3a3d6b771bb4f880c8dc2627f040d">STATUS_CRC_TYPE_16BIT_CCITT</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 11)   /* DEFAULT */</td></tr>
<tr class="memdesc:gadda3a3d6b771bb4f880c8dc2627f040d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register CRC type 16 bit CCITT. <br /></td></tr>
<tr class="separator:gadda3a3d6b771bb4f880c8dc2627f040d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c128742bc8d8c31aa5e6457c88451c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga92c128742bc8d8c31aa5e6457c88451c">STATUS_CRC_TYPE_16BIT_ANSI</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga92c128742bc8d8c31aa5e6457c88451c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register CRC type 16 bit ANSI. <br /></td></tr>
<tr class="separator:ga92c128742bc8d8c31aa5e6457c88451c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc804d93e4e5322440360ef9c98e2b57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafc804d93e4e5322440360ef9c98e2b57">STATUS_RESET_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0400)</td></tr>
<tr class="memdesc:gafc804d93e4e5322440360ef9c98e2b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register reset mask. <br /></td></tr>
<tr class="separator:gafc804d93e4e5322440360ef9c98e2b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e0bb682a5f0c29e41b364be9d5bc539"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6e0bb682a5f0c29e41b364be9d5bc539">STATUS_RESET_NO_RESET</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga6e0bb682a5f0c29e41b364be9d5bc539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register no reset. <br /></td></tr>
<tr class="separator:ga6e0bb682a5f0c29e41b364be9d5bc539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6130a99e6bb0d68c1fccbde153dbb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabd6130a99e6bb0d68c1fccbde153dbb8">STATUS_RESET_RESET_OCCURRED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 10)   /* DEFAULT */</td></tr>
<tr class="memdesc:gabd6130a99e6bb0d68c1fccbde153dbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register reset. <br /></td></tr>
<tr class="separator:gabd6130a99e6bb0d68c1fccbde153dbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a5817452d6deb697d32876edc57f92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga21a5817452d6deb697d32876edc57f92">STATUS_WLENGTH_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0300)</td></tr>
<tr class="memdesc:ga21a5817452d6deb697d32876edc57f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register word length mask. <br /></td></tr>
<tr class="separator:ga21a5817452d6deb697d32876edc57f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d7db47009ca73256368a60efeaf997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa4d7db47009ca73256368a60efeaf997">STATUS_WLENGTH_16BIT</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa4d7db47009ca73256368a60efeaf997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register word length 16 bit. <br /></td></tr>
<tr class="separator:gaa4d7db47009ca73256368a60efeaf997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143d17745f00c1a6930983de91ebaffc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga143d17745f00c1a6930983de91ebaffc">STATUS_WLENGTH_24BIT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 8)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga143d17745f00c1a6930983de91ebaffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register word length 24 bit. <br /></td></tr>
<tr class="separator:ga143d17745f00c1a6930983de91ebaffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60f6c0477ddbbec58e61ba8e7991483"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf60f6c0477ddbbec58e61ba8e7991483">STATUS_WLENGTH_32BIT_LSB_ZEROES</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf60f6c0477ddbbec58e61ba8e7991483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register word length 32 bits. <br /></td></tr>
<tr class="separator:gaf60f6c0477ddbbec58e61ba8e7991483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693e5b2cc6663142cb3abe49d9a81ef9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga693e5b2cc6663142cb3abe49d9a81ef9">STATUS_WLENGTH_32BIT_MSB_SIGN_EXT</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga693e5b2cc6663142cb3abe49d9a81ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register word length 32 bit. <br /></td></tr>
<tr class="separator:ga693e5b2cc6663142cb3abe49d9a81ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13dfd2a772ddee27fc00291d50ffb180"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga13dfd2a772ddee27fc00291d50ffb180">STATUS_DRDY7_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0080)</td></tr>
<tr class="memdesc:ga13dfd2a772ddee27fc00291d50ffb180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY7 mask. <br /></td></tr>
<tr class="separator:ga13dfd2a772ddee27fc00291d50ffb180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6d4d943d49d4564111f9fa36a0d154"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6e6d4d943d49d4564111f9fa36a0d154">STATUS_DRDY7_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 7)</td></tr>
<tr class="memdesc:ga6e6d4d943d49d4564111f9fa36a0d154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY7 no new data. <br /></td></tr>
<tr class="separator:ga6e6d4d943d49d4564111f9fa36a0d154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb89d72c54e8783e2b997c36e700d713"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaeb89d72c54e8783e2b997c36e700d713">STATUS_DRDY7_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaeb89d72c54e8783e2b997c36e700d713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY7 new data. <br /></td></tr>
<tr class="separator:gaeb89d72c54e8783e2b997c36e700d713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c0e066f75d738d6bdfe3f0a1a2f1b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa1c0e066f75d738d6bdfe3f0a1a2f1b5">STATUS_DRDY6_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0040)</td></tr>
<tr class="memdesc:gaa1c0e066f75d738d6bdfe3f0a1a2f1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY6 mask. <br /></td></tr>
<tr class="separator:gaa1c0e066f75d738d6bdfe3f0a1a2f1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a028e8b2001864044e3540756778657"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6a028e8b2001864044e3540756778657">STATUS_DRDY6_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6a028e8b2001864044e3540756778657"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY6 no new data. <br /></td></tr>
<tr class="separator:ga6a028e8b2001864044e3540756778657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45fb5178705f8013bf7358339927c1ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga45fb5178705f8013bf7358339927c1ff">STATUS_DRDY6_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga45fb5178705f8013bf7358339927c1ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY6 new data. <br /></td></tr>
<tr class="separator:ga45fb5178705f8013bf7358339927c1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6c06bec277acb1cc3e49b0ee161336"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2f6c06bec277acb1cc3e49b0ee161336">STATUS_DRDY5_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0020)</td></tr>
<tr class="memdesc:ga2f6c06bec277acb1cc3e49b0ee161336"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY5 mask. <br /></td></tr>
<tr class="separator:ga2f6c06bec277acb1cc3e49b0ee161336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac754051015551df506ec9d16f7ca5731"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac754051015551df506ec9d16f7ca5731">STATUS_DRDY5_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gac754051015551df506ec9d16f7ca5731"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY5 no new data. <br /></td></tr>
<tr class="separator:gac754051015551df506ec9d16f7ca5731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984951394ebc33ba9da86fe969efa42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab984951394ebc33ba9da86fe969efa42">STATUS_DRDY5_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 5)</td></tr>
<tr class="memdesc:gab984951394ebc33ba9da86fe969efa42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY5 new data. <br /></td></tr>
<tr class="separator:gab984951394ebc33ba9da86fe969efa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1c385b2ab939f84d446b0c14e83b69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4e1c385b2ab939f84d446b0c14e83b69">STATUS_DRDY4_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0010)</td></tr>
<tr class="memdesc:ga4e1c385b2ab939f84d446b0c14e83b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY4 mask. <br /></td></tr>
<tr class="separator:ga4e1c385b2ab939f84d446b0c14e83b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27ca590f010a9fd2827686a4389ff7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gacd27ca590f010a9fd2827686a4389ff7">STATUS_DRDY4_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gacd27ca590f010a9fd2827686a4389ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY4 no new data. <br /></td></tr>
<tr class="separator:gacd27ca590f010a9fd2827686a4389ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb7e579ff7c72abda92b50de669d532b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabb7e579ff7c72abda92b50de669d532b">STATUS_DRDY4_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gabb7e579ff7c72abda92b50de669d532b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY4 new data. <br /></td></tr>
<tr class="separator:gabb7e579ff7c72abda92b50de669d532b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c3e8c1c4649f057ebd73513fe08ee1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga61c3e8c1c4649f057ebd73513fe08ee1">STATUS_DRDY3_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0008)</td></tr>
<tr class="memdesc:ga61c3e8c1c4649f057ebd73513fe08ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY3 mask. <br /></td></tr>
<tr class="separator:ga61c3e8c1c4649f057ebd73513fe08ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4251e7bd98b8de24d669936b2bb78ecf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4251e7bd98b8de24d669936b2bb78ecf">STATUS_DRDY3_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga4251e7bd98b8de24d669936b2bb78ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY3 no new data. <br /></td></tr>
<tr class="separator:ga4251e7bd98b8de24d669936b2bb78ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae510800ef532dc592835bb68a814a20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaae510800ef532dc592835bb68a814a20">STATUS_DRDY3_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 3)</td></tr>
<tr class="memdesc:gaae510800ef532dc592835bb68a814a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY3 new data. <br /></td></tr>
<tr class="separator:gaae510800ef532dc592835bb68a814a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24bf3a197b2694d07cb0189c6fb8a68e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga24bf3a197b2694d07cb0189c6fb8a68e">STATUS_DRDY2_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0004)</td></tr>
<tr class="memdesc:ga24bf3a197b2694d07cb0189c6fb8a68e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY2 mask. <br /></td></tr>
<tr class="separator:ga24bf3a197b2694d07cb0189c6fb8a68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7e9db8c005009f1446f8910bdc25ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafb7e9db8c005009f1446f8910bdc25ec">STATUS_DRDY2_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gafb7e9db8c005009f1446f8910bdc25ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY2 no new data. <br /></td></tr>
<tr class="separator:gafb7e9db8c005009f1446f8910bdc25ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87426d54098391226f2a23309072c1e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga87426d54098391226f2a23309072c1e3">STATUS_DRDY2_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga87426d54098391226f2a23309072c1e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY2 new data. <br /></td></tr>
<tr class="separator:ga87426d54098391226f2a23309072c1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55eeadaec496745fcddfeb617bf60f1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga55eeadaec496745fcddfeb617bf60f1f">STATUS_DRDY1_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0002)</td></tr>
<tr class="memdesc:ga55eeadaec496745fcddfeb617bf60f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY1 mask. <br /></td></tr>
<tr class="separator:ga55eeadaec496745fcddfeb617bf60f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757253fb9ff9bf475d104c0cef5e1dbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga757253fb9ff9bf475d104c0cef5e1dbb">STATUS_DRDY1_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga757253fb9ff9bf475d104c0cef5e1dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY1 no new data. <br /></td></tr>
<tr class="separator:ga757253fb9ff9bf475d104c0cef5e1dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ff8041979a96db0c60e6e2d5132b2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad0ff8041979a96db0c60e6e2d5132b2c">STATUS_DRDY1_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gad0ff8041979a96db0c60e6e2d5132b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY1 new data. <br /></td></tr>
<tr class="separator:gad0ff8041979a96db0c60e6e2d5132b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4411b83e289065ed58c6ab46c79eac8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4411b83e289065ed58c6ab46c79eac8c">STATUS_DRDY0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0001)</td></tr>
<tr class="memdesc:ga4411b83e289065ed58c6ab46c79eac8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY0 mask. <br /></td></tr>
<tr class="separator:ga4411b83e289065ed58c6ab46c79eac8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342fa33f8b69c783b5a9a5c3d991786"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf342fa33f8b69c783b5a9a5c3d991786">STATUS_DRDY0_NO_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf342fa33f8b69c783b5a9a5c3d991786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY0 no new data. <br /></td></tr>
<tr class="separator:gaf342fa33f8b69c783b5a9a5c3d991786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d4023eac042432d952a3f3b101972d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga27d4023eac042432d952a3f3b101972d">STATUS_DRDY0_NEW_DATA</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga27d4023eac042432d952a3f3b101972d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines status register DRDY0 new data. <br /></td></tr>
<tr class="separator:ga27d4023eac042432d952a3f3b101972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d080e3b69ce6d39672fbc4141cace40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4d080e3b69ce6d39672fbc4141cace40">MODE_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x02)</td></tr>
<tr class="memdesc:ga4d080e3b69ce6d39672fbc4141cace40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register address. <br /></td></tr>
<tr class="separator:ga4d080e3b69ce6d39672fbc4141cace40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ac0f45d353352c766262721c40e3b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa2ac0f45d353352c766262721c40e3b8">MODE_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0510)</td></tr>
<tr class="memdesc:gaa2ac0f45d353352c766262721c40e3b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register default. <br /></td></tr>
<tr class="separator:gaa2ac0f45d353352c766262721c40e3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2683ca075b952f1aafbcc9949bdd421c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2683ca075b952f1aafbcc9949bdd421c">MODE_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0xC000)</td></tr>
<tr class="memdesc:ga2683ca075b952f1aafbcc9949bdd421c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register reserved mask. <br /></td></tr>
<tr class="separator:ga2683ca075b952f1aafbcc9949bdd421c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd94fe7c5a2987052788d247a389967"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabfd94fe7c5a2987052788d247a389967">MODE_REG_CRC_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x2000)</td></tr>
<tr class="memdesc:gabfd94fe7c5a2987052788d247a389967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register CRC EN mask. <br /></td></tr>
<tr class="separator:gabfd94fe7c5a2987052788d247a389967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b75a246ccb090ab666fde7e745b3a04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4b75a246ccb090ab666fde7e745b3a04">MODE_REG_CRC_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 13)   /* DEFAULT */</td></tr>
<tr class="memdesc:ga4b75a246ccb090ab666fde7e745b3a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register CRC EN disabled. <br /></td></tr>
<tr class="separator:ga4b75a246ccb090ab666fde7e745b3a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264112578008988c28cc8c02a2f2918f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga264112578008988c28cc8c02a2f2918f">MODE_REG_CRC_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga264112578008988c28cc8c02a2f2918f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register CRC EN enabled. <br /></td></tr>
<tr class="separator:ga264112578008988c28cc8c02a2f2918f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a607247315b88d496364a5038390595"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9a607247315b88d496364a5038390595">MODE_RX_CRC_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x1000)</td></tr>
<tr class="memdesc:ga9a607247315b88d496364a5038390595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register RX CRC EN mask. <br /></td></tr>
<tr class="separator:ga9a607247315b88d496364a5038390595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4716e9bcf69bdc000d7e1b0a6dcb4d24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4716e9bcf69bdc000d7e1b0a6dcb4d24">MODE_RX_CRC_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 12)   /* DEFAULT */</td></tr>
<tr class="memdesc:ga4716e9bcf69bdc000d7e1b0a6dcb4d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register RX CRC EN disabled. <br /></td></tr>
<tr class="separator:ga4716e9bcf69bdc000d7e1b0a6dcb4d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b3e5c2436bc13734535ef9975f230c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga04b3e5c2436bc13734535ef9975f230c">MODE_RX_CRC_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga04b3e5c2436bc13734535ef9975f230c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register RX CRC EN enabled. <br /></td></tr>
<tr class="separator:ga04b3e5c2436bc13734535ef9975f230c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e00e7d352ed5295d22d4b973022f4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga17e00e7d352ed5295d22d4b973022f4d">MODE_CRC_TYPE_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0800)</td></tr>
<tr class="memdesc:ga17e00e7d352ed5295d22d4b973022f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register CRC type mask. <br /></td></tr>
<tr class="separator:ga17e00e7d352ed5295d22d4b973022f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac93b0ef60e40248606399876a0cda464"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac93b0ef60e40248606399876a0cda464">MODE_CRC_TYPE_16BIT_CCITT</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 11)   /* DEFAULT */</td></tr>
<tr class="memdesc:gac93b0ef60e40248606399876a0cda464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register CRC type 16 bit CCITT. <br /></td></tr>
<tr class="separator:gac93b0ef60e40248606399876a0cda464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f8d9d9bd3b3a96b5e64cb332531525"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga37f8d9d9bd3b3a96b5e64cb332531525">MODE_CRC_TYPE_16BIT_ANSI</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 11)</td></tr>
<tr class="memdesc:ga37f8d9d9bd3b3a96b5e64cb332531525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register CRC type 16 bit ANSI. <br /></td></tr>
<tr class="separator:ga37f8d9d9bd3b3a96b5e64cb332531525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9528f3130f01385a44cfde4d72f0a07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae9528f3130f01385a44cfde4d72f0a07">MODE_RESET_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0400)</td></tr>
<tr class="memdesc:gae9528f3130f01385a44cfde4d72f0a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register reset mask. <br /></td></tr>
<tr class="separator:gae9528f3130f01385a44cfde4d72f0a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91fb132a0ff3d70d24165a10686dafb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga91fb132a0ff3d70d24165a10686dafb2">MODE_RESET_NO_RESET</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 10)</td></tr>
<tr class="memdesc:ga91fb132a0ff3d70d24165a10686dafb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register no reset. <br /></td></tr>
<tr class="separator:ga91fb132a0ff3d70d24165a10686dafb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a0fd6c589665d974eebc403f50e0f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae5a0fd6c589665d974eebc403f50e0f2">MODE_RESET_RESET_OCCURRED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 10)   /* DEFAULT */</td></tr>
<tr class="memdesc:gae5a0fd6c589665d974eebc403f50e0f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register reset occured. <br /></td></tr>
<tr class="separator:gae5a0fd6c589665d974eebc403f50e0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081bd6e1d41537f8f9674afec0eca4b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga081bd6e1d41537f8f9674afec0eca4b8">MODE_WLENGTH_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0300)</td></tr>
<tr class="memdesc:ga081bd6e1d41537f8f9674afec0eca4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register word length mask. <br /></td></tr>
<tr class="separator:ga081bd6e1d41537f8f9674afec0eca4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9210ed9eda90a2e88199b647611c112"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf9210ed9eda90a2e88199b647611c112">MODE_WLENGTH_16BIT</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaf9210ed9eda90a2e88199b647611c112"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register word length 16 bit. <br /></td></tr>
<tr class="separator:gaf9210ed9eda90a2e88199b647611c112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ab11b366e9a16e4f754e4d103f5905"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab4ab11b366e9a16e4f754e4d103f5905">MODE_WLENGTH_24BIT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gab4ab11b366e9a16e4f754e4d103f5905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register word length 24 bit. <br /></td></tr>
<tr class="separator:gab4ab11b366e9a16e4f754e4d103f5905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e36cc878dd86b239e466113a3c21d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga71e36cc878dd86b239e466113a3c21d8">MODE_WLENGTH_32BIT_LSB_ZEROES</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga71e36cc878dd86b239e466113a3c21d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register word length 32 bits. <br /></td></tr>
<tr class="separator:ga71e36cc878dd86b239e466113a3c21d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b320449bba3d4fd0fec0371ee837f48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5b320449bba3d4fd0fec0371ee837f48">MODE_WLENGTH_32BIT_MSB_SIGN_EXT</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5b320449bba3d4fd0fec0371ee837f48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register word length 32 bit. <br /></td></tr>
<tr class="separator:ga5b320449bba3d4fd0fec0371ee837f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945b0bca714b8e438c1aafe772509167"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga945b0bca714b8e438c1aafe772509167">MODE_RESERVED1_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00E0)</td></tr>
<tr class="memdesc:ga945b0bca714b8e438c1aafe772509167"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register reserved mask. <br /></td></tr>
<tr class="separator:ga945b0bca714b8e438c1aafe772509167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddeec149b5e2cec4ac573036c7cdc099"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaddeec149b5e2cec4ac573036c7cdc099">MODE_TIMEOUT_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0010)</td></tr>
<tr class="memdesc:gaddeec149b5e2cec4ac573036c7cdc099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register timeout mask. <br /></td></tr>
<tr class="separator:gaddeec149b5e2cec4ac573036c7cdc099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df89c9aa320c2e6df4fe58911d1f251"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1df89c9aa320c2e6df4fe58911d1f251">MODE_TIMEOUT_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1df89c9aa320c2e6df4fe58911d1f251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register timeout disabled. <br /></td></tr>
<tr class="separator:ga1df89c9aa320c2e6df4fe58911d1f251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2ae3be5255033d3bfc952bfc784825"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaaa2ae3be5255033d3bfc952bfc784825">MODE_TIMEOUT_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 4)    /* DEFAULT */</td></tr>
<tr class="memdesc:gaaa2ae3be5255033d3bfc952bfc784825"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register timeout enabled. <br /></td></tr>
<tr class="separator:gaaa2ae3be5255033d3bfc952bfc784825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9358fcd6540be9cf792987efc34e21e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9358fcd6540be9cf792987efc34e21e6">MODE_DRDY_SEL_MASK</a>&#160;&#160;&#160;((uint16_t) 0x000C)</td></tr>
<tr class="memdesc:ga9358fcd6540be9cf792987efc34e21e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_SEL mask. <br /></td></tr>
<tr class="separator:ga9358fcd6540be9cf792987efc34e21e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7deb9e7d60fb5402bcb673af6add816a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7deb9e7d60fb5402bcb673af6add816a">MODE_DRDY_SEL_MOST_LAGGING</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 2)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga7deb9e7d60fb5402bcb673af6add816a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_SEL most lagging. <br /></td></tr>
<tr class="separator:ga7deb9e7d60fb5402bcb673af6add816a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220a2bdad14806994a4aefcad00bea28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga220a2bdad14806994a4aefcad00bea28">MODE_DRDY_SEL_LOGIC_OR</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga220a2bdad14806994a4aefcad00bea28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_SEL logic OR. <br /></td></tr>
<tr class="separator:ga220a2bdad14806994a4aefcad00bea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7d20a889a86e414b1e5f6142536105"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8e7d20a889a86e414b1e5f6142536105">MODE_DRDY_SEL_MOST_LEADING</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8e7d20a889a86e414b1e5f6142536105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_SEL most leading. <br /></td></tr>
<tr class="separator:ga8e7d20a889a86e414b1e5f6142536105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf918d210c3588405004187c47a961a5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf918d210c3588405004187c47a961a5c">MODE_DRDY_HiZ_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0002)</td></tr>
<tr class="memdesc:gaf918d210c3588405004187c47a961a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_HiZ mask. <br /></td></tr>
<tr class="separator:gaf918d210c3588405004187c47a961a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4a6970d7dece43ca6455233533e114"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3d4a6970d7dece43ca6455233533e114">MODE_DRDY_HiZ_LOGIC_HIGH</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 1)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga3d4a6970d7dece43ca6455233533e114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_HiZ logic high. <br /></td></tr>
<tr class="separator:ga3d4a6970d7dece43ca6455233533e114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeeff99009883104dfbc5763603a7639"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabeeff99009883104dfbc5763603a7639">MODE_DRDY_HiZ_HIGH_IMPEDANCE</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gabeeff99009883104dfbc5763603a7639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_HiZ high impedence. <br /></td></tr>
<tr class="separator:gabeeff99009883104dfbc5763603a7639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga726d8e2bde7610948bc3a79c7fa1cea7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga726d8e2bde7610948bc3a79c7fa1cea7">MODE_DRDY_FMT_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0001)</td></tr>
<tr class="memdesc:ga726d8e2bde7610948bc3a79c7fa1cea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_FMT mask. <br /></td></tr>
<tr class="separator:ga726d8e2bde7610948bc3a79c7fa1cea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349d0e9696a85bb2031f51c7a35d9fdc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga349d0e9696a85bb2031f51c7a35d9fdc">MODE_DRDY_FMT_LOGIC_LOW</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga349d0e9696a85bb2031f51c7a35d9fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_FMT low. <br /></td></tr>
<tr class="separator:ga349d0e9696a85bb2031f51c7a35d9fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17b08e77a26ad96ae12fe8a91ec561d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae17b08e77a26ad96ae12fe8a91ec561d">MODE_DRDY_FMT_NEG_PULSE_FIXED_WIDTH</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae17b08e77a26ad96ae12fe8a91ec561d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines mode register DRDY_FMT neg pulse fixed width. <br /></td></tr>
<tr class="separator:gae17b08e77a26ad96ae12fe8a91ec561d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c9ec12847b22f693cc41872c0ababe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga93c9ec12847b22f693cc41872c0ababe">CLOCK_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x03)</td></tr>
<tr class="memdesc:ga93c9ec12847b22f693cc41872c0ababe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register address. <br /></td></tr>
<tr class="separator:ga93c9ec12847b22f693cc41872c0ababe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b7436aae524a6ca97ab73537a9da5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa8b7436aae524a6ca97ab73537a9da5d">CLOCK_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0xFF0E)</td></tr>
<tr class="memdesc:gaa8b7436aae524a6ca97ab73537a9da5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register default. <br /></td></tr>
<tr class="separator:gaa8b7436aae524a6ca97ab73537a9da5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935ae8c42645c92a69695f62956ea964"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga935ae8c42645c92a69695f62956ea964">CLOCK_CH7_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:ga935ae8c42645c92a69695f62956ea964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH7 EN mask. <br /></td></tr>
<tr class="separator:ga935ae8c42645c92a69695f62956ea964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527a62a8d624f1a8a46fd27a835ee09b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga527a62a8d624f1a8a46fd27a835ee09b">CLOCK_CH7_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga527a62a8d624f1a8a46fd27a835ee09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH7 EN Disabled. <br /></td></tr>
<tr class="separator:ga527a62a8d624f1a8a46fd27a835ee09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8649294ee6b0089882d11cbd41700632"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8649294ee6b0089882d11cbd41700632">CLOCK_CH7_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 15)</td></tr>
<tr class="memdesc:ga8649294ee6b0089882d11cbd41700632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH7 EN enabled. <br /></td></tr>
<tr class="separator:ga8649294ee6b0089882d11cbd41700632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2411f59f31e422f465419f66fb833bd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2411f59f31e422f465419f66fb833bd8">CLOCK_CH6_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x4000)</td></tr>
<tr class="memdesc:ga2411f59f31e422f465419f66fb833bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH6 EN mask. <br /></td></tr>
<tr class="separator:ga2411f59f31e422f465419f66fb833bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd036b375a45551240e815977973cfd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafd036b375a45551240e815977973cfd9">CLOCK_CH6_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 14)</td></tr>
<tr class="memdesc:gafd036b375a45551240e815977973cfd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH6 EN Disabled. <br /></td></tr>
<tr class="separator:gafd036b375a45551240e815977973cfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5206ccad3ca9d4ec67de09b89e776b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9f5206ccad3ca9d4ec67de09b89e776b">CLOCK_CH6_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga9f5206ccad3ca9d4ec67de09b89e776b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH6 EN enabled. <br /></td></tr>
<tr class="separator:ga9f5206ccad3ca9d4ec67de09b89e776b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga900dd60806ea67483e09ac94673550f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga900dd60806ea67483e09ac94673550f6">CLOCK_CH5_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x2000)</td></tr>
<tr class="memdesc:ga900dd60806ea67483e09ac94673550f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH5 EN mask. <br /></td></tr>
<tr class="separator:ga900dd60806ea67483e09ac94673550f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785bf348a10fee9226e9c4b1776b7916"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga785bf348a10fee9226e9c4b1776b7916">CLOCK_CH5_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga785bf348a10fee9226e9c4b1776b7916"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH5 EN Disabled. <br /></td></tr>
<tr class="separator:ga785bf348a10fee9226e9c4b1776b7916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f236f03c305f13e1a39fd18c965d30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa2f236f03c305f13e1a39fd18c965d30">CLOCK_CH5_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 13)</td></tr>
<tr class="memdesc:gaa2f236f03c305f13e1a39fd18c965d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH5 EN enabled. <br /></td></tr>
<tr class="separator:gaa2f236f03c305f13e1a39fd18c965d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3049311f886d138f91b294652359b05d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3049311f886d138f91b294652359b05d">CLOCK_CH4_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x1000)</td></tr>
<tr class="memdesc:ga3049311f886d138f91b294652359b05d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH4 EN mask. <br /></td></tr>
<tr class="separator:ga3049311f886d138f91b294652359b05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a43aea7e711ac040c1442e0e329ebdb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1a43aea7e711ac040c1442e0e329ebdb">CLOCK_CH4_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga1a43aea7e711ac040c1442e0e329ebdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH4 EN Disabled. <br /></td></tr>
<tr class="separator:ga1a43aea7e711ac040c1442e0e329ebdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81288e5e27f0f5821c8965138744ebf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab81288e5e27f0f5821c8965138744ebf">CLOCK_CH4_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gab81288e5e27f0f5821c8965138744ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH4 EN enabled. <br /></td></tr>
<tr class="separator:gab81288e5e27f0f5821c8965138744ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ae2c2149f5700102a8f6ebee22ae06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga82ae2c2149f5700102a8f6ebee22ae06">CLOCK_CH3_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0800)</td></tr>
<tr class="memdesc:ga82ae2c2149f5700102a8f6ebee22ae06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH3 EN mask. <br /></td></tr>
<tr class="separator:ga82ae2c2149f5700102a8f6ebee22ae06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfbfd6dd484ad5527e28705897d99d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaccfbfd6dd484ad5527e28705897d99d8">CLOCK_CH3_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaccfbfd6dd484ad5527e28705897d99d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH3 EN Disabled. <br /></td></tr>
<tr class="separator:gaccfbfd6dd484ad5527e28705897d99d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd880d3800e62a00d1371c228a71eff6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafd880d3800e62a00d1371c228a71eff6">CLOCK_CH3_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 11)</td></tr>
<tr class="memdesc:gafd880d3800e62a00d1371c228a71eff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH3 EN enabled. <br /></td></tr>
<tr class="separator:gafd880d3800e62a00d1371c228a71eff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf072222563b3d3c9014d3d9c02a9fc3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf072222563b3d3c9014d3d9c02a9fc3a">CLOCK_CH2_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0400)</td></tr>
<tr class="memdesc:gaf072222563b3d3c9014d3d9c02a9fc3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH2 EN mask. <br /></td></tr>
<tr class="separator:gaf072222563b3d3c9014d3d9c02a9fc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0987ca04405c526022e39203f099f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaff0987ca04405c526022e39203f099f7">CLOCK_CH2_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gaff0987ca04405c526022e39203f099f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH2 EN Disabled. <br /></td></tr>
<tr class="separator:gaff0987ca04405c526022e39203f099f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a3527aceb75c4a8678b46f8e303727"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab6a3527aceb75c4a8678b46f8e303727">CLOCK_CH2_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 10)</td></tr>
<tr class="memdesc:gab6a3527aceb75c4a8678b46f8e303727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH2 EN enabled. <br /></td></tr>
<tr class="separator:gab6a3527aceb75c4a8678b46f8e303727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0483d8ee4673c62841ffb5e7fe24e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3a0483d8ee4673c62841ffb5e7fe24e1">CLOCK_CH1_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0200)</td></tr>
<tr class="memdesc:ga3a0483d8ee4673c62841ffb5e7fe24e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH1 EN mask. <br /></td></tr>
<tr class="separator:ga3a0483d8ee4673c62841ffb5e7fe24e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0349ec1302aa5c179952dbd38520d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaab0349ec1302aa5c179952dbd38520d7">CLOCK_CH1_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaab0349ec1302aa5c179952dbd38520d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH1 EN Disabled. <br /></td></tr>
<tr class="separator:gaab0349ec1302aa5c179952dbd38520d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16390d13d8efd4d03f324fa0ac51869b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga16390d13d8efd4d03f324fa0ac51869b">CLOCK_CH1_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga16390d13d8efd4d03f324fa0ac51869b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH1 EN enabled. <br /></td></tr>
<tr class="separator:ga16390d13d8efd4d03f324fa0ac51869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52deca969af994015bfd255407032a40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga52deca969af994015bfd255407032a40">CLOCK_CH0_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0100)</td></tr>
<tr class="memdesc:ga52deca969af994015bfd255407032a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH0 EN mask. <br /></td></tr>
<tr class="separator:ga52deca969af994015bfd255407032a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575838dc4e097d315152cf149ba43cd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga575838dc4e097d315152cf149ba43cd8">CLOCK_CH0_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga575838dc4e097d315152cf149ba43cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH0 EN Disabled. <br /></td></tr>
<tr class="separator:ga575838dc4e097d315152cf149ba43cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa540b253626fa5c183e5189d61f787e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa540b253626fa5c183e5189d61f787e1">CLOCK_CH0_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 8)    /* DEFAULT */</td></tr>
<tr class="memdesc:gaa540b253626fa5c183e5189d61f787e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register CH0 EN enabled. <br /></td></tr>
<tr class="separator:gaa540b253626fa5c183e5189d61f787e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84650a371ce2ee653b46a82f8e2c444e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga84650a371ce2ee653b46a82f8e2c444e">CLOCK_RESERVED_MASK_M04</a>&#160;&#160;&#160;((uint16_t) 0x00E0)</td></tr>
<tr class="memdesc:ga84650a371ce2ee653b46a82f8e2c444e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register reserved mask 04. <br /></td></tr>
<tr class="separator:ga84650a371ce2ee653b46a82f8e2c444e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8836b1dd1aaf1c3ba66370ac170a594d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8836b1dd1aaf1c3ba66370ac170a594d">CLOCK_RESERVED_MASK_M08</a>&#160;&#160;&#160;((uint16_t) 0x0020)</td></tr>
<tr class="memdesc:ga8836b1dd1aaf1c3ba66370ac170a594d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register reserved mask 08. <br /></td></tr>
<tr class="separator:ga8836b1dd1aaf1c3ba66370ac170a594d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93bca32693b05151f2ac9fb8afce6698"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga93bca32693b05151f2ac9fb8afce6698">CLOCK_XTAL_DIS_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0080)</td></tr>
<tr class="memdesc:ga93bca32693b05151f2ac9fb8afce6698"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register XTAL DIS mask. <br /></td></tr>
<tr class="separator:ga93bca32693b05151f2ac9fb8afce6698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b044e3a323ad9382cbd21221078824"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga46b044e3a323ad9382cbd21221078824">CLOCK_XTAL_DIS_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 7)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga46b044e3a323ad9382cbd21221078824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register XTAL DIS enabled. <br /></td></tr>
<tr class="separator:ga46b044e3a323ad9382cbd21221078824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d70feb2d37e97b6898b0be43eb2f2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab8d70feb2d37e97b6898b0be43eb2f2c">CLOCK_XTAL_DIS_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gab8d70feb2d37e97b6898b0be43eb2f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register XTAL DIS disabled. <br /></td></tr>
<tr class="separator:gab8d70feb2d37e97b6898b0be43eb2f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba74218e64bccc11aaf244c5bf8b413"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gacba74218e64bccc11aaf244c5bf8b413">CLOCK_EXTREF_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0040)</td></tr>
<tr class="memdesc:gacba74218e64bccc11aaf244c5bf8b413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register EXTREF_EN mask. <br /></td></tr>
<tr class="separator:gacba74218e64bccc11aaf244c5bf8b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga480eeb31362a95afeb055dd3c11c17da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga480eeb31362a95afeb055dd3c11c17da">CLOCK_EXTREF_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 6)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga480eeb31362a95afeb055dd3c11c17da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register EXTREF_EN disabled. <br /></td></tr>
<tr class="separator:ga480eeb31362a95afeb055dd3c11c17da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e802fbe68dc9f4a6717e1c1e49b378a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6e802fbe68dc9f4a6717e1c1e49b378a">CLOCK_EXTREF_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 6)</td></tr>
<tr class="memdesc:ga6e802fbe68dc9f4a6717e1c1e49b378a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register EXTREF_EN enabled. <br /></td></tr>
<tr class="separator:ga6e802fbe68dc9f4a6717e1c1e49b378a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb289305c87e031a4332dfa7d52adf0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5eb289305c87e031a4332dfa7d52adf0">CLOCK_OSR_MASK</a>&#160;&#160;&#160;((uint16_t) 0x001C)</td></tr>
<tr class="memdesc:ga5eb289305c87e031a4332dfa7d52adf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register OSR mask. <br /></td></tr>
<tr class="separator:ga5eb289305c87e031a4332dfa7d52adf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b2cee3323063de61e55cfba670d771"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac9b2cee3323063de61e55cfba670d771">CLOCK_OSR_128</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gac9b2cee3323063de61e55cfba670d771"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 128 mask. <br /></td></tr>
<tr class="separator:gac9b2cee3323063de61e55cfba670d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8301272c74e815ba55b6d9e03642fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8f8301272c74e815ba55b6d9e03642fa">CLOCK_OSR_256</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga8f8301272c74e815ba55b6d9e03642fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 256 mask. <br /></td></tr>
<tr class="separator:ga8f8301272c74e815ba55b6d9e03642fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5edbeb6466fdf315d3c49a589e0e68f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf5edbeb6466fdf315d3c49a589e0e68f">CLOCK_OSR_512</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf5edbeb6466fdf315d3c49a589e0e68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 512 mask. <br /></td></tr>
<tr class="separator:gaf5edbeb6466fdf315d3c49a589e0e68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3eda5f67634358225e1e66740c3ec83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad3eda5f67634358225e1e66740c3ec83">CLOCK_OSR_1024</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 2)    /* DEFAULT */</td></tr>
<tr class="memdesc:gad3eda5f67634358225e1e66740c3ec83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 1024 mask. <br /></td></tr>
<tr class="separator:gad3eda5f67634358225e1e66740c3ec83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372a3f1c1e690ded76c4fdf660fa6cb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga372a3f1c1e690ded76c4fdf660fa6cb4">CLOCK_OSR_2048</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga372a3f1c1e690ded76c4fdf660fa6cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 2048 mask. <br /></td></tr>
<tr class="separator:ga372a3f1c1e690ded76c4fdf660fa6cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b7d7c6edc7d1ba32db11bde57c25f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf73b7d7c6edc7d1ba32db11bde57c25f">CLOCK_OSR_4096</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 2)</td></tr>
<tr class="memdesc:gaf73b7d7c6edc7d1ba32db11bde57c25f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 4096 mask. <br /></td></tr>
<tr class="separator:gaf73b7d7c6edc7d1ba32db11bde57c25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c23f67eb94778e451328a4e7f98dc2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga41c23f67eb94778e451328a4e7f98dc2">CLOCK_OSR_8192</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga41c23f67eb94778e451328a4e7f98dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 8192 mask. <br /></td></tr>
<tr class="separator:ga41c23f67eb94778e451328a4e7f98dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c482f97dac8dba5eb377775e44f853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga52c482f97dac8dba5eb377775e44f853">CLOCK_OSR_16384</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 2)</td></tr>
<tr class="memdesc:ga52c482f97dac8dba5eb377775e44f853"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register 16384 mask. <br /></td></tr>
<tr class="separator:ga52c482f97dac8dba5eb377775e44f853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c4e71716f59211f2e07dc7f4c04ad6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf0c4e71716f59211f2e07dc7f4c04ad6">CLOCK_PWR_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:gaf0c4e71716f59211f2e07dc7f4c04ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register PWR mask. <br /></td></tr>
<tr class="separator:gaf0c4e71716f59211f2e07dc7f4c04ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8c9db651cb239203bbc55b457f5c3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4f8c9db651cb239203bbc55b457f5c3a">CLOCK_PWR_VLP</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4f8c9db651cb239203bbc55b457f5c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register PWR VLP. <br /></td></tr>
<tr class="separator:ga4f8c9db651cb239203bbc55b457f5c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3217e0b50caa940ad1c7e0cd40100f09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3217e0b50caa940ad1c7e0cd40100f09">CLOCK_PWR_LP</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3217e0b50caa940ad1c7e0cd40100f09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register PWR LP. <br /></td></tr>
<tr class="separator:ga3217e0b50caa940ad1c7e0cd40100f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1ed6e5760e84b6a44a9f3a6aab48cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9a1ed6e5760e84b6a44a9f3a6aab48cb">CLOCK_PWR_HR</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)     /* DEFAULT */</td></tr>
<tr class="memdesc:ga9a1ed6e5760e84b6a44a9f3a6aab48cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines clock register PWR HR. <br /></td></tr>
<tr class="separator:ga9a1ed6e5760e84b6a44a9f3a6aab48cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b24b25339593a16e01bb21fb012aeb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3b24b25339593a16e01bb21fb012aeb1">GAIN1_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x04)</td></tr>
<tr class="memdesc:ga3b24b25339593a16e01bb21fb012aeb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register Address. <br /></td></tr>
<tr class="separator:ga3b24b25339593a16e01bb21fb012aeb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2eec4a9d41257665c46162e70b76d6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad2eec4a9d41257665c46162e70b76d6d">GAIN1_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gad2eec4a9d41257665c46162e70b76d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register Defaults. <br /></td></tr>
<tr class="separator:gad2eec4a9d41257665c46162e70b76d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga188d367e0a0dabec118f2a202145f98a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga188d367e0a0dabec118f2a202145f98a">GAIN1_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:ga188d367e0a0dabec118f2a202145f98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register reserved0 mask. <br /></td></tr>
<tr class="separator:ga188d367e0a0dabec118f2a202145f98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c68992cf3d9755b2a72e9ff0552b4d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2c68992cf3d9755b2a72e9ff0552b4d0">GAIN1_PGAGAIN3_MASK</a>&#160;&#160;&#160;((uint16_t) 0x7000)</td></tr>
<tr class="memdesc:ga2c68992cf3d9755b2a72e9ff0552b4d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 mask. <br /></td></tr>
<tr class="separator:ga2c68992cf3d9755b2a72e9ff0552b4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e715afd018828c44d05daf2187188b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa0e715afd018828c44d05daf2187188b">GAIN1_PGAGAIN3_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 12)    /* DEFAULT */</td></tr>
<tr class="memdesc:gaa0e715afd018828c44d05daf2187188b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 1. <br /></td></tr>
<tr class="separator:gaa0e715afd018828c44d05daf2187188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3d9d008365878eae1a674092ddd716"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabb3d9d008365878eae1a674092ddd716">GAIN1_PGAGAIN3_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gabb3d9d008365878eae1a674092ddd716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 2. <br /></td></tr>
<tr class="separator:gabb3d9d008365878eae1a674092ddd716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf85674e0beb9272d72ee1b5900ce3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaccf85674e0beb9272d72ee1b5900ce3d">GAIN1_PGAGAIN3_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaccf85674e0beb9272d72ee1b5900ce3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 4. <br /></td></tr>
<tr class="separator:gaccf85674e0beb9272d72ee1b5900ce3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea4f8b48bacb4c543c65bc86456d146"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0ea4f8b48bacb4c543c65bc86456d146">GAIN1_PGAGAIN3_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga0ea4f8b48bacb4c543c65bc86456d146"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 8. <br /></td></tr>
<tr class="separator:ga0ea4f8b48bacb4c543c65bc86456d146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525a1bd86ea7fede175a15e9f94fc299"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga525a1bd86ea7fede175a15e9f94fc299">GAIN1_PGAGAIN3_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga525a1bd86ea7fede175a15e9f94fc299"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 16. <br /></td></tr>
<tr class="separator:ga525a1bd86ea7fede175a15e9f94fc299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384539bea24fc185354bc5832d382a67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga384539bea24fc185354bc5832d382a67">GAIN1_PGAGAIN3_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga384539bea24fc185354bc5832d382a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 32. <br /></td></tr>
<tr class="separator:ga384539bea24fc185354bc5832d382a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf406eba4e88b85a9601ae3ed10bce7b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf406eba4e88b85a9601ae3ed10bce7b8">GAIN1_PGAGAIN3_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaf406eba4e88b85a9601ae3ed10bce7b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 64. <br /></td></tr>
<tr class="separator:gaf406eba4e88b85a9601ae3ed10bce7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdfb2747a066bd801636121a1702735"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadcdfb2747a066bd801636121a1702735">GAIN1_PGAGAIN3_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gadcdfb2747a066bd801636121a1702735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB3 mas128k. <br /></td></tr>
<tr class="separator:gadcdfb2747a066bd801636121a1702735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aff7992a562e6321a3562e05b13219d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7aff7992a562e6321a3562e05b13219d">GAIN1_RESERVED1_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0800)</td></tr>
<tr class="memdesc:ga7aff7992a562e6321a3562e05b13219d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register reserved1 mask. <br /></td></tr>
<tr class="separator:ga7aff7992a562e6321a3562e05b13219d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f4015de4fd67cea103192a6e1121a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga28f4015de4fd67cea103192a6e1121a3">GAIN1_PGAGAIN2_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0700)</td></tr>
<tr class="memdesc:ga28f4015de4fd67cea103192a6e1121a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 mask. <br /></td></tr>
<tr class="separator:ga28f4015de4fd67cea103192a6e1121a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5651cdfed1a1a701989839cb5e0c6b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac5651cdfed1a1a701989839cb5e0c6b1">GAIN1_PGAGAIN2_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 8)    /* DEFAULT */</td></tr>
<tr class="memdesc:gac5651cdfed1a1a701989839cb5e0c6b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 1. <br /></td></tr>
<tr class="separator:gac5651cdfed1a1a701989839cb5e0c6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76833fbd8db99813309af50d2d843079"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga76833fbd8db99813309af50d2d843079">GAIN1_PGAGAIN2_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga76833fbd8db99813309af50d2d843079"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 2. <br /></td></tr>
<tr class="separator:ga76833fbd8db99813309af50d2d843079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2010d8386a1701068f33042f37ec5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabd2010d8386a1701068f33042f37ec5e">GAIN1_PGAGAIN2_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gabd2010d8386a1701068f33042f37ec5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 4. <br /></td></tr>
<tr class="separator:gabd2010d8386a1701068f33042f37ec5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1844acde90761ec0eac1f6d362e5d9c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1844acde90761ec0eac1f6d362e5d9c2">GAIN1_PGAGAIN2_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1844acde90761ec0eac1f6d362e5d9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 8. <br /></td></tr>
<tr class="separator:ga1844acde90761ec0eac1f6d362e5d9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d2564cc7dec1a1f7caee7e4003c928"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga43d2564cc7dec1a1f7caee7e4003c928">GAIN1_PGAGAIN2_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga43d2564cc7dec1a1f7caee7e4003c928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 16. <br /></td></tr>
<tr class="separator:ga43d2564cc7dec1a1f7caee7e4003c928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1329813c53e9d9cc548b90da771dd5de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1329813c53e9d9cc548b90da771dd5de">GAIN1_PGAGAIN2_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga1329813c53e9d9cc548b90da771dd5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 32. <br /></td></tr>
<tr class="separator:ga1329813c53e9d9cc548b90da771dd5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc94e715ccd8e5a9ee4131123af3d5a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafc94e715ccd8e5a9ee4131123af3d5a2">GAIN1_PGAGAIN2_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gafc94e715ccd8e5a9ee4131123af3d5a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 64. <br /></td></tr>
<tr class="separator:gafc94e715ccd8e5a9ee4131123af3d5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919df54b7bc042f08e7b553228998ea0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga919df54b7bc042f08e7b553228998ea0">GAIN1_PGAGAIN2_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga919df54b7bc042f08e7b553228998ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB2 128. <br /></td></tr>
<tr class="separator:ga919df54b7bc042f08e7b553228998ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4ac9849acfc3ce175542300aee79ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2e4ac9849acfc3ce175542300aee79ae">GAIN1_RESERVED2_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0080)</td></tr>
<tr class="memdesc:ga2e4ac9849acfc3ce175542300aee79ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register reserved2 mask. <br /></td></tr>
<tr class="separator:ga2e4ac9849acfc3ce175542300aee79ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab15ae20e4fe114fd5aa48cd3421bcab6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab15ae20e4fe114fd5aa48cd3421bcab6">GAIN1_PGAGAIN1_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0070)</td></tr>
<tr class="memdesc:gab15ae20e4fe114fd5aa48cd3421bcab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 mask. <br /></td></tr>
<tr class="separator:gab15ae20e4fe114fd5aa48cd3421bcab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae96a2e4254e57f6138ea44afbfe61f78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae96a2e4254e57f6138ea44afbfe61f78">GAIN1_PGAGAIN1_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 4)    /* DEFAULT */</td></tr>
<tr class="memdesc:gae96a2e4254e57f6138ea44afbfe61f78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 1. <br /></td></tr>
<tr class="separator:gae96a2e4254e57f6138ea44afbfe61f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb87086cca875c112f1ee1f67666f68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0eb87086cca875c112f1ee1f67666f68">GAIN1_PGAGAIN1_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga0eb87086cca875c112f1ee1f67666f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 2. <br /></td></tr>
<tr class="separator:ga0eb87086cca875c112f1ee1f67666f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ce7a65b2a1d01a117b95cd983e908d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf6ce7a65b2a1d01a117b95cd983e908d">GAIN1_PGAGAIN1_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaf6ce7a65b2a1d01a117b95cd983e908d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 4. <br /></td></tr>
<tr class="separator:gaf6ce7a65b2a1d01a117b95cd983e908d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7265b46ebf0f2baadd03c96c45223e71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7265b46ebf0f2baadd03c96c45223e71">GAIN1_PGAGAIN1_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga7265b46ebf0f2baadd03c96c45223e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 8. <br /></td></tr>
<tr class="separator:ga7265b46ebf0f2baadd03c96c45223e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11d26e93aedfe78ea4245b9fadd7e18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad11d26e93aedfe78ea4245b9fadd7e18">GAIN1_PGAGAIN1_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad11d26e93aedfe78ea4245b9fadd7e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 16. <br /></td></tr>
<tr class="separator:gad11d26e93aedfe78ea4245b9fadd7e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f555d1f193bd3e8a6422f91da8df236"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3f555d1f193bd3e8a6422f91da8df236">GAIN1_PGAGAIN1_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga3f555d1f193bd3e8a6422f91da8df236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 32. <br /></td></tr>
<tr class="separator:ga3f555d1f193bd3e8a6422f91da8df236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbbd1fb304e433d86f3c14e4397b1b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaccbbd1fb304e433d86f3c14e4397b1b5">GAIN1_PGAGAIN1_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaccbbd1fb304e433d86f3c14e4397b1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 64. <br /></td></tr>
<tr class="separator:gaccbbd1fb304e433d86f3c14e4397b1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e12eb8f52a1d5377c40d88096dcdd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga57e12eb8f52a1d5377c40d88096dcdd9">GAIN1_PGAGAIN1_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga57e12eb8f52a1d5377c40d88096dcdd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB1 128. <br /></td></tr>
<tr class="separator:ga57e12eb8f52a1d5377c40d88096dcdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a540560d7c3c8b3b21d1b31f50c61a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga25a540560d7c3c8b3b21d1b31f50c61a">GAIN1_RESERVED3_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0008)</td></tr>
<tr class="memdesc:ga25a540560d7c3c8b3b21d1b31f50c61a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register reserved3 mask. <br /></td></tr>
<tr class="separator:ga25a540560d7c3c8b3b21d1b31f50c61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5c6e922a3b84ccb4291c550f90d3b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaac5c6e922a3b84ccb4291c550f90d3b7">GAIN1_PGAGAIN0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0007)</td></tr>
<tr class="memdesc:gaac5c6e922a3b84ccb4291c550f90d3b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 mask. <br /></td></tr>
<tr class="separator:gaac5c6e922a3b84ccb4291c550f90d3b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945b4bedad69b9f0eb31e7e5ca92aee4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga945b4bedad69b9f0eb31e7e5ca92aee4">GAIN1_PGAGAIN0_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga945b4bedad69b9f0eb31e7e5ca92aee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 1. <br /></td></tr>
<tr class="separator:ga945b4bedad69b9f0eb31e7e5ca92aee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7213c9f0c024908ffc83137cb470f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gace7213c9f0c024908ffc83137cb470f4">GAIN1_PGAGAIN0_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gace7213c9f0c024908ffc83137cb470f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 2. <br /></td></tr>
<tr class="separator:gace7213c9f0c024908ffc83137cb470f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3e2e7cc228b5245ed1fa56b817a76b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9a3e2e7cc228b5245ed1fa56b817a76b">GAIN1_PGAGAIN0_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9a3e2e7cc228b5245ed1fa56b817a76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 4. <br /></td></tr>
<tr class="separator:ga9a3e2e7cc228b5245ed1fa56b817a76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d7e6fcdc48a4205e35479a6bc868585"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3d7e6fcdc48a4205e35479a6bc868585">GAIN1_PGAGAIN0_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3d7e6fcdc48a4205e35479a6bc868585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 8. <br /></td></tr>
<tr class="separator:ga3d7e6fcdc48a4205e35479a6bc868585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d550b99735070afd01e7bda41ed0d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga01d550b99735070afd01e7bda41ed0d8">GAIN1_PGAGAIN0_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga01d550b99735070afd01e7bda41ed0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 16. <br /></td></tr>
<tr class="separator:ga01d550b99735070afd01e7bda41ed0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57bb0b0c6f0ef20ff16c37deee8ca52d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga57bb0b0c6f0ef20ff16c37deee8ca52d">GAIN1_PGAGAIN0_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga57bb0b0c6f0ef20ff16c37deee8ca52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 32. <br /></td></tr>
<tr class="separator:ga57bb0b0c6f0ef20ff16c37deee8ca52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55a977ebfcba3a8c510fb1856746a44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad55a977ebfcba3a8c510fb1856746a44">GAIN1_PGAGAIN0_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad55a977ebfcba3a8c510fb1856746a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 64. <br /></td></tr>
<tr class="separator:gad55a977ebfcba3a8c510fb1856746a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5936082858d7f9e361185fcaa691d493"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5936082858d7f9e361185fcaa691d493">GAIN1_PGAGAIN0_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5936082858d7f9e361185fcaa691d493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN1 register PGAGAIB0 128. <br /></td></tr>
<tr class="separator:ga5936082858d7f9e361185fcaa691d493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0115fea24a56d7cab928188f5f6e17b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf0115fea24a56d7cab928188f5f6e17b">GAIN2_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x05)</td></tr>
<tr class="memdesc:gaf0115fea24a56d7cab928188f5f6e17b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register Address. <br /></td></tr>
<tr class="separator:gaf0115fea24a56d7cab928188f5f6e17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3bf05819b001363570f63f8083115e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6f3bf05819b001363570f63f8083115e">GAIN2_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga6f3bf05819b001363570f63f8083115e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register Default. <br /></td></tr>
<tr class="separator:ga6f3bf05819b001363570f63f8083115e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac646da023f8e0be61b415941ac3ba556"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac646da023f8e0be61b415941ac3ba556">GAIN2_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:gac646da023f8e0be61b415941ac3ba556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register reserved0 mask. <br /></td></tr>
<tr class="separator:gac646da023f8e0be61b415941ac3ba556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f4fd1654f471af5cd1ca65b5f428549"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4f4fd1654f471af5cd1ca65b5f428549">GAIN2_PGAGAIN7_MASK</a>&#160;&#160;&#160;((uint16_t) 0x7000)</td></tr>
<tr class="memdesc:ga4f4fd1654f471af5cd1ca65b5f428549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 mask. <br /></td></tr>
<tr class="separator:ga4f4fd1654f471af5cd1ca65b5f428549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b31993d037f9a28a90b354d39d6e7b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6b31993d037f9a28a90b354d39d6e7b5">GAIN2_PGAGAIN7_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 12)   /* DEFAULT */</td></tr>
<tr class="memdesc:ga6b31993d037f9a28a90b354d39d6e7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 1. <br /></td></tr>
<tr class="separator:ga6b31993d037f9a28a90b354d39d6e7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5787d12dba242b9a99b038fbe38d5914"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5787d12dba242b9a99b038fbe38d5914">GAIN2_PGAGAIN7_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga5787d12dba242b9a99b038fbe38d5914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 2. <br /></td></tr>
<tr class="separator:ga5787d12dba242b9a99b038fbe38d5914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6f4cd7b4c2f8ae69cb77937594889b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gacf6f4cd7b4c2f8ae69cb77937594889b">GAIN2_PGAGAIN7_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gacf6f4cd7b4c2f8ae69cb77937594889b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 4. <br /></td></tr>
<tr class="separator:gacf6f4cd7b4c2f8ae69cb77937594889b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ffc05f54ea0191e835e578009aafb3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga07ffc05f54ea0191e835e578009aafb3">GAIN2_PGAGAIN7_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga07ffc05f54ea0191e835e578009aafb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 8. <br /></td></tr>
<tr class="separator:ga07ffc05f54ea0191e835e578009aafb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6c9ea362046be35adef6b1db4976b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaca6c9ea362046be35adef6b1db4976b8">GAIN2_PGAGAIN7_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaca6c9ea362046be35adef6b1db4976b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 16. <br /></td></tr>
<tr class="separator:gaca6c9ea362046be35adef6b1db4976b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac806b07e1deff3489d87bc6c4b6ac914"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac806b07e1deff3489d87bc6c4b6ac914">GAIN2_PGAGAIN7_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gac806b07e1deff3489d87bc6c4b6ac914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 32. <br /></td></tr>
<tr class="separator:gac806b07e1deff3489d87bc6c4b6ac914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71ae7dfc3d2383123135e2221937534"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf71ae7dfc3d2383123135e2221937534">GAIN2_PGAGAIN7_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gaf71ae7dfc3d2383123135e2221937534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 64. <br /></td></tr>
<tr class="separator:gaf71ae7dfc3d2383123135e2221937534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c56c391fa24d830a200bf01a7f2d4c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8c56c391fa24d830a200bf01a7f2d4c3">GAIN2_PGAGAIN7_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 12)</td></tr>
<tr class="memdesc:ga8c56c391fa24d830a200bf01a7f2d4c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN7 128. <br /></td></tr>
<tr class="separator:ga8c56c391fa24d830a200bf01a7f2d4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173007dba35065c63a2e778c52534cd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga173007dba35065c63a2e778c52534cd9">GAIN2_RESERVED1_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0800)</td></tr>
<tr class="memdesc:ga173007dba35065c63a2e778c52534cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register reserved1 mask. <br /></td></tr>
<tr class="separator:ga173007dba35065c63a2e778c52534cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9376ac46ce04fc0300285ff20f7bae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaef9376ac46ce04fc0300285ff20f7bae">GAIN2_PGAGAIN6_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0700)</td></tr>
<tr class="memdesc:gaef9376ac46ce04fc0300285ff20f7bae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 mask. <br /></td></tr>
<tr class="separator:gaef9376ac46ce04fc0300285ff20f7bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab688303f74d0a82abfd97dc480998d47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab688303f74d0a82abfd97dc480998d47">GAIN2_PGAGAIN6_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 8)    /* DEFAULT */</td></tr>
<tr class="memdesc:gab688303f74d0a82abfd97dc480998d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 1. <br /></td></tr>
<tr class="separator:gab688303f74d0a82abfd97dc480998d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158d80a93295a0a39edbc752ecd7f64f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga158d80a93295a0a39edbc752ecd7f64f">GAIN2_PGAGAIN6_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga158d80a93295a0a39edbc752ecd7f64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 2. <br /></td></tr>
<tr class="separator:ga158d80a93295a0a39edbc752ecd7f64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec2ff22ebbcf8b9ff8d4618884ef049"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5ec2ff22ebbcf8b9ff8d4618884ef049">GAIN2_PGAGAIN6_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga5ec2ff22ebbcf8b9ff8d4618884ef049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 4. <br /></td></tr>
<tr class="separator:ga5ec2ff22ebbcf8b9ff8d4618884ef049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fd6437940c5491085ae5be896127ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga81fd6437940c5491085ae5be896127ab">GAIN2_PGAGAIN6_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga81fd6437940c5491085ae5be896127ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 8. <br /></td></tr>
<tr class="separator:ga81fd6437940c5491085ae5be896127ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635ae788794161e985ffbdd796adf6c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga635ae788794161e985ffbdd796adf6c9">GAIN2_PGAGAIN6_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga635ae788794161e985ffbdd796adf6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 16. <br /></td></tr>
<tr class="separator:ga635ae788794161e985ffbdd796adf6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa27e4edf1801ac2f873d7d9cf69aa4e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa27e4edf1801ac2f873d7d9cf69aa4e8">GAIN2_PGAGAIN6_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa27e4edf1801ac2f873d7d9cf69aa4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 32. <br /></td></tr>
<tr class="separator:gaa27e4edf1801ac2f873d7d9cf69aa4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f62d84cf1526c75360b26bb12f8cfcc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2f62d84cf1526c75360b26bb12f8cfcc">GAIN2_PGAGAIN6_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga2f62d84cf1526c75360b26bb12f8cfcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 64. <br /></td></tr>
<tr class="separator:ga2f62d84cf1526c75360b26bb12f8cfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa162f0bd12755128505c66b95ab67b97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa162f0bd12755128505c66b95ab67b97">GAIN2_PGAGAIN6_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaa162f0bd12755128505c66b95ab67b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN6 128. <br /></td></tr>
<tr class="separator:gaa162f0bd12755128505c66b95ab67b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4900ab3737a84398acc8b465d916339f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4900ab3737a84398acc8b465d916339f">GAIN2_RESERVED2_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0080)</td></tr>
<tr class="memdesc:ga4900ab3737a84398acc8b465d916339f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register reserved2 mask. <br /></td></tr>
<tr class="separator:ga4900ab3737a84398acc8b465d916339f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda06d2f507f3702594f6f5819c31675"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabda06d2f507f3702594f6f5819c31675">GAIN2_PGAGAIN5_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0070)</td></tr>
<tr class="memdesc:gabda06d2f507f3702594f6f5819c31675"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 mask. <br /></td></tr>
<tr class="separator:gabda06d2f507f3702594f6f5819c31675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e756bfa128a378f571e44b1b11c188"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga81e756bfa128a378f571e44b1b11c188">GAIN2_PGAGAIN5_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 4)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga81e756bfa128a378f571e44b1b11c188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 1. <br /></td></tr>
<tr class="separator:ga81e756bfa128a378f571e44b1b11c188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bb497d1fe1f9f220b75f1068e35994"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad4bb497d1fe1f9f220b75f1068e35994">GAIN2_PGAGAIN5_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad4bb497d1fe1f9f220b75f1068e35994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 2. <br /></td></tr>
<tr class="separator:gad4bb497d1fe1f9f220b75f1068e35994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8c73bdefaed7c51e0670278220da05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8e8c73bdefaed7c51e0670278220da05">GAIN2_PGAGAIN5_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga8e8c73bdefaed7c51e0670278220da05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 4. <br /></td></tr>
<tr class="separator:ga8e8c73bdefaed7c51e0670278220da05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e058111d62434872bfc2462f6f61d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga19e058111d62434872bfc2462f6f61d2">GAIN2_PGAGAIN5_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga19e058111d62434872bfc2462f6f61d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 8. <br /></td></tr>
<tr class="separator:ga19e058111d62434872bfc2462f6f61d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade74ef1d3f36604a387ac5adbd45cbec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gade74ef1d3f36604a387ac5adbd45cbec">GAIN2_PGAGAIN5_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gade74ef1d3f36604a387ac5adbd45cbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 16. <br /></td></tr>
<tr class="separator:gade74ef1d3f36604a387ac5adbd45cbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebc2f7416d99a63fc0ea276fd6598e8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaebc2f7416d99a63fc0ea276fd6598e8b">GAIN2_PGAGAIN5_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaebc2f7416d99a63fc0ea276fd6598e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 32. <br /></td></tr>
<tr class="separator:gaebc2f7416d99a63fc0ea276fd6598e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a39d21add32e253a825c158301a4d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga07a39d21add32e253a825c158301a4d4">GAIN2_PGAGAIN5_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga07a39d21add32e253a825c158301a4d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 64. <br /></td></tr>
<tr class="separator:ga07a39d21add32e253a825c158301a4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2b5b08c3dc86869f8036a9b20656b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1a2b5b08c3dc86869f8036a9b20656b4">GAIN2_PGAGAIN5_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga1a2b5b08c3dc86869f8036a9b20656b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN5 128. <br /></td></tr>
<tr class="separator:ga1a2b5b08c3dc86869f8036a9b20656b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b35e4c005e8de561a6a247c06f13c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga31b35e4c005e8de561a6a247c06f13c1">GAIN2_RESERVED3_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0008)</td></tr>
<tr class="memdesc:ga31b35e4c005e8de561a6a247c06f13c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register reserved3 mask. <br /></td></tr>
<tr class="separator:ga31b35e4c005e8de561a6a247c06f13c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33d723e0fe443bc8f4fae63fef6ed65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa33d723e0fe443bc8f4fae63fef6ed65">GAIN2_PGAGAIN4_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0007)</td></tr>
<tr class="memdesc:gaa33d723e0fe443bc8f4fae63fef6ed65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 mask. <br /></td></tr>
<tr class="separator:gaa33d723e0fe443bc8f4fae63fef6ed65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6edb7d8b493413f967739d15a717e425"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6edb7d8b493413f967739d15a717e425">GAIN2_PGAGAIN4_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga6edb7d8b493413f967739d15a717e425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 1. <br /></td></tr>
<tr class="separator:ga6edb7d8b493413f967739d15a717e425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae1e5923f3d87a23c27f8e89f8c90f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2ae1e5923f3d87a23c27f8e89f8c90f3">GAIN2_PGAGAIN4_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga2ae1e5923f3d87a23c27f8e89f8c90f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 2. <br /></td></tr>
<tr class="separator:ga2ae1e5923f3d87a23c27f8e89f8c90f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06ba0d84f2df267b7f31c628315832"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gacd06ba0d84f2df267b7f31c628315832">GAIN2_PGAGAIN4_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gacd06ba0d84f2df267b7f31c628315832"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 4. <br /></td></tr>
<tr class="separator:gacd06ba0d84f2df267b7f31c628315832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab035c3d620124c55ed01dd80f95ca12b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab035c3d620124c55ed01dd80f95ca12b">GAIN2_PGAGAIN4_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab035c3d620124c55ed01dd80f95ca12b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 8. <br /></td></tr>
<tr class="separator:gab035c3d620124c55ed01dd80f95ca12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2dd354c81889d4fe581de888c993ab7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac2dd354c81889d4fe581de888c993ab7">GAIN2_PGAGAIN4_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac2dd354c81889d4fe581de888c993ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 16. <br /></td></tr>
<tr class="separator:gac2dd354c81889d4fe581de888c993ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c7c471fdb7901a9e80ee45b9e21c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab52c7c471fdb7901a9e80ee45b9e21c2">GAIN2_PGAGAIN4_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab52c7c471fdb7901a9e80ee45b9e21c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 32. <br /></td></tr>
<tr class="separator:gab52c7c471fdb7901a9e80ee45b9e21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a02d4ae17663a3f239d48a84db366"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga449a02d4ae17663a3f239d48a84db366">GAIN2_PGAGAIN4_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga449a02d4ae17663a3f239d48a84db366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 64. <br /></td></tr>
<tr class="separator:ga449a02d4ae17663a3f239d48a84db366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f8e22b3ac96c4ec347a442ee5e7771"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga99f8e22b3ac96c4ec347a442ee5e7771">GAIN2_PGAGAIN4_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga99f8e22b3ac96c4ec347a442ee5e7771"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines GAIN2 register PGAGAIN4 128. <br /></td></tr>
<tr class="separator:ga99f8e22b3ac96c4ec347a442ee5e7771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06934ca9df42b680b841e1342afedbbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga06934ca9df42b680b841e1342afedbbb">CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x06)</td></tr>
<tr class="memdesc:ga06934ca9df42b680b841e1342afedbbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register Address. <br /></td></tr>
<tr class="separator:ga06934ca9df42b680b841e1342afedbbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4959abbca9b136d64c129a48d4ab6c25"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4959abbca9b136d64c129a48d4ab6c25">CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0600)</td></tr>
<tr class="memdesc:ga4959abbca9b136d64c129a48d4ab6c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register defaults. <br /></td></tr>
<tr class="separator:ga4959abbca9b136d64c129a48d4ab6c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d7b7466b759a15cc13b91ddb52ddd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga01d7b7466b759a15cc13b91ddb52ddd1">CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0xE000)</td></tr>
<tr class="memdesc:ga01d7b7466b759a15cc13b91ddb52ddd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register reserved mask. <br /></td></tr>
<tr class="separator:ga01d7b7466b759a15cc13b91ddb52ddd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b923c74b9689e5ab608d300afe27e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga58b923c74b9689e5ab608d300afe27e7">CFG_GC_DLY_MASK</a>&#160;&#160;&#160;((uint16_t) 0x1E00)</td></tr>
<tr class="memdesc:ga58b923c74b9689e5ab608d300afe27e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY mask. <br /></td></tr>
<tr class="separator:ga58b923c74b9689e5ab608d300afe27e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612006441632fde856e81e69e891d7c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga612006441632fde856e81e69e891d7c4">CFG_GC_DLY_2</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga612006441632fde856e81e69e891d7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 2. <br /></td></tr>
<tr class="separator:ga612006441632fde856e81e69e891d7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb32d4e6bcfca13100de70b8a960363e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadb32d4e6bcfca13100de70b8a960363e">CFG_GC_DLY_4</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gadb32d4e6bcfca13100de70b8a960363e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 4. <br /></td></tr>
<tr class="separator:gadb32d4e6bcfca13100de70b8a960363e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e57cb8e5e093cedc98288350c5daae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga36e57cb8e5e093cedc98288350c5daae">CFG_GC_DLY_8</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga36e57cb8e5e093cedc98288350c5daae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 8. <br /></td></tr>
<tr class="separator:ga36e57cb8e5e093cedc98288350c5daae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcccebb8546aaf66f6340793a54b34f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7dcccebb8546aaf66f6340793a54b34f">CFG_GC_DLY_16</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 9)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga7dcccebb8546aaf66f6340793a54b34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 16. <br /></td></tr>
<tr class="separator:ga7dcccebb8546aaf66f6340793a54b34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9e4eeac2282d8a3ab51c2a437ecef2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaeb9e4eeac2282d8a3ab51c2a437ecef2">CFG_GC_DLY_32</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gaeb9e4eeac2282d8a3ab51c2a437ecef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 32. <br /></td></tr>
<tr class="separator:gaeb9e4eeac2282d8a3ab51c2a437ecef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047f27e42b970182028efa8b5e2a24af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga047f27e42b970182028efa8b5e2a24af">CFG_GC_DLY_64</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga047f27e42b970182028efa8b5e2a24af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 64. <br /></td></tr>
<tr class="separator:ga047f27e42b970182028efa8b5e2a24af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ab8e19efa4b390b93b890c153fb010"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac6ab8e19efa4b390b93b890c153fb010">CFG_GC_DLY_128</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 9)</td></tr>
<tr class="memdesc:gac6ab8e19efa4b390b93b890c153fb010"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 128. <br /></td></tr>
<tr class="separator:gac6ab8e19efa4b390b93b890c153fb010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234733d4ed045de88a63e502984ee310"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga234733d4ed045de88a63e502984ee310">CFG_GC_DLY_256</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga234733d4ed045de88a63e502984ee310"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 256. <br /></td></tr>
<tr class="separator:ga234733d4ed045de88a63e502984ee310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55eac47146d3ed037a1f2b2a400e34fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga55eac47146d3ed037a1f2b2a400e34fd">CFG_GC_DLY_512</a>&#160;&#160;&#160;((uint16_t) 0x0008 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga55eac47146d3ed037a1f2b2a400e34fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 512. <br /></td></tr>
<tr class="separator:ga55eac47146d3ed037a1f2b2a400e34fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fc3c52f0637bf0b76654353090ebcb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga33fc3c52f0637bf0b76654353090ebcb">CFG_GC_DLY_1024</a>&#160;&#160;&#160;((uint16_t) 0x0009 &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga33fc3c52f0637bf0b76654353090ebcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 1024. <br /></td></tr>
<tr class="separator:ga33fc3c52f0637bf0b76654353090ebcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95113818ef7836b1b3abd0e8ffd2af5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga95113818ef7836b1b3abd0e8ffd2af5c">CFG_GC_DLY_2048</a>&#160;&#160;&#160;((uint16_t) 0x000A &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga95113818ef7836b1b3abd0e8ffd2af5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 2048. <br /></td></tr>
<tr class="separator:ga95113818ef7836b1b3abd0e8ffd2af5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951107c98bde51ef121336840a0b5997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga951107c98bde51ef121336840a0b5997">CFG_GC_DLY_4096</a>&#160;&#160;&#160;((uint16_t) 0x000B &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga951107c98bde51ef121336840a0b5997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 4096. <br /></td></tr>
<tr class="separator:ga951107c98bde51ef121336840a0b5997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315f8b274fc19417779cd7c7a8087c9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga315f8b274fc19417779cd7c7a8087c9f">CFG_GC_DLY_8192</a>&#160;&#160;&#160;((uint16_t) 0x000C &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga315f8b274fc19417779cd7c7a8087c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 8192. <br /></td></tr>
<tr class="separator:ga315f8b274fc19417779cd7c7a8087c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed76631762beb200a14e320539b7df1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4ed76631762beb200a14e320539b7df1">CFG_GC_DLY_16484</a>&#160;&#160;&#160;((uint16_t) 0x000D &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga4ed76631762beb200a14e320539b7df1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 16484. <br /></td></tr>
<tr class="separator:ga4ed76631762beb200a14e320539b7df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c277d4144f8ac5d0a328393220d3b88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2c277d4144f8ac5d0a328393220d3b88">CFG_GC_DLY_32768</a>&#160;&#160;&#160;((uint16_t) 0x000E &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga2c277d4144f8ac5d0a328393220d3b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 32768. <br /></td></tr>
<tr class="separator:ga2c277d4144f8ac5d0a328393220d3b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4386d0ad58501c9bbbaec4ba0d33c393"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4386d0ad58501c9bbbaec4ba0d33c393">CFG_GC_DLY_65536</a>&#160;&#160;&#160;((uint16_t) 0x000F &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga4386d0ad58501c9bbbaec4ba0d33c393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC DLY 65536. <br /></td></tr>
<tr class="separator:ga4386d0ad58501c9bbbaec4ba0d33c393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b8aee86677e345e4c301747bf26199"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga69b8aee86677e345e4c301747bf26199">CFG_GC_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0100)</td></tr>
<tr class="memdesc:ga69b8aee86677e345e4c301747bf26199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC EN mask. <br /></td></tr>
<tr class="separator:ga69b8aee86677e345e4c301747bf26199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04f0dfc7d8b1ce580dd2cd635a43d4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad04f0dfc7d8b1ce580dd2cd635a43d4d">CFG_GC_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 8)    /* DEFAULT */</td></tr>
<tr class="memdesc:gad04f0dfc7d8b1ce580dd2cd635a43d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC EN disabled. <br /></td></tr>
<tr class="separator:gad04f0dfc7d8b1ce580dd2cd635a43d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c400e0abca22647e03e847ccd92cd1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9c400e0abca22647e03e847ccd92cd1d">CFG_GC_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga9c400e0abca22647e03e847ccd92cd1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register GC EN enabled. <br /></td></tr>
<tr class="separator:ga9c400e0abca22647e03e847ccd92cd1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1581faae60026f7f050d2e0be3d39beb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1581faae60026f7f050d2e0be3d39beb">CFG_CD_ALLCH_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0080)</td></tr>
<tr class="memdesc:ga1581faae60026f7f050d2e0be3d39beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD ALLCH mask. <br /></td></tr>
<tr class="separator:ga1581faae60026f7f050d2e0be3d39beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b56bffb9f8159124caef88a5e1f84d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8b56bffb9f8159124caef88a5e1f84d5">CFG_CD_ALLCH_ANY_CHANNEL</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 7)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga8b56bffb9f8159124caef88a5e1f84d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD ALLCH any. <br /></td></tr>
<tr class="separator:ga8b56bffb9f8159124caef88a5e1f84d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab48f27b18eea056550d6b2840a4e51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaeab48f27b18eea056550d6b2840a4e51">CFG_CD_ALLCH_ALL_CHANNELS</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 7)</td></tr>
<tr class="memdesc:gaeab48f27b18eea056550d6b2840a4e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD ALLCH all. <br /></td></tr>
<tr class="separator:gaeab48f27b18eea056550d6b2840a4e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4451a01a3b7101fb99351387bf994c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaaa4451a01a3b7101fb99351387bf994c">CFG_CD_NUM_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0070)</td></tr>
<tr class="memdesc:gaaa4451a01a3b7101fb99351387bf994c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM mask. <br /></td></tr>
<tr class="separator:gaaa4451a01a3b7101fb99351387bf994c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e2fbcee001a7f4bab27294db587c9a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac8e2fbcee001a7f4bab27294db587c9a">CFG_CD_NUM_1</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 4)    /* DEFAULT */</td></tr>
<tr class="memdesc:gac8e2fbcee001a7f4bab27294db587c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 1. <br /></td></tr>
<tr class="separator:gac8e2fbcee001a7f4bab27294db587c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e4083de5fef757a0aee6d5af43e31c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad9e4083de5fef757a0aee6d5af43e31c">CFG_CD_NUM_2</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad9e4083de5fef757a0aee6d5af43e31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 2. <br /></td></tr>
<tr class="separator:gad9e4083de5fef757a0aee6d5af43e31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17e95cd69953a1ff1e68ef779d4a6ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa17e95cd69953a1ff1e68ef779d4a6ec">CFG_CD_NUM_4</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa17e95cd69953a1ff1e68ef779d4a6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 4. <br /></td></tr>
<tr class="separator:gaa17e95cd69953a1ff1e68ef779d4a6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103d2c6089b04cccd95c702aa1079b41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga103d2c6089b04cccd95c702aa1079b41">CFG_CD_NUM_8</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga103d2c6089b04cccd95c702aa1079b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 8. <br /></td></tr>
<tr class="separator:ga103d2c6089b04cccd95c702aa1079b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e119c7c09cf28983018fdc3a9c87da5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0e119c7c09cf28983018fdc3a9c87da5">CFG_CD_NUM_16</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga0e119c7c09cf28983018fdc3a9c87da5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 16. <br /></td></tr>
<tr class="separator:ga0e119c7c09cf28983018fdc3a9c87da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1ed7494f03266317456a9c9b44f65a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2d1ed7494f03266317456a9c9b44f65a">CFG_CD_NUM_32</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga2d1ed7494f03266317456a9c9b44f65a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 32. <br /></td></tr>
<tr class="separator:ga2d1ed7494f03266317456a9c9b44f65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a9f10d93d47bf9fa37e1f613ac41b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga79a9f10d93d47bf9fa37e1f613ac41b9">CFG_CD_NUM_64</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga79a9f10d93d47bf9fa37e1f613ac41b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 64. <br /></td></tr>
<tr class="separator:ga79a9f10d93d47bf9fa37e1f613ac41b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04919be2eac7c1005bb378da0546d1e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga04919be2eac7c1005bb378da0546d1e7">CFG_CD_NUM_128</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga04919be2eac7c1005bb378da0546d1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD NUM 128. <br /></td></tr>
<tr class="separator:ga04919be2eac7c1005bb378da0546d1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d1306593932e5fad5dc9a1b00bdca0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga29d1306593932e5fad5dc9a1b00bdca0">CFG_CD_LEN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x000E)</td></tr>
<tr class="memdesc:ga29d1306593932e5fad5dc9a1b00bdca0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn mask. <br /></td></tr>
<tr class="separator:ga29d1306593932e5fad5dc9a1b00bdca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa9513e8e4e777b2537be2d10b015c9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafa9513e8e4e777b2537be2d10b015c9e">CFG_CD_LEN_128</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 1)    /* DEFAULT */</td></tr>
<tr class="memdesc:gafa9513e8e4e777b2537be2d10b015c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 128. <br /></td></tr>
<tr class="separator:gafa9513e8e4e777b2537be2d10b015c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d5c8b649722f8a8b342dcffff6467c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga44d5c8b649722f8a8b342dcffff6467c">CFG_CD_LEN_256</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga44d5c8b649722f8a8b342dcffff6467c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 256. <br /></td></tr>
<tr class="separator:ga44d5c8b649722f8a8b342dcffff6467c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab381f7af92cffada6a0e01040d7ff440"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab381f7af92cffada6a0e01040d7ff440">CFG_CD_LEN_512</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gab381f7af92cffada6a0e01040d7ff440"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 512. <br /></td></tr>
<tr class="separator:gab381f7af92cffada6a0e01040d7ff440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ad54aa5834760a333be86713de6c12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga29ad54aa5834760a333be86713de6c12">CFG_CD_LEN_768</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga29ad54aa5834760a333be86713de6c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 768. <br /></td></tr>
<tr class="separator:ga29ad54aa5834760a333be86713de6c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d2f03f6565fdefe40eeb82bb15d334"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga66d2f03f6565fdefe40eeb82bb15d334">CFG_CD_LEN_1280</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga66d2f03f6565fdefe40eeb82bb15d334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 1280. <br /></td></tr>
<tr class="separator:ga66d2f03f6565fdefe40eeb82bb15d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137656e217ed8b5679370337744a8479"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga137656e217ed8b5679370337744a8479">CFG_CD_LEN_1792</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga137656e217ed8b5679370337744a8479"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 1790. <br /></td></tr>
<tr class="separator:ga137656e217ed8b5679370337744a8479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d895c157103e205e4b920ee0f92308"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac1d895c157103e205e4b920ee0f92308">CFG_CD_LEN_2560</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac1d895c157103e205e4b920ee0f92308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 2560. <br /></td></tr>
<tr class="separator:gac1d895c157103e205e4b920ee0f92308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3c7cb66668cd8767e1020250276d5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9e3c7cb66668cd8767e1020250276d5b">CFG_CD_LEN_3584</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga9e3c7cb66668cd8767e1020250276d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD LEn 3584. <br /></td></tr>
<tr class="separator:ga9e3c7cb66668cd8767e1020250276d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac731f9d7761cd680c65f3ee6aece1098"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac731f9d7761cd680c65f3ee6aece1098">CFG_CD_EN_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0001)</td></tr>
<tr class="memdesc:gac731f9d7761cd680c65f3ee6aece1098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD EN mask. <br /></td></tr>
<tr class="separator:gac731f9d7761cd680c65f3ee6aece1098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599a2d107ca81f17a6e7f632ecab65ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga599a2d107ca81f17a6e7f632ecab65ad">CFG_CD_EN_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga599a2d107ca81f17a6e7f632ecab65ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD EN disabled. <br /></td></tr>
<tr class="separator:ga599a2d107ca81f17a6e7f632ecab65ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc552965dc701122832a493bb13ddc39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafc552965dc701122832a493bb13ddc39">CFG_CD_EN_ENABLED</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafc552965dc701122832a493bb13ddc39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines CFG register CD EN enabled. <br /></td></tr>
<tr class="separator:gafc552965dc701122832a493bb13ddc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade644f1f8604d8300ae578fa5c4468d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gade644f1f8604d8300ae578fa5c4468d9">THRSHLD_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x07)</td></tr>
<tr class="memdesc:gade644f1f8604d8300ae578fa5c4468d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_MSB register address. <br /></td></tr>
<tr class="separator:gade644f1f8604d8300ae578fa5c4468d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f01501548fb5d602d548b9ee80a04de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4f01501548fb5d602d548b9ee80a04de">THRSHLD_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga4f01501548fb5d602d548b9ee80a04de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_MSB register default. <br /></td></tr>
<tr class="separator:ga4f01501548fb5d602d548b9ee80a04de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69dc7e346e67f5e3b83a362216cfe71f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga69dc7e346e67f5e3b83a362216cfe71f">THRSHLD_MSB_CD_TH_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga69dc7e346e67f5e3b83a362216cfe71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_MSB register mask. <br /></td></tr>
<tr class="separator:ga69dc7e346e67f5e3b83a362216cfe71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab448fdaff882cc9f5f1b466a2f276ac8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab448fdaff882cc9f5f1b466a2f276ac8">THRSHLD_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x08)</td></tr>
<tr class="memdesc:gab448fdaff882cc9f5f1b466a2f276ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register address. <br /></td></tr>
<tr class="separator:gab448fdaff882cc9f5f1b466a2f276ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf359bfff13ca2e64a10a40adcd2ddf95"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf359bfff13ca2e64a10a40adcd2ddf95">THRSHLD_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gaf359bfff13ca2e64a10a40adcd2ddf95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register default. <br /></td></tr>
<tr class="separator:gaf359bfff13ca2e64a10a40adcd2ddf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bc1677e20e1c0d790354e30e60ce35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae3bc1677e20e1c0d790354e30e60ce35">THRSHLD_LSB_CD_TH_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:gae3bc1677e20e1c0d790354e30e60ce35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register mask. <br /></td></tr>
<tr class="separator:gae3bc1677e20e1c0d790354e30e60ce35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9182f223ddd73952ef8c9a3cb16e356"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf9182f223ddd73952ef8c9a3cb16e356">THRSHLD_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00F0)</td></tr>
<tr class="memdesc:gaf9182f223ddd73952ef8c9a3cb16e356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register reserved mask. <br /></td></tr>
<tr class="separator:gaf9182f223ddd73952ef8c9a3cb16e356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dada3148092cdedca8a047f5145621e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7dada3148092cdedca8a047f5145621e">THRSHLD_LSB_DCBLOCK_MASK</a>&#160;&#160;&#160;((uint16_t) 0x000F)</td></tr>
<tr class="memdesc:ga7dada3148092cdedca8a047f5145621e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk mask. <br /></td></tr>
<tr class="separator:ga7dada3148092cdedca8a047f5145621e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d920e468801ba758b4c2ca624e1a44f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5d920e468801ba758b4c2ca624e1a44f">THRSHLD_LSB_DCBLOCK_DISABLED</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5d920e468801ba758b4c2ca624e1a44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk disabled. <br /></td></tr>
<tr class="separator:ga5d920e468801ba758b4c2ca624e1a44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bd77bda0afba9cc144f41f306dd990"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf6bd77bda0afba9cc144f41f306dd990">THRSHLD_LSB_DCBLOCK_181P0Hz</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf6bd77bda0afba9cc144f41f306dd990"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 181P0. <br /></td></tr>
<tr class="separator:gaf6bd77bda0afba9cc144f41f306dd990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a5c36be8b9199cd1757f3f9ddf85ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga74a5c36be8b9199cd1757f3f9ddf85ee">THRSHLD_LSB_DCBLOCK_84p8Hz</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga74a5c36be8b9199cd1757f3f9ddf85ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 84P8. <br /></td></tr>
<tr class="separator:ga74a5c36be8b9199cd1757f3f9ddf85ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5015bdbcbfeed306801d7e104b7b8781"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5015bdbcbfeed306801d7e104b7b8781">THRSHLD_LSB_DCBLOCK_41p1Hz</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5015bdbcbfeed306801d7e104b7b8781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 41P1. <br /></td></tr>
<tr class="separator:ga5015bdbcbfeed306801d7e104b7b8781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a43f4b0ea93544fa9344857e5a9b29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga51a43f4b0ea93544fa9344857e5a9b29">THRSHLD_LSB_DCBLOCK_20p2Hz</a>&#160;&#160;&#160;((uint16_t) 0x0004 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga51a43f4b0ea93544fa9344857e5a9b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 20P2. <br /></td></tr>
<tr class="separator:ga51a43f4b0ea93544fa9344857e5a9b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bad35d887d21f3cb0a8fb924636bf0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5bad35d887d21f3cb0a8fb924636bf0c">THRSHLD_LSB_DCBLOCK_10p0Hz</a>&#160;&#160;&#160;((uint16_t) 0x0005 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5bad35d887d21f3cb0a8fb924636bf0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 10P0. <br /></td></tr>
<tr class="separator:ga5bad35d887d21f3cb0a8fb924636bf0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f3ce94e406876cd87cf022ee8b6f23"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga39f3ce94e406876cd87cf022ee8b6f23">THRSHLD_LSB_DCBLOCK_4p99Hz</a>&#160;&#160;&#160;((uint16_t) 0x0006 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga39f3ce94e406876cd87cf022ee8b6f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 4P99. <br /></td></tr>
<tr class="separator:ga39f3ce94e406876cd87cf022ee8b6f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723d2cc0d2a4ac748e0571d5252fe4b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga723d2cc0d2a4ac748e0571d5252fe4b1">THRSHLD_LSB_DCBLOCK_2p49Hz</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga723d2cc0d2a4ac748e0571d5252fe4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 2P49. <br /></td></tr>
<tr class="separator:ga723d2cc0d2a4ac748e0571d5252fe4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb895d2ff303af1d5762f3ee46e3e544"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadb895d2ff303af1d5762f3ee46e3e544">THRSHLD_LSB_DCBLOCK_1p24Hz</a>&#160;&#160;&#160;((uint16_t) 0x0008 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gadb895d2ff303af1d5762f3ee46e3e544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 1P24. <br /></td></tr>
<tr class="separator:gadb895d2ff303af1d5762f3ee46e3e544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3797e733e8f940f0db17813df8119e17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3797e733e8f940f0db17813df8119e17">THRSHLD_LSB_DCBLOCK_622mHz</a>&#160;&#160;&#160;((uint16_t) 0x0009 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3797e733e8f940f0db17813df8119e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 622m. <br /></td></tr>
<tr class="separator:ga3797e733e8f940f0db17813df8119e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fa96d9728ee6fe3267ec3894102ac91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4fa96d9728ee6fe3267ec3894102ac91">THRSHLD_LSB_DCBLOCK_311mHz</a>&#160;&#160;&#160;((uint16_t) 0x000A &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4fa96d9728ee6fe3267ec3894102ac91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 311m. <br /></td></tr>
<tr class="separator:ga4fa96d9728ee6fe3267ec3894102ac91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fad9a1fa3a66693e928acb40e233d9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4fad9a1fa3a66693e928acb40e233d9e">THRSHLD_LSB_DCBLOCK_155mHz</a>&#160;&#160;&#160;((uint16_t) 0x000B &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga4fad9a1fa3a66693e928acb40e233d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 155m. <br /></td></tr>
<tr class="separator:ga4fad9a1fa3a66693e928acb40e233d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a15d18313846b69cb99edd6165d42f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga67a15d18313846b69cb99edd6165d42f">THRSHLD_LSB_DCBLOCK_77p7mHz</a>&#160;&#160;&#160;((uint16_t) 0x000C &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga67a15d18313846b69cb99edd6165d42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 77P7m. <br /></td></tr>
<tr class="separator:ga67a15d18313846b69cb99edd6165d42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e4344c9854bb804c61bef443b0b406"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga76e4344c9854bb804c61bef443b0b406">THRSHLD_LSB_DCBLOCK_38p9mHz</a>&#160;&#160;&#160;((uint16_t) 0x000D &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga76e4344c9854bb804c61bef443b0b406"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 38p9m. <br /></td></tr>
<tr class="separator:ga76e4344c9854bb804c61bef443b0b406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e082481210169b4e156e8f3e4bf511"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab2e082481210169b4e156e8f3e4bf511">THRSHLD_LSB_DCBLOCK_19p4mHz</a>&#160;&#160;&#160;((uint16_t) 0x000F &lt;&lt; 0)</td></tr>
<tr class="memdesc:gab2e082481210169b4e156e8f3e4bf511"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 19P4m. <br /></td></tr>
<tr class="separator:gab2e082481210169b4e156e8f3e4bf511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbc689276be3394b7420c2818a3533d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2cbc689276be3394b7420c2818a3533d">THRSHLD_LSB_DCBLOCK_9p70mHz</a>&#160;&#160;&#160;((uint16_t) 0x0007 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga2cbc689276be3394b7420c2818a3533d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines THRSHLD_LSB register DCBLOCk 9P7m. <br /></td></tr>
<tr class="separator:ga2cbc689276be3394b7420c2818a3533d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad8fb3523ff0e9ef40ad5f993129ec8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabad8fb3523ff0e9ef40ad5f993129ec8">CH0_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x09)</td></tr>
<tr class="memdesc:gabad8fb3523ff0e9ef40ad5f993129ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register Address. <br /></td></tr>
<tr class="separator:gabad8fb3523ff0e9ef40ad5f993129ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a3460edb6bbc85bda0871833b1de08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga09a3460edb6bbc85bda0871833b1de08">CH0_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga09a3460edb6bbc85bda0871833b1de08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register deafult. <br /></td></tr>
<tr class="separator:ga09a3460edb6bbc85bda0871833b1de08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dd727b5ec00eab1f81b8ba9981ad15"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga14dd727b5ec00eab1f81b8ba9981ad15">CH0_CFG_PHASE0_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga14dd727b5ec00eab1f81b8ba9981ad15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register Phase0 mask. <br /></td></tr>
<tr class="separator:ga14dd727b5ec00eab1f81b8ba9981ad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b93b4148a4b96038a83c0c8a3c0c01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga65b93b4148a4b96038a83c0c8a3c0c01">PHASEn_SHIFT</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="memdesc:ga65b93b4148a4b96038a83c0c8a3c0c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register Phase0 shift. <br /></td></tr>
<tr class="separator:ga65b93b4148a4b96038a83c0c8a3c0c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517368c52fc609a767ea7d99968de113"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga517368c52fc609a767ea7d99968de113">SET_PHASE_REGISTER_VALUE</a>(phase_shift)&#160;&#160;&#160;((phase_shift )&lt;&lt;<a class="el" href="group___a_m_c131_m0x.html#ga65b93b4148a4b96038a83c0c8a3c0c01">PHASEn_SHIFT</a>)</td></tr>
<tr class="memdesc:ga517368c52fc609a767ea7d99968de113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register Phase0 register value. <br /></td></tr>
<tr class="separator:ga517368c52fc609a767ea7d99968de113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba32be3c08d2b7e286809ca6201fe91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9ba32be3c08d2b7e286809ca6201fe91">CH0_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:ga9ba32be3c08d2b7e286809ca6201fe91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register reserved mask. <br /></td></tr>
<tr class="separator:ga9ba32be3c08d2b7e286809ca6201fe91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d568bee2908f11ad44f8bfadd31d09b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7d568bee2908f11ad44f8bfadd31d09b">CH0_CFG_MUX0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:ga7d568bee2908f11ad44f8bfadd31d09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register MUX0 mask. <br /></td></tr>
<tr class="separator:ga7d568bee2908f11ad44f8bfadd31d09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ca1559a59f54e3fae731632c027943"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga95ca1559a59f54e3fae731632c027943">CH0_CFG_MUX0_AIN0P_AIN0N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga95ca1559a59f54e3fae731632c027943"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register MUX0 AIN0P_AIN0N. <br /></td></tr>
<tr class="separator:ga95ca1559a59f54e3fae731632c027943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3a92e43d9a7894d46a26f4937c6f12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafd3a92e43d9a7894d46a26f4937c6f12">CH0_CFG_MUX0_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gafd3a92e43d9a7894d46a26f4937c6f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register MUX0 ADC input short. <br /></td></tr>
<tr class="separator:gafd3a92e43d9a7894d46a26f4937c6f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcc890abca660f118ac9fd2d061e6c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaadcc890abca660f118ac9fd2d061e6c1">CH0_CFG_MUX0_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaadcc890abca660f118ac9fd2d061e6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register MUX0 DC DIAGNOSTIC. <br /></td></tr>
<tr class="separator:gaadcc890abca660f118ac9fd2d061e6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06271d442b4bb710e4a32cb7317f8e33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga06271d442b4bb710e4a32cb7317f8e33">CH0_CFG_MUX0_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga06271d442b4bb710e4a32cb7317f8e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 CFG register MUX0 AC DIAGNOSTIC. <br /></td></tr>
<tr class="separator:ga06271d442b4bb710e4a32cb7317f8e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308c67274dad31d76830c20f33156746"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga308c67274dad31d76830c20f33156746">CH0_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x0A)</td></tr>
<tr class="memdesc:ga308c67274dad31d76830c20f33156746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga308c67274dad31d76830c20f33156746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274b31e115e0ebf92f4297853b0391e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga274b31e115e0ebf92f4297853b0391e5">CH0_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga274b31e115e0ebf92f4297853b0391e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 OCAL MSB register default. <br /></td></tr>
<tr class="separator:ga274b31e115e0ebf92f4297853b0391e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168d827a82d94821c764729eeb5dc950"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga168d827a82d94821c764729eeb5dc950">CH0_OCAL_MSB_OCAL0_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga168d827a82d94821c764729eeb5dc950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga168d827a82d94821c764729eeb5dc950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f5836fc20473a2f79d4cf94353f8b11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6f5836fc20473a2f79d4cf94353f8b11">CH0_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x0B)</td></tr>
<tr class="memdesc:ga6f5836fc20473a2f79d4cf94353f8b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga6f5836fc20473a2f79d4cf94353f8b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528ef78f23498ebfee5635a191eb1b6e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga528ef78f23498ebfee5635a191eb1b6e">CH0_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga528ef78f23498ebfee5635a191eb1b6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 OCAL LSB register default. <br /></td></tr>
<tr class="separator:ga528ef78f23498ebfee5635a191eb1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0399835b952fe86affd00247d098e0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf0399835b952fe86affd00247d098e0d">CH0_OCAL_LSB_OCAL0_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:gaf0399835b952fe86affd00247d098e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:gaf0399835b952fe86affd00247d098e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd58c7fa65ebc64a1488870878d2259"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabcd58c7fa65ebc64a1488870878d2259">CH0_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gabcd58c7fa65ebc64a1488870878d2259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 OCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:gabcd58c7fa65ebc64a1488870878d2259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993bf8a4fce849cc942750de2291e3ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga993bf8a4fce849cc942750de2291e3ac">CH0_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x0C)</td></tr>
<tr class="memdesc:ga993bf8a4fce849cc942750de2291e3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga993bf8a4fce849cc942750de2291e3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb575cf3a60802c7839d8333b8add5e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gacb575cf3a60802c7839d8333b8add5e0">CH0_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:gacb575cf3a60802c7839d8333b8add5e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 GCAL MSB register default. <br /></td></tr>
<tr class="separator:gacb575cf3a60802c7839d8333b8add5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132292c11f8c3b18cfbcc5e39cff6dc4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga132292c11f8c3b18cfbcc5e39cff6dc4">CH0_GCAL_MSB_GCAL0_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga132292c11f8c3b18cfbcc5e39cff6dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga132292c11f8c3b18cfbcc5e39cff6dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7beda0efeb3d5917e0ed48ccd7dc68c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab7beda0efeb3d5917e0ed48ccd7dc68c">CH0_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x0D)</td></tr>
<tr class="memdesc:gab7beda0efeb3d5917e0ed48ccd7dc68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:gab7beda0efeb3d5917e0ed48ccd7dc68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae074f47486824b49b1befe2b77a273b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae074f47486824b49b1befe2b77a273b9">CH0_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gae074f47486824b49b1befe2b77a273b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 GCAL LSB register default. <br /></td></tr>
<tr class="separator:gae074f47486824b49b1befe2b77a273b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d48d716398e53b03ed698b9205374f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga00d48d716398e53b03ed698b9205374f">CH0_GCAL_LSB_GCAL0_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga00d48d716398e53b03ed698b9205374f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 GCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga00d48d716398e53b03ed698b9205374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga222410bc3051de87ca57212c7fb908a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga222410bc3051de87ca57212c7fb908a8">CH0_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga222410bc3051de87ca57212c7fb908a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH0 GCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga222410bc3051de87ca57212c7fb908a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648ebcd82c5310eb4fac786dcb9c1289"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga648ebcd82c5310eb4fac786dcb9c1289">CH1_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x0E)</td></tr>
<tr class="memdesc:ga648ebcd82c5310eb4fac786dcb9c1289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register Address. <br /></td></tr>
<tr class="separator:ga648ebcd82c5310eb4fac786dcb9c1289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc9454832da119e7e0a17cca1705cef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1cc9454832da119e7e0a17cca1705cef">CH1_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga1cc9454832da119e7e0a17cca1705cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register Default. <br /></td></tr>
<tr class="separator:ga1cc9454832da119e7e0a17cca1705cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c8a0ece3ce597c4351e8d24ac4e141"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga60c8a0ece3ce597c4351e8d24ac4e141">CH1_CFG_PHASE1_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga60c8a0ece3ce597c4351e8d24ac4e141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register phase1 mask. <br /></td></tr>
<tr class="separator:ga60c8a0ece3ce597c4351e8d24ac4e141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbb8d634cc81f234142f747a71db4e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaccbb8d634cc81f234142f747a71db4e4">CH1_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:gaccbb8d634cc81f234142f747a71db4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register reserved mask. <br /></td></tr>
<tr class="separator:gaccbb8d634cc81f234142f747a71db4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe7d59c01ef98d0c91f5c98be372215"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6fe7d59c01ef98d0c91f5c98be372215">CH1_CFG_MUX1_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:ga6fe7d59c01ef98d0c91f5c98be372215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register MUX1 mask. <br /></td></tr>
<tr class="separator:ga6fe7d59c01ef98d0c91f5c98be372215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c7d192749538e69052c4af779d872b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga53c7d192749538e69052c4af779d872b">CH1_CFG_MUX1_AIN1P_AIN1N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga53c7d192749538e69052c4af779d872b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register MUX1 AIN1P_AIN1N. <br /></td></tr>
<tr class="separator:ga53c7d192749538e69052c4af779d872b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcf34219780e8db2f948287aaade62d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaedcf34219780e8db2f948287aaade62d">CH1_CFG_MUX1_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaedcf34219780e8db2f948287aaade62d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register MUX1 ADC input short. <br /></td></tr>
<tr class="separator:gaedcf34219780e8db2f948287aaade62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae309717c6de4dca138af4df59c286e07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae309717c6de4dca138af4df59c286e07">CH1_CFG_MUX1_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae309717c6de4dca138af4df59c286e07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register MUX1 dc diagnostic. <br /></td></tr>
<tr class="separator:gae309717c6de4dca138af4df59c286e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e1a33b214ee18e0b0b5e2c49b3f80d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga29e1a33b214ee18e0b0b5e2c49b3f80d">CH1_CFG_MUX1_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga29e1a33b214ee18e0b0b5e2c49b3f80d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 CFG register MUX1 ac diagnostic. <br /></td></tr>
<tr class="separator:ga29e1a33b214ee18e0b0b5e2c49b3f80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga008aabd38dd6f6043970583be4512125"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga008aabd38dd6f6043970583be4512125">CH1_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x0F)</td></tr>
<tr class="memdesc:ga008aabd38dd6f6043970583be4512125"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga008aabd38dd6f6043970583be4512125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7eb49d6fbd4b8fc597b61ec80c0f1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaed7eb49d6fbd4b8fc597b61ec80c0f1c">CH1_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gaed7eb49d6fbd4b8fc597b61ec80c0f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 OCAL MSB register default. <br /></td></tr>
<tr class="separator:gaed7eb49d6fbd4b8fc597b61ec80c0f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3a136ff71415f09ec755889c4174d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaab3a136ff71415f09ec755889c4174d9">CH1_OCAL_MSB_OCAL1_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:gaab3a136ff71415f09ec755889c4174d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:gaab3a136ff71415f09ec755889c4174d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec12cabc03a22ac671b7dba470379289"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaec12cabc03a22ac671b7dba470379289">CH1_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x10)</td></tr>
<tr class="memdesc:gaec12cabc03a22ac671b7dba470379289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:gaec12cabc03a22ac671b7dba470379289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4628c454bca51f77aacdc9c545972dac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4628c454bca51f77aacdc9c545972dac">CH1_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga4628c454bca51f77aacdc9c545972dac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 OCAL LSB register Defaullt. <br /></td></tr>
<tr class="separator:ga4628c454bca51f77aacdc9c545972dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d22f11ff82a1679aa294b38964fe2e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3d22f11ff82a1679aa294b38964fe2e7">CH1_OCAL_LSB_OCAL1_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga3d22f11ff82a1679aa294b38964fe2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga3d22f11ff82a1679aa294b38964fe2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b6ee867cfe273f8c9b2d97d37a1006"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa7b6ee867cfe273f8c9b2d97d37a1006">CH1_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gaa7b6ee867cfe273f8c9b2d97d37a1006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 OCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:gaa7b6ee867cfe273f8c9b2d97d37a1006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6fed84d1636428b970bf9ca98e33d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9b6fed84d1636428b970bf9ca98e33d5">CH1_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x11)</td></tr>
<tr class="memdesc:ga9b6fed84d1636428b970bf9ca98e33d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga9b6fed84d1636428b970bf9ca98e33d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8396c5e2f9efbe5b9876fd3c4b1fbd71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8396c5e2f9efbe5b9876fd3c4b1fbd71">CH1_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:ga8396c5e2f9efbe5b9876fd3c4b1fbd71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 GCAL MSB register default. <br /></td></tr>
<tr class="separator:ga8396c5e2f9efbe5b9876fd3c4b1fbd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2af88e7d49e971be13236e85f144d0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae2af88e7d49e971be13236e85f144d0a">CH1_GCAL_MSB_GCAL1_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:gae2af88e7d49e971be13236e85f144d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:gae2af88e7d49e971be13236e85f144d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb6e8efe9a524da69bd8133915decb8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7eb6e8efe9a524da69bd8133915decb8">CH1_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x12)</td></tr>
<tr class="memdesc:ga7eb6e8efe9a524da69bd8133915decb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga7eb6e8efe9a524da69bd8133915decb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8e03fd6a52d83237ca947d36870d4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3a8e03fd6a52d83237ca947d36870d4a">CH1_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga3a8e03fd6a52d83237ca947d36870d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 GCAL LSB register default. <br /></td></tr>
<tr class="separator:ga3a8e03fd6a52d83237ca947d36870d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf5c624373e3862abf190dc4f01c329"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8cf5c624373e3862abf190dc4f01c329">CH1_GCAL_LSB_GCAL1_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga8cf5c624373e3862abf190dc4f01c329"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 GCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga8cf5c624373e3862abf190dc4f01c329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ac8efd373a74d5b75eca58b7ba5b56a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2ac8efd373a74d5b75eca58b7ba5b56a">CH1_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga2ac8efd373a74d5b75eca58b7ba5b56a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH1 GCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga2ac8efd373a74d5b75eca58b7ba5b56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e59b2ab480f1985278a6ca222754695"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5e59b2ab480f1985278a6ca222754695">CH2_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x13)</td></tr>
<tr class="memdesc:ga5e59b2ab480f1985278a6ca222754695"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register Address. <br /></td></tr>
<tr class="separator:ga5e59b2ab480f1985278a6ca222754695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e7811021c3a7809952342a1e1cf175"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa0e7811021c3a7809952342a1e1cf175">CH2_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gaa0e7811021c3a7809952342a1e1cf175"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register Default. <br /></td></tr>
<tr class="separator:gaa0e7811021c3a7809952342a1e1cf175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024429ce19096fece8dfae764851ead2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga024429ce19096fece8dfae764851ead2">CH2_CFG_PHASE2_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga024429ce19096fece8dfae764851ead2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register Phase2 mask. <br /></td></tr>
<tr class="separator:ga024429ce19096fece8dfae764851ead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089947dfe1545dca57da8c3cbc0d3637"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga089947dfe1545dca57da8c3cbc0d3637">CH2_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:ga089947dfe1545dca57da8c3cbc0d3637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register reserved0 mask. <br /></td></tr>
<tr class="separator:ga089947dfe1545dca57da8c3cbc0d3637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b0bd5678addd1e6b6aea5708b4fad2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf1b0bd5678addd1e6b6aea5708b4fad2">CH2_CFG_MUX2_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:gaf1b0bd5678addd1e6b6aea5708b4fad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register MUX mask. <br /></td></tr>
<tr class="separator:gaf1b0bd5678addd1e6b6aea5708b4fad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbecb52910b44be3744bc8f65449cab3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafbecb52910b44be3744bc8f65449cab3">CH2_CFG_MUX2_AIN2P_AIN2N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:gafbecb52910b44be3744bc8f65449cab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register MUX AIN2P_AIN2N. <br /></td></tr>
<tr class="separator:gafbecb52910b44be3744bc8f65449cab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17e92dbc44826569b5e567eea852d98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac17e92dbc44826569b5e567eea852d98">CH2_CFG_MUX2_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac17e92dbc44826569b5e567eea852d98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register MUX ADC input short. <br /></td></tr>
<tr class="separator:gac17e92dbc44826569b5e567eea852d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860c4d465d360f9167532c31faba8624"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga860c4d465d360f9167532c31faba8624">CH2_CFG_MUX2_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga860c4d465d360f9167532c31faba8624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register MUX dc diagnostic. <br /></td></tr>
<tr class="separator:ga860c4d465d360f9167532c31faba8624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bac60cc9b2dc62737a565e26d0c62e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8bac60cc9b2dc62737a565e26d0c62e2">CH2_CFG_MUX2_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga8bac60cc9b2dc62737a565e26d0c62e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 CFG register MUX ac diagnostic. <br /></td></tr>
<tr class="separator:ga8bac60cc9b2dc62737a565e26d0c62e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c6e930a8095b9c17bdeb18633a1d1ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0c6e930a8095b9c17bdeb18633a1d1ad">CH2_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x14)</td></tr>
<tr class="memdesc:ga0c6e930a8095b9c17bdeb18633a1d1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga0c6e930a8095b9c17bdeb18633a1d1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169de11d7a8f1f9b0e983f080b50f673"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga169de11d7a8f1f9b0e983f080b50f673">CH2_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga169de11d7a8f1f9b0e983f080b50f673"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 OCAL MSB register default. <br /></td></tr>
<tr class="separator:ga169de11d7a8f1f9b0e983f080b50f673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae5e31e035c89bd34c0fc5c67505fa1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2ae5e31e035c89bd34c0fc5c67505fa1">CH2_OCAL_MSB_OCAL2_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga2ae5e31e035c89bd34c0fc5c67505fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga2ae5e31e035c89bd34c0fc5c67505fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ac5ef92cb3a27db906082623c3f87a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga72ac5ef92cb3a27db906082623c3f87a">CH2_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x15)</td></tr>
<tr class="memdesc:ga72ac5ef92cb3a27db906082623c3f87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga72ac5ef92cb3a27db906082623c3f87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffb840b3dde2d1c3bd5ac5cc671093c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9ffb840b3dde2d1c3bd5ac5cc671093c">CH2_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga9ffb840b3dde2d1c3bd5ac5cc671093c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 OCAL LSB register default. <br /></td></tr>
<tr class="separator:ga9ffb840b3dde2d1c3bd5ac5cc671093c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b02f90594103a6ba93519fab9c274d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7b02f90594103a6ba93519fab9c274d0">CH2_OCAL_LSB_OCAL2_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga7b02f90594103a6ba93519fab9c274d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga7b02f90594103a6ba93519fab9c274d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c8786ccd347ea0b010cb5075273d6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga05c8786ccd347ea0b010cb5075273d6d">CH2_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga05c8786ccd347ea0b010cb5075273d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 OCAL LSB register reserved0 mask. <br /></td></tr>
<tr class="separator:ga05c8786ccd347ea0b010cb5075273d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75f1a5ba984945d6310e8c89f39fbac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf75f1a5ba984945d6310e8c89f39fbac">CH2_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x16)</td></tr>
<tr class="memdesc:gaf75f1a5ba984945d6310e8c89f39fbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:gaf75f1a5ba984945d6310e8c89f39fbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7020f7d9d135872c2a5056e53e76ac43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7020f7d9d135872c2a5056e53e76ac43">CH2_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:ga7020f7d9d135872c2a5056e53e76ac43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 GCAL MSB register default. <br /></td></tr>
<tr class="separator:ga7020f7d9d135872c2a5056e53e76ac43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9970b74a367ebaa33e6273aa32134d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7f9970b74a367ebaa33e6273aa32134d">CH2_GCAL_MSB_GCAL2_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga7f9970b74a367ebaa33e6273aa32134d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga7f9970b74a367ebaa33e6273aa32134d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2444cb9c8fd530d5dd36062dcfbf797"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad2444cb9c8fd530d5dd36062dcfbf797">CH2_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x17)</td></tr>
<tr class="memdesc:gad2444cb9c8fd530d5dd36062dcfbf797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:gad2444cb9c8fd530d5dd36062dcfbf797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13bffd6addaa0c261732c6644699058"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab13bffd6addaa0c261732c6644699058">CH2_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gab13bffd6addaa0c261732c6644699058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 GCAL LSB register default. <br /></td></tr>
<tr class="separator:gab13bffd6addaa0c261732c6644699058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae485891732690bf5a8f781287dc5fe86"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae485891732690bf5a8f781287dc5fe86">CH2_GCAL_LSB_GCAL2_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:gae485891732690bf5a8f781287dc5fe86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 GCAL LSB register mask. <br /></td></tr>
<tr class="separator:gae485891732690bf5a8f781287dc5fe86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13ea0ff24fc42988bab3ef4416393d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae13ea0ff24fc42988bab3ef4416393d9">CH2_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gae13ea0ff24fc42988bab3ef4416393d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH2 GCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:gae13ea0ff24fc42988bab3ef4416393d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cdc3a72d48e53f324da73e743a17d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga69cdc3a72d48e53f324da73e743a17d4">CH3_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x18)</td></tr>
<tr class="memdesc:ga69cdc3a72d48e53f324da73e743a17d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register Address. <br /></td></tr>
<tr class="separator:ga69cdc3a72d48e53f324da73e743a17d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd70d71e5ad47c93c2c7c619e6667a9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadd70d71e5ad47c93c2c7c619e6667a9c">CH3_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gadd70d71e5ad47c93c2c7c619e6667a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register Default. <br /></td></tr>
<tr class="separator:gadd70d71e5ad47c93c2c7c619e6667a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58683d55f13b1cffa35ba40537e62914"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga58683d55f13b1cffa35ba40537e62914">CH3_CFG_PHASE3_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga58683d55f13b1cffa35ba40537e62914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register phase3 mask. <br /></td></tr>
<tr class="separator:ga58683d55f13b1cffa35ba40537e62914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7c97a70c35a9b4db6357655836237f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6a7c97a70c35a9b4db6357655836237f">CH3_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:ga6a7c97a70c35a9b4db6357655836237f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register resereved mask. <br /></td></tr>
<tr class="separator:ga6a7c97a70c35a9b4db6357655836237f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f37163aef19f191e0df466a569631aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5f37163aef19f191e0df466a569631aa">CH3_CFG_MUX3_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:ga5f37163aef19f191e0df466a569631aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register MUX3 mask. <br /></td></tr>
<tr class="separator:ga5f37163aef19f191e0df466a569631aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ca8b9252d0f03c206c0eafdf654dfc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga08ca8b9252d0f03c206c0eafdf654dfc">CH3_CFG_MUX3_AIN3P_AIN3N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga08ca8b9252d0f03c206c0eafdf654dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register MUX3 AIN3P_AIN3N. <br /></td></tr>
<tr class="separator:ga08ca8b9252d0f03c206c0eafdf654dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b199c20fd47d3779a280c2a33ffa33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga59b199c20fd47d3779a280c2a33ffa33">CH3_CFG_MUX3_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga59b199c20fd47d3779a280c2a33ffa33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register MUX3 ADC input short. <br /></td></tr>
<tr class="separator:ga59b199c20fd47d3779a280c2a33ffa33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218104deb20bdedc402d396f3112aabc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga218104deb20bdedc402d396f3112aabc">CH3_CFG_MUX3_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga218104deb20bdedc402d396f3112aabc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register MUX3 dc diagnostic. <br /></td></tr>
<tr class="separator:ga218104deb20bdedc402d396f3112aabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5726408f9b1579790bb882e4ae193c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac5726408f9b1579790bb882e4ae193c0">CH3_CFG_MUX3_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac5726408f9b1579790bb882e4ae193c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 CFG register MUX3 ac diagnostic. <br /></td></tr>
<tr class="separator:gac5726408f9b1579790bb882e4ae193c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dd86e745fa48633fcb5d21ae12c41b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga63dd86e745fa48633fcb5d21ae12c41b">CH3_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x19)</td></tr>
<tr class="memdesc:ga63dd86e745fa48633fcb5d21ae12c41b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga63dd86e745fa48633fcb5d21ae12c41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b9e8d9ac1ef6454e4b233289e647c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf7b9e8d9ac1ef6454e4b233289e647c5">CH3_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gaf7b9e8d9ac1ef6454e4b233289e647c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 OCAL MSB register Deafault. <br /></td></tr>
<tr class="separator:gaf7b9e8d9ac1ef6454e4b233289e647c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b88b2781b56a994248ba20ef5110fef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5b88b2781b56a994248ba20ef5110fef">CH3_OCAL_MSB_OCAL3_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga5b88b2781b56a994248ba20ef5110fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga5b88b2781b56a994248ba20ef5110fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c72ec2388a3627eb9928e750467315"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa5c72ec2388a3627eb9928e750467315">CH3_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x1A)</td></tr>
<tr class="memdesc:gaa5c72ec2388a3627eb9928e750467315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:gaa5c72ec2388a3627eb9928e750467315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bef0658b33cd2d76df949c93acf62af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0bef0658b33cd2d76df949c93acf62af">CH3_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga0bef0658b33cd2d76df949c93acf62af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 OCAL LSB register default. <br /></td></tr>
<tr class="separator:ga0bef0658b33cd2d76df949c93acf62af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1817ec661689a7715e31c24037b7f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadf1817ec661689a7715e31c24037b7f0">CH3_OCAL_LSB_OCAL3_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:gadf1817ec661689a7715e31c24037b7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:gadf1817ec661689a7715e31c24037b7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0807aa768adba2d3c59b3073c2c092a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad0807aa768adba2d3c59b3073c2c092a">CH3_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gad0807aa768adba2d3c59b3073c2c092a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 OCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:gad0807aa768adba2d3c59b3073c2c092a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga749b3967379f62da19fb44e46d6373b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga749b3967379f62da19fb44e46d6373b8">CH3_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x1B)</td></tr>
<tr class="memdesc:ga749b3967379f62da19fb44e46d6373b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga749b3967379f62da19fb44e46d6373b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97f369db186d2568aec65d52894df70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae97f369db186d2568aec65d52894df70">CH3_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:gae97f369db186d2568aec65d52894df70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 GCAL MSB register default. <br /></td></tr>
<tr class="separator:gae97f369db186d2568aec65d52894df70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a751f7aeebd1ac112034cd350ee2453"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5a751f7aeebd1ac112034cd350ee2453">CH3_GCAL_MSB_GCAL3_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga5a751f7aeebd1ac112034cd350ee2453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga5a751f7aeebd1ac112034cd350ee2453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa415aad0192ac290c74ac612ab8e2743"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa415aad0192ac290c74ac612ab8e2743">CH3_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x1C)</td></tr>
<tr class="memdesc:gaa415aad0192ac290c74ac612ab8e2743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:gaa415aad0192ac290c74ac612ab8e2743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bce8f9595ef75efa0320dc6baae643"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga64bce8f9595ef75efa0320dc6baae643">CH3_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga64bce8f9595ef75efa0320dc6baae643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 GCAL MSB register default. <br /></td></tr>
<tr class="separator:ga64bce8f9595ef75efa0320dc6baae643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3f1916648d24226b05fbe97f5d0eba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5d3f1916648d24226b05fbe97f5d0eba">CH3_GCAL_LSB_GCAL3_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga5d3f1916648d24226b05fbe97f5d0eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga5d3f1916648d24226b05fbe97f5d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc06af12ccffd6fe79ab66cd96eb6a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadbc06af12ccffd6fe79ab66cd96eb6a9">CH3_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gadbc06af12ccffd6fe79ab66cd96eb6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH3 GCAL MSB register reserved mask. <br /></td></tr>
<tr class="separator:gadbc06af12ccffd6fe79ab66cd96eb6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551ad37fe373b4c0d9834e1f584bcada"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga551ad37fe373b4c0d9834e1f584bcada">CH4_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x1D)</td></tr>
<tr class="memdesc:ga551ad37fe373b4c0d9834e1f584bcada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register Address. <br /></td></tr>
<tr class="separator:ga551ad37fe373b4c0d9834e1f584bcada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab6ebeaa48faaa7643df34e9704b42f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7ab6ebeaa48faaa7643df34e9704b42f">CH4_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga7ab6ebeaa48faaa7643df34e9704b42f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register default. <br /></td></tr>
<tr class="separator:ga7ab6ebeaa48faaa7643df34e9704b42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f70db069da2b9d0cbec17b9058dfd7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3f70db069da2b9d0cbec17b9058dfd7e">CH4_CFG_PHASE4_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga3f70db069da2b9d0cbec17b9058dfd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register phase 4 mask. <br /></td></tr>
<tr class="separator:ga3f70db069da2b9d0cbec17b9058dfd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8b5d923a5d6856cb5b836fbaf4b797"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4f8b5d923a5d6856cb5b836fbaf4b797">CH4_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:ga4f8b5d923a5d6856cb5b836fbaf4b797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register reserved mask. <br /></td></tr>
<tr class="separator:ga4f8b5d923a5d6856cb5b836fbaf4b797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae802865d3b38165c16813522fbc00e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8ae802865d3b38165c16813522fbc00e">CH4_CFG_MUX4_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:ga8ae802865d3b38165c16813522fbc00e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register mux4 mask. <br /></td></tr>
<tr class="separator:ga8ae802865d3b38165c16813522fbc00e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a95f4b36bcdd9681c064f01a77db19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae0a95f4b36bcdd9681c064f01a77db19">CH4_CFG_MUX4_AIN4P_AIN4N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:gae0a95f4b36bcdd9681c064f01a77db19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register mux4 AIN4P_AIN4N. <br /></td></tr>
<tr class="separator:gae0a95f4b36bcdd9681c064f01a77db19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fa7d1a87da80da54677b7008303706"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae8fa7d1a87da80da54677b7008303706">CH4_CFG_MUX4_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gae8fa7d1a87da80da54677b7008303706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register mux4 adc input short. <br /></td></tr>
<tr class="separator:gae8fa7d1a87da80da54677b7008303706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86e1ca86ebd7cc3656561656d79e9ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa86e1ca86ebd7cc3656561656d79e9ce">CH4_CFG_MUX4_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa86e1ca86ebd7cc3656561656d79e9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register mux4 dc diagnostic. <br /></td></tr>
<tr class="separator:gaa86e1ca86ebd7cc3656561656d79e9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799304d16febb9b5807ea37beb84717a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga799304d16febb9b5807ea37beb84717a">CH4_CFG_MUX4_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga799304d16febb9b5807ea37beb84717a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 CFG register mux4 ac diagnostic. <br /></td></tr>
<tr class="separator:ga799304d16febb9b5807ea37beb84717a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ca71cc6e04d9f8a871be6bcb87f120"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga02ca71cc6e04d9f8a871be6bcb87f120">CH4_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x1E)</td></tr>
<tr class="memdesc:ga02ca71cc6e04d9f8a871be6bcb87f120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga02ca71cc6e04d9f8a871be6bcb87f120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8f58237900f4ec941380efb2147ce1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1d8f58237900f4ec941380efb2147ce1">CH4_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga1d8f58237900f4ec941380efb2147ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 OCAL MSB register default. <br /></td></tr>
<tr class="separator:ga1d8f58237900f4ec941380efb2147ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2053edc909e73782ccedc8be2a3a8022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2053edc909e73782ccedc8be2a3a8022">CH4_OCAL_MSB_OCAL4_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga2053edc909e73782ccedc8be2a3a8022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga2053edc909e73782ccedc8be2a3a8022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef8cfff9d8582e0416b81560fe98304"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7ef8cfff9d8582e0416b81560fe98304">CH4_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x1F)</td></tr>
<tr class="memdesc:ga7ef8cfff9d8582e0416b81560fe98304"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga7ef8cfff9d8582e0416b81560fe98304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090faa35b552035c2200f1c587872a66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga090faa35b552035c2200f1c587872a66">CH4_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga090faa35b552035c2200f1c587872a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 OCAL LSB register default. <br /></td></tr>
<tr class="separator:ga090faa35b552035c2200f1c587872a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097692d358fe4fb2a165d1ac7363553c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga097692d358fe4fb2a165d1ac7363553c">CH4_OCAL_LSB_OCAL4_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga097692d358fe4fb2a165d1ac7363553c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga097692d358fe4fb2a165d1ac7363553c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62db8c2d50a84a5462e5bc3dad661e92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga62db8c2d50a84a5462e5bc3dad661e92">CH4_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga62db8c2d50a84a5462e5bc3dad661e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 OCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga62db8c2d50a84a5462e5bc3dad661e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9325eeaae736e72c8c7ddfb8672ec1da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9325eeaae736e72c8c7ddfb8672ec1da">CH4_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x20)</td></tr>
<tr class="memdesc:ga9325eeaae736e72c8c7ddfb8672ec1da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga9325eeaae736e72c8c7ddfb8672ec1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8829fa9d20585301873dc62ee3225b41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8829fa9d20585301873dc62ee3225b41">CH4_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:ga8829fa9d20585301873dc62ee3225b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 GCAL MSB register default. <br /></td></tr>
<tr class="separator:ga8829fa9d20585301873dc62ee3225b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2768bd7ca97a4d931c37e06fc7cba9b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2768bd7ca97a4d931c37e06fc7cba9b2">CH4_GCAL_MSB_GCAL4_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga2768bd7ca97a4d931c37e06fc7cba9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga2768bd7ca97a4d931c37e06fc7cba9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b975649879aefb6b8e1606bab03d31f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2b975649879aefb6b8e1606bab03d31f">CH4_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x21)</td></tr>
<tr class="memdesc:ga2b975649879aefb6b8e1606bab03d31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga2b975649879aefb6b8e1606bab03d31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7676dfabe132bc5c0da1a39b9bfa61dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7676dfabe132bc5c0da1a39b9bfa61dd">CH4_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga7676dfabe132bc5c0da1a39b9bfa61dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 GCAL LSB register default. <br /></td></tr>
<tr class="separator:ga7676dfabe132bc5c0da1a39b9bfa61dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacb3e1d7a86301bf2c261b2e5028fe4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaeacb3e1d7a86301bf2c261b2e5028fe4">CH4_GCAL_LSB_GCAL4_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:gaeacb3e1d7a86301bf2c261b2e5028fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 GCAL LSB register mask. <br /></td></tr>
<tr class="separator:gaeacb3e1d7a86301bf2c261b2e5028fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a67a052da89caa40cf1564133b54"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad3e7a67a052da89caa40cf1564133b54">CH4_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gad3e7a67a052da89caa40cf1564133b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH4 GCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:gad3e7a67a052da89caa40cf1564133b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace73b786f0b3d02954abfd873554f082"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gace73b786f0b3d02954abfd873554f082">CH5_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x22)</td></tr>
<tr class="memdesc:gace73b786f0b3d02954abfd873554f082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register Address. <br /></td></tr>
<tr class="separator:gace73b786f0b3d02954abfd873554f082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e89a2ae85cb2eeba17f3a5290b4b6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga57e89a2ae85cb2eeba17f3a5290b4b6f">CH5_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga57e89a2ae85cb2eeba17f3a5290b4b6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register default. <br /></td></tr>
<tr class="separator:ga57e89a2ae85cb2eeba17f3a5290b4b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e84a7c06d7c809b6c91ab8e943d78fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2e84a7c06d7c809b6c91ab8e943d78fc">CH5_CFG_PHASE5_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga2e84a7c06d7c809b6c91ab8e943d78fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register mask. <br /></td></tr>
<tr class="separator:ga2e84a7c06d7c809b6c91ab8e943d78fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d3f71aa122b0a3f8577c4927815f76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad0d3f71aa122b0a3f8577c4927815f76">CH5_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:gad0d3f71aa122b0a3f8577c4927815f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register reserved mask. <br /></td></tr>
<tr class="separator:gad0d3f71aa122b0a3f8577c4927815f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ac3b999082b0afd4b3e69831b1b82c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf9ac3b999082b0afd4b3e69831b1b82c">CH5_CFG_MUX5_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:gaf9ac3b999082b0afd4b3e69831b1b82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register MUX5 mask. <br /></td></tr>
<tr class="separator:gaf9ac3b999082b0afd4b3e69831b1b82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d176c103fd062476e21464a3533cbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga45d176c103fd062476e21464a3533cbf">CH5_CFG_MUX5_AIN5P_AIN5N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga45d176c103fd062476e21464a3533cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register MUX5 AIN5P_AIN5N. <br /></td></tr>
<tr class="separator:ga45d176c103fd062476e21464a3533cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d56ed8bffdabcfdd5f1b97c52b68a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga77d56ed8bffdabcfdd5f1b97c52b68a7">CH5_CFG_MUX5_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga77d56ed8bffdabcfdd5f1b97c52b68a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register MUX5 adc input short. <br /></td></tr>
<tr class="separator:ga77d56ed8bffdabcfdd5f1b97c52b68a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38a786d3808db02252e251ce8a1666c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa38a786d3808db02252e251ce8a1666c">CH5_CFG_MUX5_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa38a786d3808db02252e251ce8a1666c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register MUX5 dc diagnostic. <br /></td></tr>
<tr class="separator:gaa38a786d3808db02252e251ce8a1666c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aabeb596a346166cc4e81abc1fcb51e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1aabeb596a346166cc4e81abc1fcb51e">CH5_CFG_MUX5_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1aabeb596a346166cc4e81abc1fcb51e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 CFG register MUX5 ac diagnostic. <br /></td></tr>
<tr class="separator:ga1aabeb596a346166cc4e81abc1fcb51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0055ea7c93e4cca0a83c9b6d75d482"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadd0055ea7c93e4cca0a83c9b6d75d482">CH5_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x23)</td></tr>
<tr class="memdesc:gadd0055ea7c93e4cca0a83c9b6d75d482"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:gadd0055ea7c93e4cca0a83c9b6d75d482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85d9344b24d9c0046ba1f28160c766e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf85d9344b24d9c0046ba1f28160c766e">CH5_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gaf85d9344b24d9c0046ba1f28160c766e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 OCAL MSB register default. <br /></td></tr>
<tr class="separator:gaf85d9344b24d9c0046ba1f28160c766e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4207ad83c4222b08b32b3decc72e8c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf4207ad83c4222b08b32b3decc72e8c3">CH5_OCAL_MSB_OCAL5_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:gaf4207ad83c4222b08b32b3decc72e8c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:gaf4207ad83c4222b08b32b3decc72e8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2405126bc167b7646f84af61564a58a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa2405126bc167b7646f84af61564a58a">CH5_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x24)</td></tr>
<tr class="memdesc:gaa2405126bc167b7646f84af61564a58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:gaa2405126bc167b7646f84af61564a58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f5c3377cc1f0ba215cfd40aac8f26f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga08f5c3377cc1f0ba215cfd40aac8f26f">CH5_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga08f5c3377cc1f0ba215cfd40aac8f26f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 OCAL LSB register default. <br /></td></tr>
<tr class="separator:ga08f5c3377cc1f0ba215cfd40aac8f26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a902656c794633d261e117a886c64d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa0a902656c794633d261e117a886c64d">CH5_OCAL_LSB_OCAL5_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:gaa0a902656c794633d261e117a886c64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:gaa0a902656c794633d261e117a886c64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e11057d695418a1f7de3946d4d1db7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6e11057d695418a1f7de3946d4d1db7d">CH5_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga6e11057d695418a1f7de3946d4d1db7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 OCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga6e11057d695418a1f7de3946d4d1db7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd28290afbc031b3ce744d1154516e50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gafd28290afbc031b3ce744d1154516e50">CH5_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x25)</td></tr>
<tr class="memdesc:gafd28290afbc031b3ce744d1154516e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:gafd28290afbc031b3ce744d1154516e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b763d3722e16941257136df1abb903c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9b763d3722e16941257136df1abb903c">CH5_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:ga9b763d3722e16941257136df1abb903c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 GCAL MSB register default. <br /></td></tr>
<tr class="separator:ga9b763d3722e16941257136df1abb903c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdc364e05dd47a2d966ff3c24bd0975"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9fdc364e05dd47a2d966ff3c24bd0975">CH5_GCAL_MSB_GCAL5_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga9fdc364e05dd47a2d966ff3c24bd0975"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga9fdc364e05dd47a2d966ff3c24bd0975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fb6f262c42c0a82b175615664ac7e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga64fb6f262c42c0a82b175615664ac7e4">CH5_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x26)</td></tr>
<tr class="memdesc:ga64fb6f262c42c0a82b175615664ac7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga64fb6f262c42c0a82b175615664ac7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86d24533cacb3fd0b211ef36b59d79e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf86d24533cacb3fd0b211ef36b59d79e">CH5_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gaf86d24533cacb3fd0b211ef36b59d79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 GCAL LSB register default. <br /></td></tr>
<tr class="separator:gaf86d24533cacb3fd0b211ef36b59d79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835008616161179ee0366bf699ac757a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga835008616161179ee0366bf699ac757a">CH5_GCAL_LSB_GCAL5_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga835008616161179ee0366bf699ac757a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 GCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga835008616161179ee0366bf699ac757a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80d3f94b8fb36ded6a354a187e30b9ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga80d3f94b8fb36ded6a354a187e30b9ba">CH5_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga80d3f94b8fb36ded6a354a187e30b9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH5 GCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga80d3f94b8fb36ded6a354a187e30b9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8edd259be8bca5b5e6114cb45cf76d4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8edd259be8bca5b5e6114cb45cf76d4b">CH6_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x27)</td></tr>
<tr class="memdesc:ga8edd259be8bca5b5e6114cb45cf76d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register Address. <br /></td></tr>
<tr class="separator:ga8edd259be8bca5b5e6114cb45cf76d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9f420569be2e10cfb0ef948654a5e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0b9f420569be2e10cfb0ef948654a5e5">CH6_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga0b9f420569be2e10cfb0ef948654a5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register defaults. <br /></td></tr>
<tr class="separator:ga0b9f420569be2e10cfb0ef948654a5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28382265b753abeca74a852d29c3bb26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga28382265b753abeca74a852d29c3bb26">CH6_CFG_PHASE6_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga28382265b753abeca74a852d29c3bb26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register phase6 mask. <br /></td></tr>
<tr class="separator:ga28382265b753abeca74a852d29c3bb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa57409fc8687fdcbe437ce31688f43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabaa57409fc8687fdcbe437ce31688f43">CH6_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:gabaa57409fc8687fdcbe437ce31688f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register reserved mask. <br /></td></tr>
<tr class="separator:gabaa57409fc8687fdcbe437ce31688f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4047c8883bc77a192e68b1af037a236"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa4047c8883bc77a192e68b1af037a236">CH6_CFG_MUX6_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:gaa4047c8883bc77a192e68b1af037a236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register MUX6 mask. <br /></td></tr>
<tr class="separator:gaa4047c8883bc77a192e68b1af037a236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1983c6b448799c5bd4583c5c3a508a56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1983c6b448799c5bd4583c5c3a508a56">CH6_CFG_MUX6_AIN6P_AIN6N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga1983c6b448799c5bd4583c5c3a508a56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register MUX6 AIN6P_AIN6N. <br /></td></tr>
<tr class="separator:ga1983c6b448799c5bd4583c5c3a508a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d8b30b30a6fa8a4861cb5fe8c734da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga54d8b30b30a6fa8a4861cb5fe8c734da">CH6_CFG_MUX6_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga54d8b30b30a6fa8a4861cb5fe8c734da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register MUX6 adc input short. <br /></td></tr>
<tr class="separator:ga54d8b30b30a6fa8a4861cb5fe8c734da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e02db6c57d3b4785260d23a62f9c76a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3e02db6c57d3b4785260d23a62f9c76a">CH6_CFG_MUX6_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3e02db6c57d3b4785260d23a62f9c76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register MUX6 dc diagnostic. <br /></td></tr>
<tr class="separator:ga3e02db6c57d3b4785260d23a62f9c76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9799297da00e22d65ae2a8b6bb61390b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9799297da00e22d65ae2a8b6bb61390b">CH6_CFG_MUX6_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9799297da00e22d65ae2a8b6bb61390b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 CFG register MUX6 ac diagnostic. <br /></td></tr>
<tr class="separator:ga9799297da00e22d65ae2a8b6bb61390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31efef763e4759913c431b03768550ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga31efef763e4759913c431b03768550ad">CH6_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x28)</td></tr>
<tr class="memdesc:ga31efef763e4759913c431b03768550ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga31efef763e4759913c431b03768550ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad241f75d5152e268a0294e5fbc981d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6ad241f75d5152e268a0294e5fbc981d">CH6_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga6ad241f75d5152e268a0294e5fbc981d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 OCAL MSB register default. <br /></td></tr>
<tr class="separator:ga6ad241f75d5152e268a0294e5fbc981d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cee6a1b07c036aef306bf3f491931b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0cee6a1b07c036aef306bf3f491931b5">CH6_OCAL_MSB_OCAL6_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga0cee6a1b07c036aef306bf3f491931b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga0cee6a1b07c036aef306bf3f491931b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4f113ee04e96d31d6cf9bb83bd2351"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabd4f113ee04e96d31d6cf9bb83bd2351">CH6_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x29)</td></tr>
<tr class="memdesc:gabd4f113ee04e96d31d6cf9bb83bd2351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:gabd4f113ee04e96d31d6cf9bb83bd2351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3423f5742cbab80b4529cc37a8d9f7c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3423f5742cbab80b4529cc37a8d9f7c1">CH6_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga3423f5742cbab80b4529cc37a8d9f7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 OCAL LSB register default. <br /></td></tr>
<tr class="separator:ga3423f5742cbab80b4529cc37a8d9f7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c54b1fa9065d4bf5230abfbbf20b400"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2c54b1fa9065d4bf5230abfbbf20b400">CH6_OCAL_LSB_OCAL6_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga2c54b1fa9065d4bf5230abfbbf20b400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga2c54b1fa9065d4bf5230abfbbf20b400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239d4e77789c255c346a549446693139"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga239d4e77789c255c346a549446693139">CH6_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga239d4e77789c255c346a549446693139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 OCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga239d4e77789c255c346a549446693139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b38023297e6b1a8390577839de6c90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga53b38023297e6b1a8390577839de6c90">CH6_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x2A)</td></tr>
<tr class="memdesc:ga53b38023297e6b1a8390577839de6c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga53b38023297e6b1a8390577839de6c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea45e53c8c389633cbd463e4913bcc78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaea45e53c8c389633cbd463e4913bcc78">CH6_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:gaea45e53c8c389633cbd463e4913bcc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 GCAL MSB register default. <br /></td></tr>
<tr class="separator:gaea45e53c8c389633cbd463e4913bcc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec19ec357f109d6bc03fe821061a039"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadec19ec357f109d6bc03fe821061a039">CH6_GCAL_MSB_GCAL6_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:gadec19ec357f109d6bc03fe821061a039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:gadec19ec357f109d6bc03fe821061a039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115f26a2f796cafc37de6d4b21c74890"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga115f26a2f796cafc37de6d4b21c74890">CH6_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x2B)</td></tr>
<tr class="memdesc:ga115f26a2f796cafc37de6d4b21c74890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga115f26a2f796cafc37de6d4b21c74890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c57b2a3e3281580ad132f595886a3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf9c57b2a3e3281580ad132f595886a3e">CH6_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gaf9c57b2a3e3281580ad132f595886a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 GCAL LSB register default. <br /></td></tr>
<tr class="separator:gaf9c57b2a3e3281580ad132f595886a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3fba30bca1e74a23b4d06c9ffb2acb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0a3fba30bca1e74a23b4d06c9ffb2acb">CH6_GCAL_LSB_GCAL6_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga0a3fba30bca1e74a23b4d06c9ffb2acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 GCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga0a3fba30bca1e74a23b4d06c9ffb2acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65a6baea4c7edf8231ed5aa0016f8fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab65a6baea4c7edf8231ed5aa0016f8fc">CH6_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:gab65a6baea4c7edf8231ed5aa0016f8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH6 GCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:gab65a6baea4c7edf8231ed5aa0016f8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92f610634ffe9750a81851762cae897"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gab92f610634ffe9750a81851762cae897">CH7_CFG_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x2C)</td></tr>
<tr class="memdesc:gab92f610634ffe9750a81851762cae897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register Address. <br /></td></tr>
<tr class="separator:gab92f610634ffe9750a81851762cae897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e95c631f60739b75e0f4ad8d45def3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae3e95c631f60739b75e0f4ad8d45def3">CH7_CFG_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gae3e95c631f60739b75e0f4ad8d45def3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register default. <br /></td></tr>
<tr class="separator:gae3e95c631f60739b75e0f4ad8d45def3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f264e350ced85596cc740c51349a4d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6f264e350ced85596cc740c51349a4d3">CH7_CFG_PHASE7_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFC0)</td></tr>
<tr class="memdesc:ga6f264e350ced85596cc740c51349a4d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register phase7 mask. <br /></td></tr>
<tr class="separator:ga6f264e350ced85596cc740c51349a4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee68fcbe39a70bcc5795d1dd1428ebdf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaee68fcbe39a70bcc5795d1dd1428ebdf">CH7_CFG_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x003C)</td></tr>
<tr class="memdesc:gaee68fcbe39a70bcc5795d1dd1428ebdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register reserved mask. <br /></td></tr>
<tr class="separator:gaee68fcbe39a70bcc5795d1dd1428ebdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990006ab53011152833cc117b319c9bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga990006ab53011152833cc117b319c9bd">CH7_CFG_MUX7_MASK</a>&#160;&#160;&#160;((uint16_t) 0x0003)</td></tr>
<tr class="memdesc:ga990006ab53011152833cc117b319c9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register MUX7 mask. <br /></td></tr>
<tr class="separator:ga990006ab53011152833cc117b319c9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8929c365977874eace8e0460a8d99404"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8929c365977874eace8e0460a8d99404">CH7_CFG_MUX7_AIN7P_AIN7N</a>&#160;&#160;&#160;((uint16_t) 0x0000 &lt;&lt; 0)    /* DEFAULT */</td></tr>
<tr class="memdesc:ga8929c365977874eace8e0460a8d99404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register MUX7 AIN7P_AIN7N. <br /></td></tr>
<tr class="separator:ga8929c365977874eace8e0460a8d99404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10b0203cba5007b603d21ff64106ef0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaa10b0203cba5007b603d21ff64106ef0">CH7_CFG_MUX7_ADC_INPUT_SHORT</a>&#160;&#160;&#160;((uint16_t) 0x0001 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa10b0203cba5007b603d21ff64106ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register MUX7 adc input short. <br /></td></tr>
<tr class="separator:gaa10b0203cba5007b603d21ff64106ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef47c889dd1a4957b3ee6c0c6b5fa59d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaef47c889dd1a4957b3ee6c0c6b5fa59d">CH7_CFG_MUX7_DC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0002 &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaef47c889dd1a4957b3ee6c0c6b5fa59d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register MUX7 dc diagnostic. <br /></td></tr>
<tr class="separator:gaef47c889dd1a4957b3ee6c0c6b5fa59d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9322c1c7b47e9ad10f1b76818b7454aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9322c1c7b47e9ad10f1b76818b7454aa">CH7_CFG_MUX7_AC_DIAGNOSTIC</a>&#160;&#160;&#160;((uint16_t) 0x0003 &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga9322c1c7b47e9ad10f1b76818b7454aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 CFG register MUX7 ac diagnostic. <br /></td></tr>
<tr class="separator:ga9322c1c7b47e9ad10f1b76818b7454aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b678ab575f7c3992b18a4c53d3491cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga5b678ab575f7c3992b18a4c53d3491cd">CH7_OCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x2D)</td></tr>
<tr class="memdesc:ga5b678ab575f7c3992b18a4c53d3491cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 OCAL MSB register Address. <br /></td></tr>
<tr class="separator:ga5b678ab575f7c3992b18a4c53d3491cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417f0da6046e4e11b5b4a7b31e5357da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga417f0da6046e4e11b5b4a7b31e5357da">CH7_OCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga417f0da6046e4e11b5b4a7b31e5357da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 OCAL MSB register default. <br /></td></tr>
<tr class="separator:ga417f0da6046e4e11b5b4a7b31e5357da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6801d107239a661942dcdb3787ac4569"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga6801d107239a661942dcdb3787ac4569">CH7_OCAL_MSB_OCAL7_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:ga6801d107239a661942dcdb3787ac4569"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 OCAL MSB register mask. <br /></td></tr>
<tr class="separator:ga6801d107239a661942dcdb3787ac4569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d899d9375c5d425948b44243c3d97b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4d899d9375c5d425948b44243c3d97b8">CH7_OCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x2E)</td></tr>
<tr class="memdesc:ga4d899d9375c5d425948b44243c3d97b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 OCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga4d899d9375c5d425948b44243c3d97b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd2a25291dda8f25018ea1207aceee7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1bd2a25291dda8f25018ea1207aceee7">CH7_OCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga1bd2a25291dda8f25018ea1207aceee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 OCAL LSB register default. <br /></td></tr>
<tr class="separator:ga1bd2a25291dda8f25018ea1207aceee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff6dba2f9ceca7f208f836969d7e18d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9ff6dba2f9ceca7f208f836969d7e18d">CH7_OCAL_LSB_OCAL7_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga9ff6dba2f9ceca7f208f836969d7e18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 OCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga9ff6dba2f9ceca7f208f836969d7e18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4040032bb5c408a1013ac19b9a4beadc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4040032bb5c408a1013ac19b9a4beadc">CH7_OCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga4040032bb5c408a1013ac19b9a4beadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 OCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga4040032bb5c408a1013ac19b9a4beadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc6bcf5c3035ccc38571f6d91e55f6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gabbc6bcf5c3035ccc38571f6d91e55f6a">CH7_GCAL_MSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x2F)</td></tr>
<tr class="memdesc:gabbc6bcf5c3035ccc38571f6d91e55f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 GCAL MSB register Address. <br /></td></tr>
<tr class="separator:gabbc6bcf5c3035ccc38571f6d91e55f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf538868ba78c4c8c5da8076e518c5d5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf538868ba78c4c8c5da8076e518c5d5b">CH7_GCAL_MSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x8000)</td></tr>
<tr class="memdesc:gaf538868ba78c4c8c5da8076e518c5d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 GCAL MSB register default. <br /></td></tr>
<tr class="separator:gaf538868ba78c4c8c5da8076e518c5d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf862030a9f4bfc41bf9b4b80d1064554"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf862030a9f4bfc41bf9b4b80d1064554">CH7_GCAL_MSB_GCAL7_MSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:gaf862030a9f4bfc41bf9b4b80d1064554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 GCAL MSB register mask. <br /></td></tr>
<tr class="separator:gaf862030a9f4bfc41bf9b4b80d1064554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00baa4fa7d0a6e58b0e3f11b2c81bbcd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga00baa4fa7d0a6e58b0e3f11b2c81bbcd">CH7_GCAL_LSB_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x30)</td></tr>
<tr class="memdesc:ga00baa4fa7d0a6e58b0e3f11b2c81bbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 GCAL LSB register Address. <br /></td></tr>
<tr class="separator:ga00baa4fa7d0a6e58b0e3f11b2c81bbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee610befae3cd3bb2a673a8184e1f5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga7ee610befae3cd3bb2a673a8184e1f5c">CH7_GCAL_LSB_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:ga7ee610befae3cd3bb2a673a8184e1f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 GCAL LSB register default. <br /></td></tr>
<tr class="separator:ga7ee610befae3cd3bb2a673a8184e1f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c09e08e81185053cc0079f672fa8be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga48c09e08e81185053cc0079f672fa8be">CH7_GCAL_LSB_GCAL7_LSB_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFF00)</td></tr>
<tr class="memdesc:ga48c09e08e81185053cc0079f672fa8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 GCAL LSB register mask. <br /></td></tr>
<tr class="separator:ga48c09e08e81185053cc0079f672fa8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401b8d58ea49c6e50bb84f2602711faa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga401b8d58ea49c6e50bb84f2602711faa">CH7_GCAL_LSB_RESERVED0_MASK</a>&#160;&#160;&#160;((uint16_t) 0x00FF)</td></tr>
<tr class="memdesc:ga401b8d58ea49c6e50bb84f2602711faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define CH7 GCAL LSB register reserved mask. <br /></td></tr>
<tr class="separator:ga401b8d58ea49c6e50bb84f2602711faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd720ce02454b21827cf6a8f499c294"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2fd720ce02454b21827cf6a8f499c294">REGMAP_CRC_ADDRESS</a>&#160;&#160;&#160;((uint8_t)  0x3E)</td></tr>
<tr class="memdesc:ga2fd720ce02454b21827cf6a8f499c294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define REGMAP CRC register Address. <br /></td></tr>
<tr class="separator:ga2fd720ce02454b21827cf6a8f499c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71f4d0577b407aae7f40588e53f5b75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad71f4d0577b407aae7f40588e53f5b75">REGMAP_CRC_DEFAULT</a>&#160;&#160;&#160;((uint16_t) 0x0000)</td></tr>
<tr class="memdesc:gad71f4d0577b407aae7f40588e53f5b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define REGMAP CRC register default. <br /></td></tr>
<tr class="separator:gad71f4d0577b407aae7f40588e53f5b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8d42c2a9ebe65949692c4c5c93d509"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gade8d42c2a9ebe65949692c4c5c93d509">REGMAP_CRC_REG_CRC_MASK</a>&#160;&#160;&#160;((uint16_t) 0xFFFF)</td></tr>
<tr class="memdesc:gade8d42c2a9ebe65949692c4c5c93d509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define REGMAP CRC register mask. <br /></td></tr>
<tr class="separator:gade8d42c2a9ebe65949692c4c5c93d509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13adf5b2a0c40a1c88d5d85223017972"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga13adf5b2a0c40a1c88d5d85223017972">CHANCNT</a>(x)&#160;&#160;&#160;((uint8_t) ((getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga4394326cae1c8f63e68f25db0bb53e41">ID_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#gaf763e43fbdd317e8a809ec49682f859d">ID_CHANCNT_MASK</a>) &gt;&gt; 8))</td></tr>
<tr class="memdesc:ga13adf5b2a0c40a1c88d5d85223017972"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return channel count. <br /></td></tr>
<tr class="separator:ga13adf5b2a0c40a1c88d5d85223017972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8855f421bda8e82a38f7f1aed48f411d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga8855f421bda8e82a38f7f1aed48f411d">REVISION_ID</a>(x)&#160;&#160;&#160;((uint8_t) ((getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga4394326cae1c8f63e68f25db0bb53e41">ID_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#gad8423191cb165e2893fc7ac2e35a6ace">ID_REVID_MASK</a>) &gt;&gt; 0))</td></tr>
<tr class="memdesc:ga8855f421bda8e82a38f7f1aed48f411d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return revID. <br /></td></tr>
<tr class="separator:ga8855f421bda8e82a38f7f1aed48f411d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae71577a88e49f5ee0f632f701336be57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae71577a88e49f5ee0f632f701336be57">SPI_LOCKED</a>(x)&#160;&#160;&#160;((bool) (getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga42fe678537a2dc6d7ad87b6ff10f4fd6">STATUS_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#gaeca2d16fdd346d25da24ec426c0ae82c">STATUS_LOCK_LOCKED</a>))</td></tr>
<tr class="memdesc:gae71577a88e49f5ee0f632f701336be57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SPI locked. <br /></td></tr>
<tr class="separator:gae71577a88e49f5ee0f632f701336be57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211237e84972cd19099a554cc6466a74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga211237e84972cd19099a554cc6466a74">WLENGTH</a>(x)&#160;&#160;&#160;((uint8_t) ((getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga4d080e3b69ce6d39672fbc4141cace40">MODE_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#ga21a5817452d6deb697d32876edc57f92">STATUS_WLENGTH_MASK</a>) &gt;&gt; 8))</td></tr>
<tr class="memdesc:ga211237e84972cd19099a554cc6466a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return word length. <br /></td></tr>
<tr class="separator:ga211237e84972cd19099a554cc6466a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd4e10e46acbf86b5a65231dee115a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga4bd4e10e46acbf86b5a65231dee115a7">REGMAP_CRC_ENABLED</a>(x)&#160;&#160;&#160;((bool) (getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga4d080e3b69ce6d39672fbc4141cace40">MODE_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#ga264112578008988c28cc8c02a2f2918f">MODE_REG_CRC_EN_ENABLED</a>))</td></tr>
<tr class="memdesc:ga4bd4e10e46acbf86b5a65231dee115a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return CRC status. <br /></td></tr>
<tr class="separator:ga4bd4e10e46acbf86b5a65231dee115a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285864eb979615ba63e453347150643a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga285864eb979615ba63e453347150643a">SPI_CRC_ENABLED</a>(x)&#160;&#160;&#160;((bool) (getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga4d080e3b69ce6d39672fbc4141cace40">MODE_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#ga04b3e5c2436bc13734535ef9975f230c">MODE_RX_CRC_EN_ENABLED</a>))</td></tr>
<tr class="memdesc:ga285864eb979615ba63e453347150643a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return SPI CRC status. <br /></td></tr>
<tr class="separator:ga285864eb979615ba63e453347150643a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441b7ab378e2f8af96fb7f9e9cd35c2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga441b7ab378e2f8af96fb7f9e9cd35c2b">SPI_CRC_TYPE</a>(x)&#160;&#160;&#160;((bool) (getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga4d080e3b69ce6d39672fbc4141cace40">MODE_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#ga17e00e7d352ed5295d22d4b973022f4d">MODE_CRC_TYPE_MASK</a>))</td></tr>
<tr class="memdesc:ga441b7ab378e2f8af96fb7f9e9cd35c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return CRC type. <br /></td></tr>
<tr class="separator:ga441b7ab378e2f8af96fb7f9e9cd35c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad429b87fa63f67fb9b5ffb701951a64f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gad429b87fa63f67fb9b5ffb701951a64f">OSR_INDEX</a>(x)&#160;&#160;&#160;((uint8_t) ((getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga93c9ec12847b22f693cc41872c0ababe">CLOCK_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#ga5eb289305c87e031a4332dfa7d52adf0">CLOCK_OSR_MASK</a>) &gt;&gt; 2))</td></tr>
<tr class="memdesc:gad429b87fa63f67fb9b5ffb701951a64f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return OSR index. <br /></td></tr>
<tr class="separator:gad429b87fa63f67fb9b5ffb701951a64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f97bbb0f77a00333373ef140d2e816b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3f97bbb0f77a00333373ef140d2e816b">POWER_MODE</a>(x)&#160;&#160;&#160;((uint8_t) ((getRegisterValue(<a class="el" href="group___a_m_c131_m0x.html#ga93c9ec12847b22f693cc41872c0ababe">CLOCK_ADDRESS</a>, x) &amp; <a class="el" href="group___a_m_c131_m0x.html#gaf0c4e71716f59211f2e07dc7f4c04ad6">CLOCK_PWR_MASK</a>) &gt;&gt; 0))</td></tr>
<tr class="memdesc:ga3f97bbb0f77a00333373ef140d2e816b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return power mode. <br /></td></tr>
<tr class="separator:ga3f97bbb0f77a00333373ef140d2e816b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga9b8a46fbda63c28ca6802051e5faa5e8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga9b8a46fbda63c28ca6802051e5faa5e8">ADS_CRC_TYPE</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga9b8a46fbda63c28ca6802051e5faa5e8a92316d999dc705af0d27bd42418cc816">ADS_CRC_TYPE_CCITT</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga9b8a46fbda63c28ca6802051e5faa5e8a6f2189b7a82c67f40ab092f4d98d1955">ADS_CRC_TYPE_ANSI</a>
<br />
 }</td></tr>
<tr class="separator:ga9b8a46fbda63c28ca6802051e5faa5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecda19fa74a60a0f3ff28ca7ace4bcc0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaecda19fa74a60a0f3ff28ca7ace4bcc0">ADS_CRC</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#ggaecda19fa74a60a0f3ff28ca7ace4bcc0a39f5ea400e4ecf173c99cff338991e96">ADS_CRC_DISABLE</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#ggaecda19fa74a60a0f3ff28ca7ace4bcc0a2f3eb763fce04b5f6cad7dea648abfcc">ADS_CRC_ENABLE</a>
<br />
 }</td></tr>
<tr class="separator:gaecda19fa74a60a0f3ff28ca7ace4bcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fcf24886484ab3adb70f5f2210c0a6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga88fcf24886484ab3adb70f5f2210c0a6">ADS_OPCODES</a> { <br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6ad5eae44f0ecfc65395b376ebd094274e">ADS_OPCODE_NULL</a> = 0x0000, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6aefebc84132e91376e7629fdba5467155">ADS_OPCODE_RESET</a> = 0x0011, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6ab32ce0c83c7fcaf1965b90968df4288c">ADS_OPCODE_STANDBY</a> = 0x0022, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6abb344d8a69777f3f8dfdaf4b7bdb2498">ADS_OPCODE_WAKEUP</a> = 0x0033, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6ab6483605b65183462912e5b73d85974c">ADS_OPCODE_LOCK</a> = 0x0555, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6a3a96ec3f37ef6da4f75fdc0563cf005d">ADS_OPCODE_UNLOCK</a> = 0x0655, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6ae643bbf5cebaa44fde416ae9a215da5a">ADS_OPCODE_RREG</a> = 0xA000, 
<br />
&#160;&#160;<a class="el" href="group___a_d_s131_m0x.html#gga88fcf24886484ab3adb70f5f2210c0a6a563ed4ef0ffcc1bab5b5dba8e5665274">ADS_OPCODE_WREG</a> = 0x6000
<br />
 }</td></tr>
<tr class="separator:ga88fcf24886484ab3adb70f5f2210c0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae1d5a078504d40b5191101205133b91f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae1d5a078504d40b5191101205133b91f">ADS_writeSingleSPIReg</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle, uint8_t regAddr, uint16_t data, bool readCheck)</td></tr>
<tr class="memdesc:gae1d5a078504d40b5191101205133b91f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a single register.  <a href="group___a_d_s131_m0x.html#gae1d5a078504d40b5191101205133b91f">More...</a><br /></td></tr>
<tr class="separator:gae1d5a078504d40b5191101205133b91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a7ee7a5df5eec06ddb535f5ebfa991"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gae8a7ee7a5df5eec06ddb535f5ebfa991">ADS_readSingleSPIReg</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle, uint8_t regAddr)</td></tr>
<tr class="memdesc:gae8a7ee7a5df5eec06ddb535f5ebfa991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a single register.  <a href="group___a_d_s131_m0x.html#gae8a7ee7a5df5eec06ddb535f5ebfa991">More...</a><br /></td></tr>
<tr class="separator:gae8a7ee7a5df5eec06ddb535f5ebfa991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac251cdffc73021d22613aaa73240d0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gac251cdffc73021d22613aaa73240d0af">ADS_resetDevice</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:gac251cdffc73021d22613aaa73240d0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset ADS.  <a href="group___a_d_s131_m0x.html#gac251cdffc73021d22613aaa73240d0af">More...</a><br /></td></tr>
<tr class="separator:gac251cdffc73021d22613aaa73240d0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1794dd306026d645a5ed0bd49380998c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga1794dd306026d645a5ed0bd49380998c">ADS_lockRegisters</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:ga1794dd306026d645a5ed0bd49380998c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock ADS Registers.  <a href="group___a_d_s131_m0x.html#ga1794dd306026d645a5ed0bd49380998c">More...</a><br /></td></tr>
<tr class="separator:ga1794dd306026d645a5ed0bd49380998c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e69662ff5d394dd30300c73d27a2451"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga0e69662ff5d394dd30300c73d27a2451">ADS_unlockRegisters</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:ga0e69662ff5d394dd30300c73d27a2451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock ADS Registers.  <a href="group___a_d_s131_m0x.html#ga0e69662ff5d394dd30300c73d27a2451">More...</a><br /></td></tr>
<tr class="separator:ga0e69662ff5d394dd30300c73d27a2451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb722617f52b8002448ccded3ec289c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gadcb722617f52b8002448ccded3ec289c">ADS_standbymode</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:gadcb722617f52b8002448ccded3ec289c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADS standby mode.  <a href="group___a_d_s131_m0x.html#gadcb722617f52b8002448ccded3ec289c">More...</a><br /></td></tr>
<tr class="separator:gadcb722617f52b8002448ccded3ec289c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dc966afbed7a99cba6e41127617532"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga30dc966afbed7a99cba6e41127617532">ADS_wakeupCommand</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:ga30dc966afbed7a99cba6e41127617532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup ADS.  <a href="group___a_d_s131_m0x.html#ga30dc966afbed7a99cba6e41127617532">More...</a><br /></td></tr>
<tr class="separator:ga30dc966afbed7a99cba6e41127617532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecdfa114634b87ae8ed1225ffdfb94b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaecdfa114634b87ae8ed1225ffdfb94b1">ADS_reset</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:gaecdfa114634b87ae8ed1225ffdfb94b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset ADS.  <a href="group___a_d_s131_m0x.html#gaecdfa114634b87ae8ed1225ffdfb94b1">More...</a><br /></td></tr>
<tr class="separator:gaecdfa114634b87ae8ed1225ffdfb94b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2753ac91ad9edb2c78ff21b61e85a93d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga2753ac91ad9edb2c78ff21b61e85a93d">ADS_toggleSYNC</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:ga2753ac91ad9edb2c78ff21b61e85a93d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sync ADS.  <a href="group___a_d_s131_m0x.html#ga2753ac91ad9edb2c78ff21b61e85a93d">More...</a><br /></td></tr>
<tr class="separator:ga2753ac91ad9edb2c78ff21b61e85a93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3241fac85ad66e1054509b54f2504f64"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga3241fac85ad66e1054509b54f2504f64">ADS_startDataCollection</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:ga3241fac85ad66e1054509b54f2504f64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Data Collection.  <a href="group___a_d_s131_m0x.html#ga3241fac85ad66e1054509b54f2504f64">More...</a><br /></td></tr>
<tr class="separator:ga3241fac85ad66e1054509b54f2504f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89c693f19f8d4a522fcb7eaed8a28692"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga89c693f19f8d4a522fcb7eaed8a28692">ADS_startDMADataTransfer</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:ga89c693f19f8d4a522fcb7eaed8a28692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start DMA Transfer.  <a href="group___a_d_s131_m0x.html#ga89c693f19f8d4a522fcb7eaed8a28692">More...</a><br /></td></tr>
<tr class="separator:ga89c693f19f8d4a522fcb7eaed8a28692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751ba04f7780305951f92312e838765b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga751ba04f7780305951f92312e838765b">ADS_getChannelData</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:ga751ba04f7780305951f92312e838765b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get ADS Channel Data.  <a href="group___a_d_s131_m0x.html#ga751ba04f7780305951f92312e838765b">More...</a><br /></td></tr>
<tr class="separator:ga751ba04f7780305951f92312e838765b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a52547b4928326e306608e21f85d13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf0a52547b4928326e306608e21f85d13">ADS_initalizeADSRegisters</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle)</td></tr>
<tr class="memdesc:gaf0a52547b4928326e306608e21f85d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize ADS Registers.  <a href="group___a_d_s131_m0x.html#gaf0a52547b4928326e306608e21f85d13">More...</a><br /></td></tr>
<tr class="separator:gaf0a52547b4928326e306608e21f85d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09b964e4a5af93599036cf61bff071a0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#ga09b964e4a5af93599036cf61bff071a0">ADS_verifyADSCRC</a> (volatile <a class="el" href="struct_a_d_s___instance.html">ADS_Instance</a> *adsHandle, volatile <a class="el" href="struct_a_d_s__channel_data.html">ADS_channelData</a> *adsData)</td></tr>
<tr class="memdesc:ga09b964e4a5af93599036cf61bff071a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">verify CRC for channel data  <a href="group___a_d_s131_m0x.html#ga09b964e4a5af93599036cf61bff071a0">More...</a><br /></td></tr>
<tr class="separator:ga09b964e4a5af93599036cf61bff071a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75648ed3f57ee8fae38bf80de684bab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_s131_m0x.html#gaf75648ed3f57ee8fae38bf80de684bab">ADS_checkStatusRegister</a> (volatile <a class="el" href="struct_a_d_s___errors.html">ADS_Errors</a> error, uint16_t data)</td></tr>
<tr class="memdesc:gaf75648ed3f57ee8fae38bf80de684bab"><td class="mdescLeft">&#160;</td><td class="mdescRight">check status registers for faults  <a href="group___a_d_s131_m0x.html#gaf75648ed3f57ee8fae38bf80de684bab">More...</a><br /></td></tr>
<tr class="separator:gaf75648ed3f57ee8fae38bf80de684bab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
