////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : TEST.vf
// /___/   /\     Timestamp : 01/17/2026 11:02:15
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog D:/Study/PLIS/CommandCalculator/PLIS_Project/TEST.vf -w D:/Study/PLIS/CommandCalculator/PLIS_Project/TEST.sch
//Design Name: TEST
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module TEST(CLK, 
            Q1, 
            Q2);

    input CLK;
   output [9:0] Q1;
   output [9:0] Q2;
   
   wire [9:0] XLXN_8;
   wire [9:0] XLXN_9;
   wire XLXN_10;
   wire XLXN_15;
   
   Special_Counter  XLXI_5 (.CLK(CLK), 
                           .MODC(XLXN_8[9:0]), 
                           .RST(XLXN_15), 
                           .Q(Q1[9:0]), 
                           .STATE(), 
                           .TRNSPRNT(XLXN_10));
   Special_Counter  XLXI_6 (.CLK(XLXN_10), 
                           .MODC(XLXN_9[9:0]), 
                           .RST(XLXN_15), 
                           .Q(Q2[9:0]), 
                           .STATE(), 
                           .TRNSPRNT(XLXN_15));
   const_MODC  XLXI_8 (.MODC(XLXN_8[9:0]));
   const_MODC2  XLXI_9 (.MODC(XLXN_9[9:0]));
endmodule
