

================================================================
== Synthesis Summary Report of 'wGenerator'
================================================================
+ General Information: 
    * Date:           Wed Jul 16 02:45:14 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        wGenerator
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: aspartan7
    * Target device:  xa7s6-cpga196-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |                 Modules                | Issue|      |       Latency       | Iteration|         | Trip |          |      |    |          |           |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ wGenerator                            |     -|  0.97|      169|  1.690e+03|         -|      170|     -|        no|     -|   -|  149 (1%)|  572 (15%)|    -|
    | + wGenerator_Pipeline_VITIS_LOOP_9_1   |     -|  2.76|       18|    180.000|         -|       17|     -|    rewind|     -|   -|  13 (~0%)|    65 (1%)|    -|
    |  o VITIS_LOOP_9_1                      |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|     -|   -|         -|          -|    -|
    | + wGenerator_Pipeline_VITIS_LOOP_12_2  |     -|  0.97|      148|  1.480e+03|         -|      147|     -|    rewind|     -|   -|  130 (1%)|  411 (10%)|    -|
    |  o VITIS_LOOP_12_2                     |    II|  7.30|      146|  1.460e+03|         6|        3|    48|       yes|     -|   -|         -|          -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| win_address0  | out       | 4        |
| win_q0        | in        | 32       |
| wout_address0 | out       | 6        |
| wout_address1 | out       | 6        |
| wout_d0       | out       | 32       |
| wout_q0       | in        | 32       |
| wout_q1       | in        | 32       |
+---------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| win      | in        | ap_uint<32>* |
| wout     | inout     | ap_uint<32>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| win      | win_address0  | port    | offset   |
| win      | win_ce0       | port    |          |
| win      | win_q0        | port    |          |
| wout     | wout_address0 | port    | offset   |
| wout     | wout_ce0      | port    |          |
| wout     | wout_we0      | port    |          |
| wout     | wout_d0       | port    |          |
| wout     | wout_q0       | port    |          |
| wout     | wout_address1 | port    | offset   |
| wout     | wout_ce1      | port    |          |
| wout     | wout_q1       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+------------+-------+--------+---------+
| Name                                   | DSP | Pragma | Variable   | Op    | Impl   | Latency |
+----------------------------------------+-----+--------+------------+-------+--------+---------+
| + wGenerator                           | 0   |        |            |       |        |         |
|  + wGenerator_Pipeline_VITIS_LOOP_9_1  | 0   |        |            |       |        |         |
|    icmp_ln9_fu_73_p2                   |     |        | icmp_ln9   | seteq | auto   | 0       |
|    add_ln9_fu_79_p2                    |     |        | add_ln9    | add   | fabric | 0       |
|  + wGenerator_Pipeline_VITIS_LOOP_12_2 | 0   |        |            |       |        |         |
|    icmp_ln12_fu_135_p2                 |     |        | icmp_ln12  | seteq | auto   | 0       |
|    add_ln13_fu_178_p2                  |     |        | add_ln13   | add   | fabric | 0       |
|    add_ln13_1_fu_145_p2                |     |        | add_ln13_1 | add   | fabric | 0       |
|    add_ln14_fu_188_p2                  |     |        | add_ln14   | add   | fabric | 0       |
|    add_ln16_fu_156_p2                  |     |        | add_ln16   | add   | fabric | 0       |
|    xor_ln16_fu_306_p2                  |     |        | xor_ln16   | xor   | auto   | 0       |
|    xor_ln16_1_fu_312_p2                |     |        | xor_ln16_1 | xor   | auto   | 0       |
|    xor_ln16_2_fu_326_p2                |     |        | xor_ln16_2 | xor   | auto   | 0       |
|    xor_ln16_3_fu_332_p2                |     |        | xor_ln16_3 | xor   | auto   | 0       |
|    add_ln16_2_fu_338_p2                |     |        | add_ln16_2 | add   | fabric | 0       |
|    add_ln12_fu_167_p2                  |     |        | add_ln12   | add   | fabric | 0       |
+----------------------------------------+-----+--------+------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

