version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/test2/RPC
/test2/asb
/test2/idat
/test2/CPC
/test2/DOE
/test2/madr
/test2/WDR
/test2/rw
/test2/WIR
/test2/mdat
/test2/iadr
/test2/SDM
/test2/TEST
/test2/RIR
/test2/PERIOD
/test2/DUTY_CYCLE
/test2/OFFSET
/test2/resetb
/test2/clock
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/test2/RPC
2
0
/test2/asb
2
0
/test2/idat
1
0
/test2/CPC
2
0
/test2/DOE
2
0
/test2/madr
1
0
/test2/WDR
2
0
/test2/rw
2
0
/test2/WIR
2
0
/test2/mdat
1
0
/test2/iadr
1
0
/test2/SDM
2
0
/test2/TEST
2
0
/test2/RIR
2
0
/test2/PERIOD
2
0
/test2/DUTY_CYCLE
2
0
/test2/OFFSET
2
0
/test2/resetb
2
0
/test2/clock
2
0
SIGPROPS_END
