
<!DOCTYPE html>

<html lang="zh-CN">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

    <title>VTA Installation Guide &#8212; tvm-cn 1.0.0 文档</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css" />
    <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
    <script src="../../_static/jquery.js"></script>
    <script src="../../_static/underscore.js"></script>
    <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../../_static/doctools.js"></script>
    <script src="../../_static/translations.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="VTA Design and Developer Guide" href="dev/index.html" />
    <link rel="prev" title="VTA: Versatile Tensor Accelerator" href="index.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="vta-installation-guide">
<h1>VTA Installation Guide<a class="headerlink" href="#vta-installation-guide" title="Permalink to this heading">¶</a></h1>
<p>We present three installation guides, each extending on the previous one:</p>
<ol class="arabic simple">
<li><p><a class="reference internal" href="#vta-simulator-installation">VTA Simulator Installation</a></p></li>
<li><p><a class="reference internal" href="#xilinx-pynq-fpga-setup">Xilinx Pynq FPGA Setup</a></p></li>
<li><p><a class="reference internal" href="#intel-de10-fpga-setup">Intel DE10 FPGA Setup</a></p></li>
<li><p><a class="reference internal" href="#bitstream-generation-with-xilinx-toolchains">Bitstream Generation with Xilinx Toolchains</a></p></li>
<li><p><a class="reference internal" href="#bitstream-generation-with-intel-toolchains">Bitstream Generation with Intel Toolchains</a></p></li>
</ol>
<section id="vta-simulator-installation">
<h2>VTA Simulator Installation<a class="headerlink" href="#vta-simulator-installation" title="Permalink to this heading">¶</a></h2>
<p>You need <a class="reference internal" href="../../install/index.html#installation"><span class="std std-ref">TVM installed</span></a> on your machine.  For a quick and
easy start, checkout the <a class="reference internal" href="../../install/docker.html#docker-images"><span class="std std-ref">Docker Guide</span></a>.</p>
<p>You’ll need to set the following paths to use VTA:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">export</span> <span class="nv">TVM_PATH</span><span class="o">=</span>&lt;path to TVM root&gt;
<span class="nb">export</span> <span class="nv">VTA_HW_PATH</span><span class="o">=</span><span class="nv">$TVM_PATH</span>/3rdparty/vta-hw
</pre></div>
</div>
<p>The VTA functional simulation library needs to be enabled when building TVM.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span> &lt;tvm-root&gt;
mkdir build
cp cmake/config.cmake build/.
<span class="nb">echo</span> <span class="s1">&#39;set(USE_VTA_FSIM ON)&#39;</span> &gt;&gt; build/config.cmake
<span class="nb">cd</span> build <span class="o">&amp;&amp;</span> cmake .. <span class="o">&amp;&amp;</span> make -j4
</pre></div>
</div>
<p>Add the VTA python library to your python path to run the VTA examples.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">export</span> <span class="nv">PYTHONPATH</span><span class="o">=</span>/path/to/vta/python:<span class="si">${</span><span class="nv">PYTHONPATH</span><span class="si">}</span>
</pre></div>
</div>
<section id="testing-your-vta-simulation-setup">
<h3>Testing your VTA Simulation Setup<a class="headerlink" href="#testing-your-vta-simulation-setup" title="Permalink to this heading">¶</a></h3>
<p>To ensure that you’ve properly installed the VTA python package, run the following 2D convolution testbench.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>python &lt;tvm root&gt;/vta/tests/python/integration/test_benchmark_topi_conv2d.py
</pre></div>
</div>
<p>You are invited to try out our <span class="xref std std-ref">VTA programming tutorials</span>.</p>
<blockquote>
<div><p><strong>Note</strong>: You’ll notice that for every convolution layer, the throughput gets reported in GOPS. These numbers are actually the computational throughput that the simulator achieves, by evaluating the convolutions in software.</p>
</div></blockquote>
</section>
<section id="advanced-configuration-optional">
<h3>Advanced Configuration (optional)<a class="headerlink" href="#advanced-configuration-optional" title="Permalink to this heading">¶</a></h3>
<p>VTA is a generic configurable deep learning accelerator.
The configuration is specified by <code class="docutils literal notranslate"><span class="pre">vta_config.json</span></code> under <code class="docutils literal notranslate"><span class="pre">3rdparty/vta-hw/config</span></code>.
This file provides an architectural specification of the VTA accelerator to parameterize the TVM compiler stack and the VTA hardware stack.</p>
<p>The VTA configuration file also specifies the TVM compiler target.
When <code class="docutils literal notranslate"><span class="pre">TARGET</span></code> is set to <code class="docutils literal notranslate"><span class="pre">sim</span></code>, all TVM workloads execute on the VTA simulator.
You can modify the content of the configuration file to rebuild VTA to a different parameterization.
To do so,</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span> &lt;tvm root&gt;
vim 3rdparty/vta-hw/config/vta_config.json
<span class="c1"># edit vta_config.json</span>
make
</pre></div>
</div>
</section>
</section>
<section id="xilinx-pynq-fpga-setup">
<h2>Xilinx Pynq FPGA Setup<a class="headerlink" href="#xilinx-pynq-fpga-setup" title="Permalink to this heading">¶</a></h2>
<p>This second guide extends the <em>VTA Simulator Installation</em> guide above to run FPGA hardware tests of the complete TVM and VTA software-hardware stack.
In terms of hardware components you’ll need:</p>
<ul class="simple">
<li><p>The <a class="reference external" href="http://www.pynq.io/">Pynq</a> FPGA development board which can be acquired for $200, or $150 for academics from <a class="reference external" href="https://store.digilentinc.com/pynq-z1-python-productivity-for-zynq/">Digilent</a>.</p></li>
<li><p>An Ethernet-to-USB adapter to connect the Pynq board to your development machine.</p></li>
<li><p>An 8+GB micro SD card.</p></li>
<li><p>An AC to DC 12V 3A power adapter.</p></li>
</ul>
<p>This guide covers the following themes:</p>
<ol class="arabic simple">
<li><p>Pynq board setup instructions.</p></li>
<li><p>Pynq-side RPC server build and deployment.</p></li>
<li><p>Revisiting the test examples from the <em>VTA Simulator Installation</em> guide, this time executing on the Pynq board.</p></li>
</ol>
<section id="pynq-board-setup">
<h3>Pynq Board Setup<a class="headerlink" href="#pynq-board-setup" title="Permalink to this heading">¶</a></h3>
<p>Setup your Pynq board based on the <a class="reference external" href="http://pynq.readthedocs.io/en/latest/getting_started.html">Pynq board getting started tutorial</a>.</p>
<p>You should follow the instructions up to and including the <em>Turning On the PYNQ-Z1</em> step (no need to pursue the tutorial beyond this point).</p>
<ul class="simple">
<li><p>Make sure that you’ve downloaded the latest Pynq image, <a class="reference external" href="http://www.pynq.io/board.html">PYNQ-Z1 v2.5</a>, and have imaged your SD card with it (we recommend the free <a class="reference external" href="https://etcher.io/">Etcher</a> program).</p></li>
<li><p>For this test setup, follow the <a class="reference external" href="https://pynq.readthedocs.io/en/latest/getting_started/pynq_z1_setup.html">“Connect to a Computer”</a> Ethernet setup instructions. To be able to talk to the board, make sure to <a class="reference external" href="https://pynq.readthedocs.io/en/latest/appendix.html#assign-your-computer-a-static-ip">assign your computer a static IP address</a></p></li>
</ul>
<p>Once the board is powered on and connected to your development machine, try connecting to it to make sure you’ve properly set up your Pynq board:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># To connect to the Pynq board use the &lt;username, password&gt; combo: &lt;xilinx, xilinx&gt;</span>
ssh xilinx@192.168.2.99
</pre></div>
</div>
</section>
<section id="pynq-side-rpc-server-build-deployment">
<h3>Pynq-Side RPC Server Build &amp; Deployment<a class="headerlink" href="#pynq-side-rpc-server-build-deployment" title="Permalink to this heading">¶</a></h3>
<p>Because the direct board-to-computer connection prevents the board from directly accessing the internet, we’ll need to mount the Pynq’s file system to your development machine’s file system with <a class="reference external" href="https://www.digitalocean.com/community/tutorials/how-to-use-sshfs-to-mount-remote-file-systems-over-ssh">sshfs</a>. Next we directly clone the TVM repository into the sshfs mountpoint on your development machine.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># On the Host-side</span>
mkdir &lt;mountpoint&gt;
sshfs xilinx@192.168.2.99:/home/xilinx &lt;mountpoint&gt;
<span class="nb">cd</span> &lt;mountpoint&gt;
git clone --recursive https://github.com/apache/tvm tvm
<span class="c1"># When finished, you can leave the moutpoint and unmount the directory</span>
<span class="nb">cd</span> ~
sudo umount &lt;mountpoint&gt;
</pre></div>
</div>
<p>Now that we’ve cloned the VTA repository in the Pynq’s file system, we can ssh into it and launch the build of the TVM-based RPC server.
The build process should take roughly 5 minutes.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>ssh xilinx@192.168.2.99
<span class="c1"># Build TVM runtime library (takes 5 mins)</span>
<span class="nb">cd</span> /home/xilinx/tvm
mkdir build
cp cmake/config.cmake build/.
<span class="nb">echo</span> <span class="s1">&#39;set(USE_VTA_FPGA ON)&#39;</span> &gt;&gt; build/config.cmake
<span class="c1"># Copy pynq specific configuration</span>
cp 3rdparty/vta-hw/config/pynq_sample.json 3rdparty/vta-hw/config/vta_config.json
<span class="nb">cd</span> build
cmake ..
make runtime vta -j2
<span class="c1"># FIXME (tmoreau89): remove this step by fixing the cmake build</span>
make clean<span class="p">;</span> make runtime vta -j2
<span class="c1"># Build VTA RPC server (takes 1 min)</span>
<span class="nb">cd</span> ..
sudo ./apps/vta_rpc/start_rpc_server.sh <span class="c1"># pw is &#39;xilinx&#39;</span>
</pre></div>
</div>
<p>You should see the following being displayed when starting the RPC server. In order to run the next examples, you’ll need to leave the RPC server running in an <code class="docutils literal notranslate"><span class="pre">ssh</span></code> session.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>INFO:root:RPCServer: <span class="nb">bind</span> to <span class="m">0</span>.0.0.0:9091
</pre></div>
</div>
<p>Tips regarding the Pynq RPC Server:</p>
<ul class="simple">
<li><p>The RPC server should be listening on port <code class="docutils literal notranslate"><span class="pre">9091</span></code>. If not, an earlier process might have terminated unexpectedly and it’s recommended in this case to just reboot the Pynq, and re-run the RPC server.</p></li>
<li><p>To kill the RPC server, just send the <code class="docutils literal notranslate"><span class="pre">Ctrl</span> <span class="pre">+</span> <span class="pre">c</span></code> command. You can re-run it with <code class="docutils literal notranslate"><span class="pre">sudo</span> <span class="pre">./apps/pynq_rpc/start_rpc_server.sh</span></code>.</p></li>
<li><p>If unresponsive, the board can be rebooted by power-cycling it with the physical power switch.</p></li>
</ul>
</section>
<section id="testing-your-pynq-based-hardware-setup">
<h3>Testing your Pynq-based Hardware Setup<a class="headerlink" href="#testing-your-pynq-based-hardware-setup" title="Permalink to this heading">¶</a></h3>
<p>Before running the examples on your development machine, you’ll need to configure your host environment as follows:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># On the Host-side</span>
<span class="nb">export</span> <span class="nv">VTA_RPC_HOST</span><span class="o">=</span><span class="m">192</span>.168.2.99
<span class="nb">export</span> <span class="nv">VTA_RPC_PORT</span><span class="o">=</span><span class="m">9091</span>
</pre></div>
</div>
<p>In addition, you’ll need to edit the <code class="docutils literal notranslate"><span class="pre">vta_config.json</span></code> file on the host to indicate that we are targeting the Pynq platform, by setting the <code class="docutils literal notranslate"><span class="pre">TARGET</span></code> field to <code class="docutils literal notranslate"><span class="pre">&quot;pynq&quot;</span></code>.
&gt; Note: in contrast to our simulation setup, there are no libraries to compile on the host side since the host offloads all of the computation to the Pynq board.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># On the Host-side</span>
<span class="nb">cd</span> &lt;tvm root&gt;
cp 3rdparty/vta-hw/config/pynq_sample.json 3rdparty/vta-hw/config/vta_config.json
</pre></div>
</div>
<p>This time again, we will run the 2D convolution testbench.
Beforehand, we need to program the Pynq board FPGA with a VTA bitstream, and build the VTA runtime via RPC.
The following <code class="docutils literal notranslate"><span class="pre">test_program_rpc.py</span></code> script will perform two operations:</p>
<ul class="simple">
<li><p>FPGA programming, by downloading a pre-compiled bitstream from a <a class="reference external" href="https://github.com/uwsampl/vta-distro">VTA bitstream repository</a> that matches the default <code class="docutils literal notranslate"><span class="pre">vta_config.json</span></code> configuration set by the host, and sending it over to the Pynq via RPC to program the Pynq’s FPGA.</p></li>
<li><p>Runtime building on the Pynq, which needs to be run every time the <code class="docutils literal notranslate"><span class="pre">vta_config.json</span></code> configuration is modified. This ensures that the VTA software runtime that generates the accelerator’s executable via just-in-time (JIT) compilation matches the specifications of the VTA design that is programmed on the FPGA. The build process takes about 30 seconds to complete so be patient!</p></li>
</ul>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># On the Host-side</span>
python &lt;tvm root&gt;/vta/tests/python/pynq/test_program_rpc.py
</pre></div>
</div>
<p>We are now ready to run the 2D convolution testbench in hardware.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># On the Host-side</span>
python &lt;tvm root&gt;/vta/tests/python/integration/test_benchmark_topi_conv2d.py
</pre></div>
</div>
<p>The performance metrics measured on the Pynq board will be reported for each convolutional layer.</p>
<p><strong>Tip</strong>: You can track progress of the FPGA programming and the runtime rebuilding steps by looking at the RPC server’s logging messages in your Pynq <code class="docutils literal notranslate"><span class="pre">ssh</span></code> session.</p>
<p>You can also try out our <span class="xref std std-ref">VTA programming tutorials</span>.</p>
</section>
</section>
<section id="intel-de10-fpga-setup">
<h2>Intel DE10 FPGA Setup<a class="headerlink" href="#intel-de10-fpga-setup" title="Permalink to this heading">¶</a></h2>
<p>Similar to the Pynq-side setup steps, this third guide bring us the details on how can we setup up the Linux environment for Intel FPGA boards like DE10-Nano.</p>
<p>In terms of hardware components, you would need the <a class="reference external" href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;No=1046">DE10-Nano Development Kit</a>, which can be acquired for $130, or $100 for academics from <a class="reference external" href="https://www.terasic.com.tw/">Terasic</a>. A microSD card would be delivered the kit. Power cables and USB cables would be included as well. However, an additional Ethernet cable would be needed to connect the board to LAN.</p>
<p>The rest part of this guide would provide the steps to</p>
<ul class="simple">
<li><p>Flash the microSD card with latest Angstrom Linux image</p></li>
<li><p>Cross-compilation setup</p></li>
<li><p>Device-side RPC server setup and deployment</p></li>
</ul>
<section id="de10-nano-board-setup">
<h3>DE10-Nano Board Setup<a class="headerlink" href="#de10-nano-board-setup" title="Permalink to this heading">¶</a></h3>
<p>Before powering up the device, we need to flash the microSD card image with latest Angstrom Linux image.</p>
<section id="flash-sd-card-and-boot-angstrom-linux">
<h4>Flash SD Card and Boot Angstrom Linux<a class="headerlink" href="#flash-sd-card-and-boot-angstrom-linux" title="Permalink to this heading">¶</a></h4>
<p>To flash SD card and boot Linux on DE10-Nano, it is recommended to navigate to the <a class="reference external" href="https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=167&amp;No=1046&amp;PartNo=4">Resource</a> tab of the DE10-Nano product page from Terasic Inc.
After registration and login on the webpage, the prebuilt Angstrom Linux image would be available for downloading and flashing.
Specifically, to flash the downloaded Linux SD card image into your physical SD card:</p>
<p>First, extract the gzipped archive file.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>tar xf de10-nano-image-Angstrom-v2016.12.socfpga-sdimg.2017.03.31.tgz
</pre></div>
</div>
<p>This would produce a single SD card image named <code class="docutils literal notranslate"><span class="pre">de10-nano-image-Angstrom-v2016.12.socfpga-sdimg</span></code> (approx. 2.4 GB), it contains all the file systems to boot Angstrom Linux.</p>
<p>Second, plugin a SD card that is ready to flash in your PC, and identify the device id for the disk with <code class="docutils literal notranslate"><span class="pre">fdisk</span> <span class="pre">-l</span></code>, or <code class="docutils literal notranslate"><span class="pre">gparted</span></code> if you feel better to use GUI. The typical device id for your disk would likely to be <code class="docutils literal notranslate"><span class="pre">/dev/sdb</span></code>.</p>
<p>Then, flash the disk image into your physical SD card with the following command:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># NOTE: root privilege is typically required to run the following command.</span>
dd <span class="k">if</span><span class="o">=</span>de10-nano-image-Angstrom-v2016.12.socfpga-sdimg <span class="nv">of</span><span class="o">=</span>/dev/sdb <span class="nv">status</span><span class="o">=</span>progress
</pre></div>
</div>
<p>This would take a few minutes for your PC to write the whole file systems into the SD card.
After this process completes, you are ready to unmount the SD card and insert it into your DE10-Nano board.
Now you can connect the power cable and serial port to boot the Angstrom Linux.</p>
<blockquote>
<div><p><strong>Note</strong>: When boot up from the microSD card, you might notice the incompatibility of the Linux kernel <code class="docutils literal notranslate"><span class="pre">zImage</span></code> in the microSD card.
In this case, you might need to build the <code class="docutils literal notranslate"><span class="pre">zImage</span></code> file of your own from <a class="reference external" href="https://github.com/altera-opensource/linux-socfpga/tree/socfpga-4.9.78-ltsi">socfpga-4.9.78-ltsi</a> branch of the <a class="reference external" href="https://github.com/altera-opensource/linux-socfpga">linux-socfpga</a> repository.
For a quick fix, you can also download a prebuilt version of the <code class="docutils literal notranslate"><span class="pre">zImage</span></code> file <a class="reference external" href="https://raw.githubusercontent.com/liangfu/de10-nano-supplement/master/zImage">from this link</a>.</p>
</div></blockquote>
<p>After connecting the usb cables to the DE10-Nano board, power on the board by connecting the power cable. You may then connect to the serial port of the device by using <code class="docutils literal notranslate"><span class="pre">minicom</span></code> on your host PC:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># NOTE: root privilege is typically required to run the following command.</span>
minicom -D /dev/ttyUSB0
</pre></div>
</div>
<p>The default user name for the device would be <code class="docutils literal notranslate"><span class="pre">root</span></code>, and the password is empty for the default user.</p>
<p>You may now start to install supporting Python3 packages (TVM has dropped the support for Python2), specifically, they are <code class="docutils literal notranslate"><span class="pre">numpy</span></code>, <code class="docutils literal notranslate"><span class="pre">attrs</span></code> and <code class="docutils literal notranslate"><span class="pre">decorator</span></code>.</p>
<blockquote>
<div><p><strong>Note</strong>: You might fail to install <code class="docutils literal notranslate"><span class="pre">numpy</span></code> by using <code class="docutils literal notranslate"><span class="pre">pip3</span></code> on the DE10-Nano device.
In that case, you have the option to either build your own filesystem image for the board from <a class="reference external" href="https://github.com/intel/meta-de10-nano">meta-de10-nano</a> repository;
an alternative option is to download prebuilt packages from existing Linux distributions, e.g. Debian.
For a quick fix, we have concatenated the supplementary binary files <a class="reference external" href="https://raw.githubusercontent.com/liangfu/de10-nano-supplement/master/rootfs_supplement.tgz">here</a>, and you can extract the files into the root filesystem.</p>
</div></blockquote>
</section>
<section id="install-required-python-packages">
<h4>Install Required Python Packages<a class="headerlink" href="#install-required-python-packages" title="Permalink to this heading">¶</a></h4>
<p>After accessing bash terminal from the serial port, we need to install required Python packages before building and installing TVM and VTA programs.</p>
</section>
<section id="build-additional-components-to-use-vta-bitstream">
<h4>Build Additional Components to Use VTA Bitstream<a class="headerlink" href="#build-additional-components-to-use-vta-bitstream" title="Permalink to this heading">¶</a></h4>
<p>To use the above built bitstream on DE10-Nano hardware, several additional components need to be compiled for the system.
Specifically, to compile application executables for the system, you need to download and install <a class="reference external" href="http://fpgasoftware.intel.com/soceds/18.1/?edition=standard&amp;download_manager=dlm3&amp;platform=linux">SoCEDS</a> (recommended), or alternatively install the <code class="docutils literal notranslate"><span class="pre">g++-arm-linux-gnueabihf</span></code> package on your host machine. You would also need a <code class="docutils literal notranslate"><span class="pre">cma</span></code> kernel module to allocate contigous memory, and a driver for communicating with the VTA subsystem.</p>
</section>
</section>
</section>
<section id="bitstream-generation-with-xilinx-toolchains">
<h2>Bitstream Generation with Xilinx Toolchains<a class="headerlink" href="#bitstream-generation-with-xilinx-toolchains" title="Permalink to this heading">¶</a></h2>
<p>If you’re interested in generating the Xilinx FPGA bitstream on your own instead of using the pre-built VTA bitstreams, follow the instructions below.</p>
<section id="xilinx-toolchain-installation">
<h3>Xilinx Toolchain Installation<a class="headerlink" href="#xilinx-toolchain-installation" title="Permalink to this heading">¶</a></h3>
<p>We recommend using Vivado 2020.1 since our scripts have been tested to work on this version of the Xilinx toolchains.
Our guide is written for Linux (Ubuntu) installation.</p>
<p>You’ll need to install Xilinx’ FPGA compilation toolchain, <a class="reference external" href="https://www.xilinx.com/products/design-tools/vivado.html">Vivado HL WebPACK 2020.1</a>, which a license-free version of the Vivado HLx toolchain.</p>
<section id="obtaining-and-launching-the-vivado-gui-installer">
<h4>Obtaining and Launching the Vivado GUI Installer<a class="headerlink" href="#obtaining-and-launching-the-vivado-gui-installer" title="Permalink to this heading">¶</a></h4>
<ol class="arabic simple">
<li><p>Go to the <a class="reference external" href="https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2020-1.html">download webpage</a>, and download the Linux Self Extracting Web Installer for Vivado HLx 2020.1: WebPACK and Editions.</p></li>
<li><p>You’ll have to sign in with a Xilinx account. This requires a Xilinx account creation that will take 2 minutes.</p></li>
<li><p>Complete the Name and Address Verification by clicking “Next”, and you will get the opportunity to download a binary file, called <code class="docutils literal notranslate"><span class="pre">Xilinx_Unified_2020.1_0602_1208_Lin64.bin</span></code>.</p></li>
<li><p>Now that the file is downloaded, go to your <code class="docutils literal notranslate"><span class="pre">Downloads</span></code> directory, and change the file permissions so it can be executed:</p></li>
</ol>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>chmod u+x Xilinx_Unified_2020.1_0602_1208_Lin64.bin
</pre></div>
</div>
<ol class="arabic simple" start="5">
<li><p>Now you can execute the binary:</p></li>
</ol>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>./Xilinx_Unified_2020.1_0602_1208_Lin64.bin
</pre></div>
</div>
</section>
<section id="xilinx-vivado-gui-installer-steps">
<h4>Xilinx Vivado GUI Installer Steps<a class="headerlink" href="#xilinx-vivado-gui-installer-steps" title="Permalink to this heading">¶</a></h4>
<p>At this point you’ve launched the Vivado 2020.1 Installer GUI program.</p>
<ol class="arabic simple">
<li><p>Click “Next” on the “Welcome” screen.</p></li>
<li><p>On the “Select Install Type” screen, enter your Xilinx user credentials under the “User Authentication” box and select the “Download and Install Now” option before clicking “Next”.</p></li>
<li><p>On the “Accept License Agreements” screen, accept all terms before clicking “Next”.</p></li>
<li><p>On the “Select Edition to Install” screen, select the “Vivado HL WebPACK” before clicking “Next”.</p></li>
<li><p>Under the “Vivado HL WebPACK” screen, before hitting “Next”, check the following options (the rest should be unchecked):
* Design Tools -&gt; Vivado Design Suite -&gt; Vivado
* Devices -&gt; Production Devices -&gt; SoCs -&gt; Zynq-7000 (if you are targeting the Pynq board)
* Devices -&gt; Production Devices -&gt; SoCs -&gt; UltraScale+ MPSoC (if you are targeting the Ultra-96 board)</p></li>
<li><p>Your total download size should be about 5GB and the amount of Disk Space Required 23GB.</p></li>
<li><p>On the “Select Destination Directory” screen, set the installation directory before clicking “Next”. It might highlight some paths as red - that’s because the installer doesn’t have the permission to write to the directory. In that case select a path that doesn’t require special write permissions (e.g. your home directory).</p></li>
<li><p>On the “Installation Summary” screen, hit “Install”.</p></li>
<li><p>An “Installation Progress” window will pop-up to track progress of the download and the installation.</p></li>
<li><p>This process will take about 20-30 minutes depending on your connection speed.</p></li>
<li><p>A pop-up window will inform you that the installation completed successfully. Click “OK”.</p></li>
<li><p>Finally the “Vivado License Manager” will launch. Select “Get Free ISE WebPACK, ISE/Vivado IP or PetaLinux License” and click “Connect Now” to complete the license registration process.</p></li>
</ol>
</section>
<section id="environment-setup">
<h4>Environment Setup<a class="headerlink" href="#environment-setup" title="Permalink to this heading">¶</a></h4>
<p>The last step is to update your <code class="docutils literal notranslate"><span class="pre">~/.bashrc</span></code> with the following lines. This will include all of the Xilinx binary paths so you can launch compilation scripts from the command line.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Xilinx Vivado 2020.1 environment</span>
<span class="nb">export</span> <span class="nv">XILINX_VIVADO</span><span class="o">=</span><span class="si">${</span><span class="nv">XILINX_PATH</span><span class="si">}</span>/Vivado/2020.1
<span class="nb">export</span> <span class="nv">PATH</span><span class="o">=</span><span class="si">${</span><span class="nv">XILINX_VIVADO</span><span class="si">}</span>/bin:<span class="si">${</span><span class="nv">PATH</span><span class="si">}</span>
</pre></div>
</div>
</section>
</section>
<section id="hls-based-custom-vta-bitstream-compilation-for-pynq">
<h3>HLS-based Custom VTA Bitstream Compilation for Pynq<a class="headerlink" href="#hls-based-custom-vta-bitstream-compilation-for-pynq" title="Permalink to this heading">¶</a></h3>
<p>High-level hardware parameters are listed in the VTA configuration file and can be customized by the user.
For this custom VTA bitstream compilation exercise, we’ll change the frequency of our design, so it can be clocked a little faster.</p>
<ul class="simple">
<li><p>Set the <code class="docutils literal notranslate"><span class="pre">HW_FREQ</span></code> field to <code class="docutils literal notranslate"><span class="pre">142</span></code>. The Pynq board supports 100, 142, 167 and 200MHz clocks. Note that the higher the frequency, the harder it will be to close timing. Increasing the frequency can lead to timing violation and thus faulty hardware execution.</p></li>
<li><p>Set the <code class="docutils literal notranslate"><span class="pre">HW_CLK_TARGET</span></code> to <code class="docutils literal notranslate"><span class="pre">6</span></code>. This parameters refers to the target clock period in nano seconds for HLS - a lower clock period leads to more aggressive pipelining to achieve timing closure at higher frequencies. Technically a 142MHz clock would require a 7ns target, but we intentionally lower the clock target to 6ns to more aggressively pipeline our design.</p></li>
</ul>
<p>Bitstream generation is driven by a top-level <code class="docutils literal notranslate"><span class="pre">Makefile</span></code> under <code class="docutils literal notranslate"><span class="pre">&lt;tvm</span> <span class="pre">root&gt;/3rdparty/vta-hw/hardware/xilinx/</span></code>.</p>
<p>If you just want to simulate the VTA design in software emulation to make sure that it is functional, enter:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span> &lt;tvm root&gt;/3rdparty/vta-hw/hardware/xilinx
make ip <span class="nv">MODE</span><span class="o">=</span>sim
</pre></div>
</div>
<p>If you just want to generate the HLS-based VTA IP cores without launching the entire design place and route, enter:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make ip
</pre></div>
</div>
<p>You’ll be able to view the HLS synthesis reports under <code class="docutils literal notranslate"><span class="pre">&lt;tvm</span> <span class="pre">root&gt;/3rdparty/vta-hw/build/hardware/xilinx/hls/&lt;configuration&gt;/&lt;block&gt;/solution0/syn/report/&lt;block&gt;_csynth.rpt</span></code></p>
<blockquote>
<div><p><strong>Note</strong>: The <code class="docutils literal notranslate"><span class="pre">&lt;configuration&gt;</span></code> name is a string that summarizes the VTA configuration parameters listed in the <code class="docutils literal notranslate"><span class="pre">vta_config.json</span></code>. The <code class="docutils literal notranslate"><span class="pre">&lt;block&gt;</span></code> name refers to the specific module (or HLS function) that compose the high-level VTA pipeline.</p>
</div></blockquote>
<p>Finally to run the full hardware compilation and generate the VTA bitstream, run <code class="docutils literal notranslate"><span class="pre">make</span></code>.</p>
<p>This process is lengthy, and can take around up to an hour to complete depending on your machine’s specs.
We recommend setting the <code class="docutils literal notranslate"><span class="pre">VTA_HW_COMP_THREADS</span></code> variable in the Makefile to take full advantage of all the cores on your development machine.</p>
<p>Once the compilation completes, the generated bitstream can be found under <code class="docutils literal notranslate"><span class="pre">&lt;tvm</span> <span class="pre">root&gt;/3rdparty/vta-hw/build/hardware/xilinx/vivado/&lt;configuration&gt;/export/vta.bit</span></code>.</p>
</section>
<section id="using-a-custom-bitstream">
<h3>Using A Custom Bitstream<a class="headerlink" href="#using-a-custom-bitstream" title="Permalink to this heading">¶</a></h3>
<p>We can program the new VTA FPGA bitstream by setting the bitstream path of the <code class="docutils literal notranslate"><span class="pre">vta.program_fpga()</span></code> function in the tutorial examples, or in the <code class="docutils literal notranslate"><span class="pre">test_program_rpc.py</span></code> script.</p>
<div class="highlight-python notranslate"><div class="highlight"><pre><span></span><span class="n">vta</span><span class="o">.</span><span class="n">program_fpga</span><span class="p">(</span><span class="n">remote</span><span class="p">,</span> <span class="n">bitstream</span><span class="o">=</span><span class="s2">&quot;&lt;tvm root&gt;/3rdparty/vta-hw/build/hardware/xilinx/vivado/&lt;configuration&gt;/export/vta.bit&quot;</span><span class="p">)</span>
</pre></div>
</div>
<p>Instead of downloading a pre-built bitstream from the VTA bitstream repository, TVM will instead use the new bitstream you just generated, which is a VTA design clocked at a higher frequency.
Do you observe a noticeable performance increase on the ImageNet classification example?</p>
</section>
</section>
<section id="bitstream-generation-with-intel-toolchains">
<h2>Bitstream Generation with Intel Toolchains<a class="headerlink" href="#bitstream-generation-with-intel-toolchains" title="Permalink to this heading">¶</a></h2>
<p>If you’re interested in generating the Xilinx FPGA bitstream on your own instead of using the pre-built VTA bistreams, follow the instructions below.</p>
<section id="intel-toolchain-installation">
<h3>Intel Toolchain Installation<a class="headerlink" href="#intel-toolchain-installation" title="Permalink to this heading">¶</a></h3>
<p>It is recommended to use <code class="docutils literal notranslate"><span class="pre">Intel</span> <span class="pre">Quartus</span> <span class="pre">Prime</span> <span class="pre">18.1</span></code>, since the test scripts contained in this document have been tested on this version.</p>
<p>You would need to install Intel’s FPGA compilation toolchain, <a class="reference external" href="http://fpgasoftware.intel.com/?edition=lite">Quartus Prime Lite</a>, which is a license-free version of the Intel Quartus Prime software.</p>
<section id="obtaining-and-launching-the-quartus-gui-installer">
<h4>Obtaining and Launching the Quartus GUI Installer<a class="headerlink" href="#obtaining-and-launching-the-quartus-gui-installer" title="Permalink to this heading">¶</a></h4>
<ol class="arabic simple">
<li><p>Go to the <a class="reference external" href="http://fpgasoftware.intel.com/?edition=lite">download center</a>, and download the linux version of “Quartus Prime (include Nios II EDS)” and “Cyclone V device support” files in the “Separate file” tab. This avoid downloading unused device support files.</p></li>
<li><p>Sign in the form if you have an account, or register on the right side of the web page to create an account.</p></li>
<li><p>After signed in, you are able to download the installer and the device support files.</p></li>
<li><p>Now that the files are downloaded, go to your <code class="docutils literal notranslate"><span class="pre">Downloads</span></code> directory, and change the file permissions:</p></li>
</ol>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>chmod u+x QuartusLiteSetup-18.1.0.625-linux.run
</pre></div>
</div>
<ol class="arabic simple" start="5">
<li><p>Now ensure both the installer and device support files are in the same directory, and you can run the install with:</p></li>
</ol>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>./QuartusLiteSetup-18.1.0.625-linux.run
</pre></div>
</div>
<ol class="arabic simple" start="6">
<li><p>Follow the instructions on the pop-up GUI form, and install all the content in the <code class="docutils literal notranslate"><span class="pre">/usr/local</span></code> directory. After installation, <code class="docutils literal notranslate"><span class="pre">/usr/local/intelFPGA_lite/18.1</span></code> would be created and the Quartus program along with other programs would be available in the folder.</p></li>
</ol>
</section>
<section id="id1">
<h4>Environment Setup<a class="headerlink" href="#id1" title="Permalink to this heading">¶</a></h4>
<p>Similar to what should be done for Xilinx toolchain, the following line should be added to your <code class="docutils literal notranslate"><span class="pre">~/.bashrc</span></code>.</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="c1"># Intel Quartus 18.1 environment</span>
<span class="nb">export</span> <span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span><span class="s2">&quot;/usr/local/intelFPGA_lite/18.1/quartus&quot;</span>
<span class="nb">export</span> <span class="nv">PATH</span><span class="o">=</span><span class="si">${</span><span class="nv">QUARTUS_ROOTDIR</span><span class="si">}</span>/bin:<span class="si">${</span><span class="nv">PATH</span><span class="si">}</span>
<span class="nb">export</span> <span class="nv">PATH</span><span class="o">=</span><span class="si">${</span><span class="nv">QUARTUS_ROOTDIR</span><span class="si">}</span>/sopc_builder/bin:<span class="si">${</span><span class="nv">PATH</span><span class="si">}</span>
</pre></div>
</div>
<p>This would add quartus binary path into your <code class="docutils literal notranslate"><span class="pre">PATH</span></code> environment variable, so you can launch compilation scripts from the command line.</p>
</section>
</section>
<section id="chisel-based-custom-vta-bitstream-compilation-for-de10-nano">
<h3>Chisel-based Custom VTA Bitstream Compilation for DE10-Nano<a class="headerlink" href="#chisel-based-custom-vta-bitstream-compilation-for-de10-nano" title="Permalink to this heading">¶</a></h3>
<p>Similar to the HLS-based design, high-level hardware parameters in Chisel-based design are listed in the VTA configuration file <a class="reference external" href="https://github.com/apache/tvm/blob/main/3rdparty/vta-hw/hardware/chisel/src/main/scala/core/Configs.scala">Configs.scala</a>, and they can be customized by the user.</p>
<p>For Intel FPGA, bitstream generation is driven by a top-level <code class="docutils literal notranslate"><span class="pre">Makefile</span></code> under <code class="docutils literal notranslate"><span class="pre">&lt;tvm</span> <span class="pre">root&gt;/3rdparty/vta-hw/hardware/intel</span></code>.</p>
<p>If you just want to generate the Chisel-based VTA IP core for the DE10-Nano board without compiling the design for the FPGA hardware, enter:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span><span class="nb">cd</span> &lt;tvm root&gt;/3rdparty/vta-hw/hardware/intel
make ip
</pre></div>
</div>
<p>Then you’ll be able to locate the generated verilog file at <code class="docutils literal notranslate"><span class="pre">&lt;tvm</span> <span class="pre">root&gt;/3rdparty/vta-hw/build/hardware/intel/chisel/&lt;configuration&gt;/VTA.DefaultDe10Config.v</span></code>.</p>
<p>If you would like to run the full hardware compilation for the <code class="docutils literal notranslate"><span class="pre">de10nano</span></code> board:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make
</pre></div>
</div>
<p>This process might be a bit lengthy, and might take up to half an hour to complete depending on the performance of your PC. The Quartus Prime software would automatically detect the number of cores available on your PC and try to utilize all of them to perform such process.</p>
<p>Once the compilation completes, the generated bistream can be found under <code class="docutils literal notranslate"><span class="pre">&lt;tvm</span> <span class="pre">root&gt;/3rdparty/vta-hw/build/hardware/intel/quartus/&lt;configuration&gt;/export/vta.rbf</span></code>. You can also open the Quartus project file (.qpf) available at <code class="docutils literal notranslate"><span class="pre">&lt;tvm</span> <span class="pre">root&gt;/3rdparty/vta-hw/build/hardware/intel/quartus/&lt;configuration&gt;/de10_nano_top.qpf</span></code> to look around the generated reports.</p>
</section>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">tvm-cn</a></h1>








<h3>导航</h3>
<p class="caption" role="heading"><span class="caption-text">Getting Started</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../install/index.html">安装 TVM</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../contribute/index.html">Contributor Guide</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">User Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../how_to/index.html">How To Guides</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Developer Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../dev/tutorial/index.html">Developer Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev/how_to/how_to.html">Developer How-To Guide</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Architecture Guide</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">Design and Architecture</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Topic Guides</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../microtvm/index.html">microTVM: TVM on bare-metal</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">VTA: Versatile Tensor Accelerator</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
  <li><a href="index.html">VTA: Versatile Tensor Accelerator</a><ul>
      <li>Previous: <a href="index.html" title="上一章">VTA: Versatile Tensor Accelerator</a></li>
      <li>Next: <a href="dev/index.html" title="下一章">VTA Design and Developer Guide</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">快速搜索</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="转向" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, HyperAI.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.0.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/topic/vta/install.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>