============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:49:02 pm
  Module:                 carry_select_adder_66668_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[6]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    1906         -  
      Drv Adjust:+       0         0  
         Arrival:=    1906            
                                      
   Required Time:=    1906            
       Data Path:-    1906            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1906            constraints.sdc_line_1 

#--------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------------
  A[6]                                                    -       -       F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g8277/X                                                 -       A->X    F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[1].RCA_C1/F1A/g62/Y                          -       A->Y    R     sky130_fd_sc_hd__clkinv_2      2 11.2    49    67     395    (-,-) 
  CSA_BLOCKS[1].RCA_C1/F1A/g54__63/Y                      -       B->Y    F     sky130_fd_sc_hd__nand2_2       2  7.8    42    59     454    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g110__1617/Y -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     511    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[1].FA/g108__6783/Y -       A->Y    F     sky130_fd_sc_hd__nand2_2       2  7.8    42    54     565    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g83__6131/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    51    57     622    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[2].FA/g81__8246/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2       2  7.8    44    54     676    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g83__9315/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_2       1  5.9    51    58     734    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[3].FA/g81__4733/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_2       2 11.8    58    65     799    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g83__6417/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    65     864    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[4].FA/g81__1666/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 12.2    40    51     915    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g83__8428/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58     973    (-,-) 
  CSA_BLOCKS[1].RCA_C1/full_adder_loop[5].FA/g81__6260/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2  9.0    35    46    1018    (-,-) 
  fopt8255/Y                                              -       A->Y    R     sky130_fd_sc_hd__clkinv_2      2  8.0    36    47    1065    (-,-) 
  g8222__8254/Y                                           -       A->Y    F     sky130_fd_sc_hd__nand3_2       1  3.6    48    49    1114    (-,-) 
  g8217__5526/Y                                           -       A->Y    R     sky130_fd_sc_hd__nand2_1       1  3.7    53    60    1174    (-,-) 
  fopt8253/Y                                              -       A->Y    F     sky130_fd_sc_hd__inv_1         1  5.5    33    48    1222    (-,-) 
  g8211__2398/Y                                           -       B->Y    R     sky130_fd_sc_hd__nand2_2       3 13.5    88    89    1311    (-,-) 
  g8195__9945/X                                           -       A2_N->X F     sky130_fd_sc_hd__a2bb2o_4     10 43.7    84   278    1590    (-,-) 
  g8192/Y                                                 -       A->Y    R     sky130_fd_sc_hd__inv_8         9 47.5    82   103    1692    (-,-) 
  g8179__6783/Y                                           -       A->Y    F     sky130_fd_sc_hd__nand2_2       1  9.6    54    68    1760    (-,-) 
  g8168__2346/Y                                           -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 51.3   165   146    1906    (-,-) 
  Cout                                                    -       -       R     (port)                         -    -     -     0    1906    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------------

