{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680744655517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680744655518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 23:00:55 2023 " "Processing started: Wed Apr  5 23:00:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680744655518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680744655518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680744655519 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680744656042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680744656043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.vhd 10 5 " "Found 10 design units, including 5 entities, in source file digital_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7dec-decoding " "Found design unit 1: seg7dec-decoding" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter26bit-rtl " "Found design unit 2: counter26bit-rtl" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 counter4bit-rtl " "Found design unit 3: counter4bit-rtl" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Digital_Clock-behaviour " "Found design unit 4: Digital_Clock-behaviour" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 clockTest-TB " "Found design unit 5: clockTest-TB" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7dec " "Found entity 1: seg7dec" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter26bit " "Found entity 2: counter26bit" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter4bit " "Found entity 3: counter4bit" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_ENTITY_NAME" "4 Digital_Clock " "Found entity 4: Digital_Clock" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""} { "Info" "ISGN_ENTITY_NAME" "5 clockTest " "Found entity 5: clockTest" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680744665629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680744665629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Clock " "Elaborating entity \"Digital_Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680744665674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter26bit counter26bit:CNT1SEC " "Elaborating entity \"counter26bit\" for hierarchy \"counter26bit:CNT1SEC\"" {  } { { "Digital_Clock.vhd" "CNT1SEC" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680744665711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load_val Digital_Clock.vhd(37) " "VHDL Process Statement warning at Digital_Clock.vhd(37): signal \"Load_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680744665712 "|Digital_Clock|counter26bit:CNT1SEC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4bit counter4bit:CNT0 " "Elaborating entity \"counter4bit\" for hierarchy \"counter4bit:CNT0\"" {  } { { "Digital_Clock.vhd" "CNT0" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680744665719 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Load_val Digital_Clock.vhd(62) " "VHDL Process Statement warning at Digital_Clock.vhd(62): signal \"Load_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680744665720 "|Digital_Clock|counter4bit:CNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7dec seg7dec:SEG1 " "Elaborating entity \"seg7dec\" for hierarchy \"seg7dec:SEG1\"" {  } { { "Digital_Clock.vhd" "SEG1" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680744665725 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[0\] counter4bit:CNT2\|cnt\[0\]~_emulated counter4bit:CNT2\|cnt\[0\]~1 " "Register \"counter4bit:CNT2\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT2|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[3\] counter4bit:CNT2\|cnt\[3\]~_emulated counter4bit:CNT2\|cnt\[3\]~5 " "Register \"counter4bit:CNT2\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT2|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[2\] counter4bit:CNT2\|cnt\[2\]~_emulated counter4bit:CNT2\|cnt\[2\]~9 " "Register \"counter4bit:CNT2\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT2|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT2\|cnt\[1\] counter4bit:CNT2\|cnt\[1\]~_emulated counter4bit:CNT2\|cnt\[1\]~13 " "Register \"counter4bit:CNT2\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT2\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT2\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT2|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[0\] counter4bit:CNT3\|cnt\[0\]~_emulated counter4bit:CNT3\|cnt\[0\]~1 " "Register \"counter4bit:CNT3\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT3|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[3\] counter4bit:CNT3\|cnt\[3\]~_emulated counter4bit:CNT3\|cnt\[3\]~5 " "Register \"counter4bit:CNT3\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT3|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[2\] counter4bit:CNT3\|cnt\[2\]~_emulated counter4bit:CNT3\|cnt\[2\]~9 " "Register \"counter4bit:CNT3\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT3|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT3\|cnt\[1\] counter4bit:CNT3\|cnt\[1\]~_emulated counter4bit:CNT3\|cnt\[1\]~13 " "Register \"counter4bit:CNT3\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT3\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT3\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT3|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[0\] counter4bit:CNT4\|cnt\[0\]~_emulated counter4bit:CNT4\|cnt\[0\]~1 " "Register \"counter4bit:CNT4\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT4|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[3\] counter4bit:CNT4\|cnt\[3\]~_emulated counter4bit:CNT4\|cnt\[3\]~5 " "Register \"counter4bit:CNT4\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT4|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[2\] counter4bit:CNT4\|cnt\[2\]~_emulated counter4bit:CNT4\|cnt\[2\]~9 " "Register \"counter4bit:CNT4\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT4|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT4\|cnt\[1\] counter4bit:CNT4\|cnt\[1\]~_emulated counter4bit:CNT4\|cnt\[1\]~13 " "Register \"counter4bit:CNT4\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT4\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT4\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT4|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[0\] counter4bit:CNT5\|cnt\[0\]~_emulated counter4bit:CNT5\|cnt\[0\]~1 " "Register \"counter4bit:CNT5\|cnt\[0\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[0\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[0\]~1\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT5|cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[3\] counter4bit:CNT5\|cnt\[3\]~_emulated counter4bit:CNT5\|cnt\[3\]~5 " "Register \"counter4bit:CNT5\|cnt\[3\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[3\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[3\]~5\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT5|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[2\] counter4bit:CNT5\|cnt\[2\]~_emulated counter4bit:CNT5\|cnt\[2\]~9 " "Register \"counter4bit:CNT5\|cnt\[2\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[2\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[2\]~9\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT5|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bit:CNT5\|cnt\[1\] counter4bit:CNT5\|cnt\[1\]~_emulated counter4bit:CNT5\|cnt\[1\]~13 " "Register \"counter4bit:CNT5\|cnt\[1\]\" is converted into an equivalent circuit using register \"counter4bit:CNT5\|cnt\[1\]~_emulated\" and latch \"counter4bit:CNT5\|cnt\[1\]~13\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680744666228 "|Digital_Clock|counter4bit:CNT5|cnt[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1680744666228 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680744666374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680744666763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680744666763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744666856 "|Digital_Clock|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680744666856 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680744666857 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680744666857 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680744666857 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680744666857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680744666873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 23:01:06 2023 " "Processing ended: Wed Apr  5 23:01:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680744666873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680744666873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680744666873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680744666873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1680744668289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680744668290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 23:01:07 2023 " "Processing started: Wed Apr  5 23:01:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680744668290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1680744668290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1680744668290 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1680744668431 ""}
{ "Info" "0" "" "Project  = Digital_Clock" {  } {  } 0 0 "Project  = Digital_Clock" 0 0 "Fitter" 0 0 1680744668431 ""}
{ "Info" "0" "" "Revision = Digital_Clock" {  } {  } 0 0 "Revision = Digital_Clock" 0 0 "Fitter" 0 0 1680744668431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1680744668532 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1680744668532 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_Clock 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Digital_Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1680744668540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680744668579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1680744668579 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1680744668934 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1680744669002 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1680744669199 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "63 63 " "No exact pin location assignment(s) for 63 pins of 63 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1680744669460 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1680744676324 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 26 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1680744676636 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1680744676636 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680744676637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1680744676655 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680744676656 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1680744676658 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1680744676658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1680744676659 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1680744676659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1680744676660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1680744676660 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1680744676660 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680744676750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1680744681472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1680744681473 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1680744681474 ""}
{ "Warning" "WSTA_SCC_LOOP" "25 " "Found combinational loop of 25 nodes" { { "Warning" "WSTA_SCC_NODE" "CLRHr0\|combout " "Node \"CLRHr0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~6\|datae " "Node \"CNT4\|cnt\[3\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~6\|combout " "Node \"CNT4\|cnt\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|datab " "Node \"CLRHr0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~23\|dataa " "Node \"CNT4\|cnt\[3\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~23\|combout " "Node \"CNT4\|cnt\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[1\]~14\|datac " "Node \"CNT4\|cnt\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[1\]~14\|combout " "Node \"CNT4\|cnt\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|datad " "Node \"CLRHr0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|datab " "Node \"CLRHr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|combout " "Node \"CLRHr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[3\]~22\|datab " "Node \"CNT5\|cnt\[3\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[3\]~22\|combout " "Node \"CNT5\|cnt\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[1\]~14\|datac " "Node \"CNT5\|cnt\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[1\]~14\|combout " "Node \"CNT5\|cnt\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|datac " "Node \"CLRHr0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|datae " "Node \"CLRHr0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[1\]~14\|datae " "Node \"CNT5\|cnt\[1\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~6\|datac " "Node \"CNT4\|cnt\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[0\]~2\|datac " "Node \"CNT4\|cnt\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[0\]~2\|combout " "Node \"CNT4\|cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|dataa " "Node \"CLRHr0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|dataa " "Node \"CLRHr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[0\]~2\|datae " "Node \"CNT4\|cnt\[0\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[1\]~14\|datae " "Node \"CNT4\|cnt\[1\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681475 ""}  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 102 -1 0 } } { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1680744681475 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "CLRMin1\|combout " "Node \"CLRMin1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[2\]~10\|datae " "Node \"CNT3\|cnt\[2\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[2\]~10\|combout " "Node \"CNT3\|cnt\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin1\|dataa " "Node \"CLRMin1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[3\]~23\|dataa " "Node \"CNT3\|cnt\[3\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[3\]~23\|combout " "Node \"CNT3\|cnt\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[2\]~10\|datac " "Node \"CNT3\|cnt\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[0\]~2\|datac " "Node \"CNT3\|cnt\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[0\]~2\|combout " "Node \"CNT3\|cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin1\|datab " "Node \"CLRMin1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[0\]~2\|datae " "Node \"CNT3\|cnt\[0\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""}  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 102 -1 0 } } { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1680744681476 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~23\|combout " "Node \"CNT2\|cnt\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[0\]~2\|datac " "Node \"CNT2\|cnt\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[0\]~2\|combout " "Node \"CNT2\|cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin0\|dataa " "Node \"CLRMin0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin0\|combout " "Node \"CLRMin0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[0\]~2\|datae " "Node \"CNT2\|cnt\[0\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~23\|dataa " "Node \"CNT2\|cnt\[3\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~6\|datae " "Node \"CNT2\|cnt\[3\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~6\|combout " "Node \"CNT2\|cnt\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin0\|datab " "Node \"CLRMin0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~6\|datac " "Node \"CNT2\|cnt\[3\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744681476 ""}  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } } { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 102 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1680744681476 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0\|datac  to: CNT4\|cnt\[0\]~2\|combout " "From: CLRHr0\|datac  to: CNT4\|cnt\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744681483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0~0\|datae  to: CNT4\|cnt\[0\]~2\|combout " "From: CLRHr0~0\|datae  to: CNT4\|cnt\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744681483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin0\|datad  to: CNT2\|cnt\[3\]~6\|combout " "From: CLRMin0\|datad  to: CNT2\|cnt\[3\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744681483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin1\|datad  to: CNT3\|cnt\[0\]~2\|combout " "From: CLRMin1\|datad  to: CNT3\|cnt\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744681483 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1680744681483 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1680744681485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1680744681485 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1680744681488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1680744681507 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1680744681658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680744696714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1680744707605 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1680744711653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680744711654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1680744712997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1680744717670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1680744717670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1680744736197 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1680744736197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680744736203 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.24 " "Total time spent on timing analysis during the Fitter is 1.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1680744737646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680744737682 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680744738167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1680744738167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1680744739167 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1680744742488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/output_files/Digital_Clock.fit.smsg " "Generated suppressed messages file C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/output_files/Digital_Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1680744742865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7975 " "Peak virtual memory: 7975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680744743488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 23:02:23 2023 " "Processing ended: Wed Apr  5 23:02:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680744743488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680744743488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680744743488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1680744743488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1680744744709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680744744710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 23:02:24 2023 " "Processing started: Wed Apr  5 23:02:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680744744710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1680744744710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1680744744710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1680744745451 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1680744750978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680744751374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 23:02:31 2023 " "Processing ended: Wed Apr  5 23:02:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680744751374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680744751374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680744751374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1680744751374 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1680744751996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1680744752632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680744752632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 23:02:32 2023 " "Processing started: Wed Apr  5 23:02:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680744752632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1680744752632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digital_Clock -c Digital_Clock " "Command: quartus_sta Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1680744752633 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1680744752788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1680744753354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1680744753354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753390 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1680744753827 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1680744753848 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753849 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680744753849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter26bit:CNT1SEC\|cnt\[0\] counter26bit:CNT1SEC\|cnt\[0\] " "create_clock -period 1.000 -name counter26bit:CNT1SEC\|cnt\[0\] counter26bit:CNT1SEC\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680744753849 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter4bit:CNT0\|cnt\[0\] counter4bit:CNT0\|cnt\[0\] " "create_clock -period 1.000 -name counter4bit:CNT0\|cnt\[0\] counter4bit:CNT0\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1680744753849 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680744753849 ""}
{ "Warning" "WSTA_SCC_LOOP" "25 " "Found combinational loop of 25 nodes" { { "Warning" "WSTA_SCC_NODE" "CLRHr0\|combout " "Node \"CLRHr0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[1\]~14\|datac " "Node \"CNT4\|cnt\[1\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[1\]~14\|combout " "Node \"CNT4\|cnt\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|datab " "Node \"CLRHr0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|combout " "Node \"CLRHr0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[1\]~14\|dataa " "Node \"CNT5\|cnt\[1\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[1\]~14\|combout " "Node \"CNT5\|cnt\[1\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|dataa " "Node \"CLRHr0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|datac " "Node \"CLRHr0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[3\]~22\|dataf " "Node \"CNT5\|cnt\[3\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[3\]~22\|combout " "Node \"CNT5\|cnt\[3\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT5\|cnt\[1\]~14\|datad " "Node \"CNT5\|cnt\[1\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|datad " "Node \"CLRHr0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~6\|dataa " "Node \"CNT4\|cnt\[3\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~6\|combout " "Node \"CNT4\|cnt\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|dataa " "Node \"CLRHr0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[0\]~2\|datac " "Node \"CNT4\|cnt\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[0\]~2\|combout " "Node \"CNT4\|cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0~0\|datad " "Node \"CLRHr0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CLRHr0\|datae " "Node \"CLRHr0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~23\|dataf " "Node \"CNT4\|cnt\[3\]~23\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~23\|combout " "Node \"CNT4\|cnt\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[1\]~14\|dataa " "Node \"CNT4\|cnt\[1\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[3\]~6\|datad " "Node \"CNT4\|cnt\[3\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""} { "Warning" "WSTA_SCC_NODE" "CNT4\|cnt\[0\]~2\|datab " "Node \"CNT4\|cnt\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753850 ""}  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 102 -1 0 } } { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1680744753850 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "CLRMin1\|combout " "Node \"CLRMin1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[0\]~2\|datad " "Node \"CNT3\|cnt\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[0\]~2\|combout " "Node \"CNT3\|cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin1\|dataa " "Node \"CLRMin1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[2\]~10\|datad " "Node \"CNT3\|cnt\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[2\]~10\|combout " "Node \"CNT3\|cnt\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin1\|datab " "Node \"CLRMin1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[3\]~23\|dataf " "Node \"CNT3\|cnt\[3\]~23\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[3\]~23\|combout " "Node \"CNT3\|cnt\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[0\]~2\|datac " "Node \"CNT3\|cnt\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT3\|cnt\[2\]~10\|datac " "Node \"CNT3\|cnt\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""}  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 102 -1 0 } } { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1680744753851 ""}
{ "Warning" "WSTA_SCC_LOOP" "11 " "Found combinational loop of 11 nodes" { { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[0\]~2\|combout " "Node \"CNT2\|cnt\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin0\|datac " "Node \"CLRMin0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin0\|combout " "Node \"CLRMin0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[0\]~2\|datab " "Node \"CNT2\|cnt\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~6\|datab " "Node \"CNT2\|cnt\[3\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~6\|combout " "Node \"CNT2\|cnt\[3\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CLRMin0\|datab " "Node \"CLRMin0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~23\|dataf " "Node \"CNT2\|cnt\[3\]~23\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~23\|combout " "Node \"CNT2\|cnt\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[0\]~2\|dataa " "Node \"CNT2\|cnt\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""} { "Warning" "WSTA_SCC_NODE" "CNT2\|cnt\[3\]~6\|dataa " "Node \"CNT2\|cnt\[3\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1680744753851 ""}  } { { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 59 -1 0 } } { "Digital_Clock.vhd" "" { Text "C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/Digital_Clock.vhd" 102 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1680744753851 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout " "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744753857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout " "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744753857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout " "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744753857 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout " "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744753857 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1680744753857 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1680744753857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680744753860 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1680744753862 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680744753876 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680744753898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680744753898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.954 " "Worst-case setup slack is -45.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.954            -582.515 counter4bit:CNT0\|cnt\[0\]  " "  -45.954            -582.515 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.720             -95.771 CLOCK_50  " "   -4.720             -95.771 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.355             -12.046 counter26bit:CNT1SEC\|cnt\[0\]  " "   -3.355             -12.046 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.740 " "Worst-case hold slack is -10.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.740             -10.740 counter4bit:CNT0\|cnt\[0\]  " "  -10.740             -10.740 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 CLOCK_50  " "    0.515               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.834               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -43.938 " "Worst-case recovery slack is -43.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.938           -1096.138 counter4bit:CNT0\|cnt\[0\]  " "  -43.938           -1096.138 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.093            -209.532 CLOCK_50  " "   -8.093            -209.532 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.161             -20.627 counter26bit:CNT1SEC\|cnt\[0\]  " "   -5.161             -20.627 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.169 " "Worst-case removal slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 counter4bit:CNT0\|cnt\[0\]  " "    0.169               0.000 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 CLOCK_50  " "    1.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.523               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    1.523               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.799 " "Worst-case minimum pulse width slack is -10.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.799            -746.583 counter4bit:CNT0\|cnt\[0\]  " "  -10.799            -746.583 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -28.790 CLOCK_50  " "   -0.724             -28.790 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.524 counter26bit:CNT1SEC\|cnt\[0\]  " "   -0.724              -4.524 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744753914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744753914 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680744753927 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680744753957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680744755412 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout " "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744755545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout " "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744755545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout " "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744755545 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout " "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744755545 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1680744755545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680744755548 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680744755556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680744755556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.383 " "Worst-case setup slack is -44.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.383            -566.253 counter4bit:CNT0\|cnt\[0\]  " "  -44.383            -566.253 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.429             -88.925 CLOCK_50  " "   -4.429             -88.925 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.369             -11.926 counter26bit:CNT1SEC\|cnt\[0\]  " "   -3.369             -11.926 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744755559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -10.247 " "Worst-case hold slack is -10.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.247             -10.247 counter4bit:CNT0\|cnt\[0\]  " "  -10.247             -10.247 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.773               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744755563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -42.626 " "Worst-case recovery slack is -42.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.626           -1064.312 counter4bit:CNT0\|cnt\[0\]  " "  -42.626           -1064.312 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.896            -204.622 CLOCK_50  " "   -7.896            -204.622 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.948             -19.773 counter26bit:CNT1SEC\|cnt\[0\]  " "   -4.948             -19.773 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744755567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.589 " "Worst-case removal slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589              -1.710 counter4bit:CNT0\|cnt\[0\]  " "   -0.589              -1.710 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 CLOCK_50  " "    0.685               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.404               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    1.404               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744755572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.732 " "Worst-case minimum pulse width slack is -10.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.732            -734.030 counter4bit:CNT0\|cnt\[0\]  " "  -10.732            -734.030 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -28.804 CLOCK_50  " "   -0.724             -28.804 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -4.488 counter26bit:CNT1SEC\|cnt\[0\]  " "   -0.724              -4.488 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744755574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744755574 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1680744755585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1680744755805 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1680744756525 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout " "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout " "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout " "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756586 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout " "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756586 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1680744756586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680744756588 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680744756591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680744756591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.428 " "Worst-case setup slack is -24.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.428            -306.940 counter4bit:CNT0\|cnt\[0\]  " "  -24.428            -306.940 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.772             -57.735 CLOCK_50  " "   -2.772             -57.735 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532              -5.833 counter26bit:CNT1SEC\|cnt\[0\]  " "   -1.532              -5.833 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.282 " "Worst-case hold slack is -4.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.282              -4.282 counter4bit:CNT0\|cnt\[0\]  " "   -4.282              -4.282 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 CLOCK_50  " "    0.203               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.311               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -23.351 " "Worst-case recovery slack is -23.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.351            -579.336 counter4bit:CNT0\|cnt\[0\]  " "  -23.351            -579.336 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.442             -88.888 CLOCK_50  " "   -3.442             -88.888 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.149              -8.591 counter26bit:CNT1SEC\|cnt\[0\]  " "   -2.149              -8.591 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.433 " "Worst-case removal slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLOCK_50  " "    0.433               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.920               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.148               0.000 counter4bit:CNT0\|cnt\[0\]  " "    1.148               0.000 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.669 " "Worst-case minimum pulse width slack is -4.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669            -265.906 counter4bit:CNT0\|cnt\[0\]  " "   -4.669            -265.906 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -2.200 CLOCK_50  " "   -0.086              -2.200 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.037               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756607 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1680744756617 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout " "From: CLRHr0\|dataf  to: CNT4\|cnt\[0\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout " "From: CLRHr0~0\|dataf  to: CNT4\|cnt\[3\]~23\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout " "From: CLRMin0\|dataf  to: CNT2\|cnt\[3\]~6\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout " "From: CLRMin1\|dataf  to: CNT3\|cnt\[2\]~10\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1680744756762 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1680744756762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1680744756765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1680744756767 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1680744756767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.333 " "Worst-case setup slack is -21.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.333            -268.005 counter4bit:CNT0\|cnt\[0\]  " "  -21.333            -268.005 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271             -46.294 CLOCK_50  " "   -2.271             -46.294 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.355              -5.140 counter26bit:CNT1SEC\|cnt\[0\]  " "   -1.355              -5.140 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.891 " "Worst-case hold slack is -3.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.891              -3.891 counter4bit:CNT0\|cnt\[0\]  " "   -3.891              -3.891 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLOCK_50  " "    0.191               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.231               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -20.339 " "Worst-case recovery slack is -20.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.339            -504.639 counter4bit:CNT0\|cnt\[0\]  " "  -20.339            -504.639 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961             -76.382 CLOCK_50  " "   -2.961             -76.382 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.836              -7.340 counter26bit:CNT1SEC\|cnt\[0\]  " "   -1.836              -7.340 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.230 " "Worst-case removal slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 CLOCK_50  " "    0.230               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.770               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 counter4bit:CNT0\|cnt\[0\]  " "    0.784               0.000 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.224 " "Worst-case minimum pulse width slack is -4.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.224            -238.178 counter4bit:CNT0\|cnt\[0\]  " "   -4.224            -238.178 counter4bit:CNT0\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -2.266 CLOCK_50  " "   -0.088              -2.266 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 counter26bit:CNT1SEC\|cnt\[0\]  " "    0.062               0.000 counter26bit:CNT1SEC\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1680744756784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1680744756784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680744758310 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1680744758313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5320 " "Peak virtual memory: 5320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680744758373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 23:02:38 2023 " "Processing ended: Wed Apr  5 23:02:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680744758373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680744758373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680744758373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1680744758373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1680744759476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680744759476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 23:02:39 2023 " "Processing started: Wed Apr  5 23:02:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680744759476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1680744759476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1680744759476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1680744760336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Digital_Clock.vho C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/simulation/modelsim/ simulation " "Generated file Digital_Clock.vho in folder \"C:/Users/amroe/Desktop/FULL DESKTOP/Term 5/ECE 5500/LABS/lab_6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1680744760410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680744760450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 23:02:40 2023 " "Processing ended: Wed Apr  5 23:02:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680744760450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680744760450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680744760450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1680744760450 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 137 s " "Quartus Prime Full Compilation was successful. 0 errors, 137 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1680744761076 ""}
