<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e60
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8407.93 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5031.10 --|
|-- Mem Ch  2: Reads (MB/s):  6551.69 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2794.16 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6551.69 --||-- NODE 1 Mem Read (MB/s) :  8407.93 --|
|-- NODE 0 Mem Write(MB/s) :  2794.16 --||-- NODE 1 Mem Write(MB/s) :  5031.10 --|
|-- NODE 0 P. Write (T/s):      80237 --||-- NODE 1 P. Write (T/s):     121696 --|
|-- NODE 0 Memory (MB/s):     9345.84 --||-- NODE 1 Memory (MB/s):    13439.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14959.62                --|
            |--                System Write Throughput(MB/s):       7825.26                --|
            |--               System Memory Throughput(MB/s):      22784.88                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f36
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8340          48      12 M    89 M    504       0     642 K
 1     160 M         0      15 M   103 M    740 K    12     404 K
-----------------------------------------------------------------------
 *     160 M        48      27 M   192 M    741 K    12    1046 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.30        Core1: 35.07        
Core2: 37.46        Core3: 34.36        
Core4: 25.15        Core5: 34.01        
Core6: 36.04        Core7: 33.51        
Core8: 33.21        Core9: 34.69        
Core10: 25.44        Core11: 36.24        
Core12: 31.90        Core13: 35.17        
Core14: 29.51        Core15: 35.49        
Core16: 24.53        Core17: 35.57        
Core18: 21.49        Core19: 32.48        
Core20: 22.69        Core21: 48.08        
Core22: 21.80        Core23: 29.90        
Core24: 30.25        Core25: 27.41        
Core26: 37.48        Core27: 29.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 34.57
DDR read Latency(ns)
Socket0: 283.57
Socket1: 201.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.35        Core1: 33.63        
Core2: 31.31        Core3: 35.53        
Core4: 25.76        Core5: 34.27        
Core6: 35.10        Core7: 34.23        
Core8: 33.31        Core9: 34.67        
Core10: 25.57        Core11: 36.27        
Core12: 29.81        Core13: 35.34        
Core14: 32.47        Core15: 36.58        
Core16: 25.77        Core17: 34.75        
Core18: 22.30        Core19: 29.12        
Core20: 23.62        Core21: 48.42        
Core22: 21.15        Core23: 30.30        
Core24: 27.21        Core25: 29.59        
Core26: 36.38        Core27: 29.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 35.12
DDR read Latency(ns)
Socket0: 287.22
Socket1: 202.37
irq_total: 210921.841167769
cpu_total: 18.92
cpu_0: 24.14
cpu_1: 6.45
cpu_2: 17.62
cpu_3: 31.58
cpu_4: 23.20
cpu_5: 6.52
cpu_6: 10.31
cpu_7: 27.26
cpu_8: 13.36
cpu_9: 15.82
cpu_10: 20.68
cpu_11: 7.18
cpu_12: 4.79
cpu_13: 34.24
cpu_14: 5.52
cpu_15: 18.75
cpu_16: 20.08
cpu_17: 24.27
cpu_18: 22.34
cpu_19: 4.65
cpu_20: 25.60
cpu_21: 44.02
cpu_22: 22.54
cpu_23: 27.53
cpu_24: 9.18
cpu_25: 29.85
cpu_26: 3.52
cpu_27: 28.99
enp130s0f0_tx_bytes: 5077383009
enp130s0f1_tx_bytes: 5076014512
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10153397521
enp130s0f0_rx_packets_phy: 46663
enp130s0f1_rx_packets_phy: 72534
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 119197
enp130s0f0_tx_packets: 563277
enp130s0f1_tx_packets: 563125
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1126402
enp130s0f0_tx_packets_phy: 563292
enp130s0f1_tx_packets_phy: 563133
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1126425
enp130s0f0_rx_bytes_phy: 3266460
enp130s0f1_rx_bytes_phy: 5077418
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8343878
enp130s0f0_tx_bytes_phy: 5079772621
enp130s0f1_tx_bytes_phy: 5078337445
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10158110066
enp130s0f0_rx_bytes: 3079770
enp130s0f1_rx_bytes: 4787073
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7866843
enp130s0f0_rx_packets: 46663
enp130s0f1_rx_packets: 72531
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 119194


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.92        Core1: 33.83        
Core2: 29.69        Core3: 34.95        
Core4: 27.65        Core5: 32.52        
Core6: 35.25        Core7: 34.28        
Core8: 33.40        Core9: 34.98        
Core10: 28.00        Core11: 36.20        
Core12: 30.36        Core13: 33.58        
Core14: 32.49        Core15: 37.08        
Core16: 25.60        Core17: 37.00        
Core18: 21.59        Core19: 29.51        
Core20: 23.58        Core21: 47.89        
Core22: 21.98        Core23: 32.01        
Core24: 40.59        Core25: 29.84        
Core26: 36.42        Core27: 30.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.50
Socket1: 35.33
DDR read Latency(ns)
Socket0: 290.73
Socket1: 205.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.75        Core1: 36.33        
Core2: 33.46        Core3: 34.97        
Core4: 26.09        Core5: 33.65        
Core6: 36.21        Core7: 34.60        
Core8: 33.26        Core9: 32.62        
Core10: 26.91        Core11: 35.90        
Core12: 31.88        Core13: 34.69        
Core14: 33.99        Core15: 36.60        
Core16: 24.84        Core17: 35.13        
Core18: 22.04        Core19: 31.62        
Core20: 23.24        Core21: 49.10        
Core22: 22.02        Core23: 30.02        
Core24: 40.86        Core25: 29.13        
Core26: 37.29        Core27: 31.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.03
Socket1: 35.23
DDR read Latency(ns)
Socket0: 287.26
Socket1: 206.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 33.74        
Core2: 37.60        Core3: 35.84        
Core4: 25.49        Core5: 29.58        
Core6: 35.94        Core7: 34.80        
Core8: 33.28        Core9: 30.20        
Core10: 26.66        Core11: 34.05        
Core12: 30.46        Core13: 33.16        
Core14: 32.03        Core15: 36.11        
Core16: 25.07        Core17: 36.93        
Core18: 22.04        Core19: 29.65        
Core20: 22.89        Core21: 48.33        
Core22: 22.21        Core23: 30.62        
Core24: 43.58        Core25: 28.99        
Core26: 36.10        Core27: 30.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 35.00
DDR read Latency(ns)
Socket0: 287.21
Socket1: 206.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 34.43        
Core2: 36.93        Core3: 36.17        
Core4: 25.42        Core5: 34.82        
Core6: 35.42        Core7: 35.13        
Core8: 33.12        Core9: 31.44        
Core10: 25.76        Core11: 36.35        
Core12: 30.79        Core13: 33.89        
Core14: 32.06        Core15: 35.80        
Core16: 24.88        Core17: 36.55        
Core18: 21.59        Core19: 30.32        
Core20: 23.75        Core21: 48.81        
Core22: 21.38        Core23: 29.38        
Core24: 41.15        Core25: 30.06        
Core26: 36.48        Core27: 30.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 35.32
DDR read Latency(ns)
Socket0: 285.41
Socket1: 203.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8406
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414188970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414200066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207102499; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207102499; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207198670; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207198670; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006002313; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4656032; Consumed Joules: 284.18; Watts: 47.32; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1279383; Consumed DRAM Joules: 19.57; DRAM Watts: 3.26
S1P0; QPIClocks: 14414228638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414234750; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207228669; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207228669; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207124527; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207124527; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006149436; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4685321; Consumed Joules: 285.97; Watts: 47.61; Thermal headroom below TjMax: 57
S1; Consumed DRAM energy units: 1562486; Consumed DRAM Joules: 23.91; DRAM Watts: 3.98
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21a8
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.35   0.18    0.61      22 M     28 M    0.21    0.40    0.04    0.05     4480     4599      156     67
   1    1     0.04   0.63   0.07    0.60    2229 K   2882 K    0.23    0.27    0.01    0.01      168       43       15     64
   2    0     0.09   0.69   0.13    0.60    7304 K   8218 K    0.11    0.36    0.01    0.01       56        8      266     66
   3    1     0.06   0.25   0.23    0.66      29 M     35 M    0.17    0.30    0.05    0.06     3976     4573        3     64
   4    0     0.06   0.34   0.17    0.61      21 M     26 M    0.20    0.41    0.04    0.04     4480     4791       42     67
   5    1     0.02   0.59   0.04    0.60    1313 K   2658 K    0.51    0.27    0.01    0.01      280       51        2     64
   6    0     0.06   0.70   0.09    0.60    4476 K   4978 K    0.10    0.37    0.01    0.01      168       31       90     67
   7    1     0.02   0.13   0.16    0.61      27 M     32 M    0.14    0.32    0.13    0.15     3640     4285        2     63
   8    0     0.07   0.77   0.09    0.60    4236 K   6381 K    0.34    0.34    0.01    0.01      504      117      114     66
   9    1     0.10   0.75   0.14    0.60    7019 K   8042 K    0.13    0.42    0.01    0.01      280       57      208     63
  10    0     0.02   0.16   0.13    0.60      21 M     25 M    0.15    0.40    0.11    0.13     3808     4580        7     65
  11    1     0.04   0.63   0.06    0.60    2972 K   4113 K    0.28    0.29    0.01    0.01      280       81       61     62
  12    0     0.04   0.73   0.05    0.60    1647 K   1831 K    0.10    0.29    0.00    0.01      168       88        9     66
  13    1     0.07   0.29   0.23    0.67      32 M     38 M    0.16    0.30    0.05    0.06     3640     4308      177     63
  14    0     0.04   0.71   0.06    0.60    1802 K   2019 K    0.11    0.29    0.00    0.01      224       57       48     67
  15    1     0.07   0.69   0.10    0.60    6917 K   8650 K    0.20    0.24    0.01    0.01      280       39      255     63
  16    0     0.02   0.16   0.12    0.60      22 M     26 M    0.14    0.40    0.11    0.13     4424     5218        7     67
  17    1     0.02   0.12   0.17    0.62      29 M     33 M    0.13    0.31    0.14    0.16     4480     4493        1     64
  18    0     0.03   0.18   0.14    0.60      18 M     23 M    0.19    0.47    0.07    0.09     4368     4834       13     67
  19    1     0.04   0.67   0.05    0.61    1225 K   1590 K    0.23    0.31    0.00    0.00      168      107        2     64
  20    0     0.04   0.26   0.17    0.60      21 M     26 M    0.20    0.44    0.05    0.06     5432     5629      160     67
  21    1     0.08   0.19   0.40    0.91      50 M     59 M    0.15    0.22    0.06    0.08     4760     6828      177     64
  22    0     0.06   0.35   0.19    0.61      20 M     25 M    0.22    0.45    0.03    0.04     5264     4542       14     67
  23    1     0.02   0.14   0.18    0.61      26 M     31 M    0.16    0.36    0.11    0.13     4032     4639        2     65
  24    0     0.07   0.67   0.11    0.60    4249 K   4560 K    0.07    0.42    0.01    0.01      560      127       46     68
  25    1     0.03   0.14   0.18    0.61      24 M     29 M    0.17    0.38    0.09    0.11     3696     4480        2     65
  26    0     0.04   0.57   0.07    0.70    1785 K   1942 K    0.08    0.23    0.00    0.00      112       13      185     67
  27    1     0.02   0.14   0.18    0.61      26 M     31 M    0.16    0.37    0.11    0.13     4872     4680        3     65
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.42   0.12    0.61     174 M    212 M    0.18    0.41    0.02    0.03    34048    34634     1157     60
 SKT    1     0.05   0.29   0.16    0.66     269 M    320 M    0.16    0.32    0.04    0.05    34552    38664      910     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.35   0.14    0.64     443 M    533 M    0.17    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.90 %

 C1 core residency: 55.45 %; C3 core residency: 3.60 %; C6 core residency: 19.04 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1     8426 M   8417 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.10    15.49     237.43      16.33         158.90
 SKT   1    41.81    24.98     238.77      20.00         203.34
---------------------------------------------------------------------------------------------------------------
       *    75.91    40.47     476.20      36.33         186.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 228e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7608.02 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4709.46 --|
|-- Mem Ch  2: Reads (MB/s):  6716.43 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2547.65 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6716.43 --||-- NODE 1 Mem Read (MB/s) :  7608.02 --|
|-- NODE 0 Mem Write(MB/s) :  2547.65 --||-- NODE 1 Mem Write(MB/s) :  4709.46 --|
|-- NODE 0 P. Write (T/s):      81335 --||-- NODE 1 P. Write (T/s):     103764 --|
|-- NODE 0 Memory (MB/s):     9264.08 --||-- NODE 1 Memory (MB/s):    12317.48 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14324.45                --|
            |--                System Write Throughput(MB/s):       7257.11                --|
            |--               System Memory Throughput(MB/s):      21581.56                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2365
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9120          12      10 M    74 M     24       0     551 K
 1     156 M        24      16 M   115 M    829 K     0     450 K
-----------------------------------------------------------------------
 *     156 M        36      27 M   189 M    829 K     0    1002 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.36        Core1: 37.10        
Core2: 39.99        Core3: 38.56        
Core4: 16.77        Core5: 38.32        
Core6: 32.96        Core7: 43.65        
Core8: 45.35        Core9: 39.60        
Core10: 26.38        Core11: 49.39        
Core12: 35.10        Core13: 37.73        
Core14: 32.57        Core15: 36.73        
Core16: 26.30        Core17: 39.94        
Core18: 23.52        Core19: 42.15        
Core20: 23.86        Core21: 51.78        
Core22: 17.51        Core23: 35.15        
Core24: 38.52        Core25: 26.59        
Core26: 30.26        Core27: 32.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.77
Socket1: 38.48
DDR read Latency(ns)
Socket0: 498.74
Socket1: 194.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.64        Core1: 35.33        
Core2: 40.18        Core3: 39.92        
Core4: 19.32        Core5: 38.57        
Core6: 32.62        Core7: 41.17        
Core8: 43.21        Core9: 33.55        
Core10: 20.26        Core11: 51.06        
Core12: 33.77        Core13: 38.27        
Core14: 28.51        Core15: 36.55        
Core16: 21.91        Core17: 39.34        
Core18: 25.35        Core19: 37.64        
Core20: 26.44        Core21: 51.82        
Core22: 16.64        Core23: 29.19        
Core24: 36.69        Core25: 25.11        
Core26: 29.77        Core27: 29.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 36.67
DDR read Latency(ns)
Socket0: 420.75
Socket1: 198.52
irq_total: 221741.015838062
cpu_total: 18.84
cpu_0: 26.80
cpu_1: 15.89
cpu_2: 7.58
cpu_3: 33.24
cpu_4: 23.80
cpu_5: 7.58
cpu_6: 9.64
cpu_7: 31.05
cpu_8: 0.07
cpu_9: 7.31
cpu_10: 12.37
cpu_11: 0.27
cpu_12: 11.30
cpu_13: 35.37
cpu_14: 6.78
cpu_15: 11.44
cpu_16: 16.09
cpu_17: 30.39
cpu_18: 17.02
cpu_19: 5.72
cpu_20: 21.54
cpu_21: 44.15
cpu_22: 25.80
cpu_23: 35.64
cpu_24: 9.84
cpu_25: 32.51
cpu_26: 19.15
cpu_27: 29.19
enp130s0f0_tx_packets: 572263
enp130s0f1_tx_packets: 571984
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1144247
enp130s0f0_rx_packets_phy: 73847
enp130s0f1_rx_packets_phy: 83951
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 157798
enp130s0f0_tx_packets_phy: 572260
enp130s0f1_tx_packets_phy: 571983
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1144243
enp130s0f0_rx_packets: 73846
enp130s0f1_rx_packets: 83950
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 157796
enp130s0f0_tx_bytes_phy: 5160641163
enp130s0f1_tx_bytes_phy: 5158139570
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10318780733
enp130s0f0_tx_bytes: 5158386263
enp130s0f1_tx_bytes: 5155864648
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10314250911
enp130s0f0_rx_bytes_phy: 5169324
enp130s0f1_rx_bytes_phy: 5876570
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11045894
enp130s0f0_rx_bytes: 4873869
enp130s0f1_rx_bytes: 5540722
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10414591


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.53        Core1: 34.23        
Core2: 37.30        Core3: 39.80        
Core4: 20.67        Core5: 37.13        
Core6: 32.45        Core7: 41.96        
Core8: 36.45        Core9: 32.88        
Core10: 20.03        Core11: 45.89        
Core12: 35.23        Core13: 38.86        
Core14: 30.50        Core15: 36.07        
Core16: 20.93        Core17: 39.43        
Core18: 27.62        Core19: 38.61        
Core20: 27.21        Core21: 50.84        
Core22: 17.26        Core23: 27.50        
Core24: 36.73        Core25: 26.49        
Core26: 30.14        Core27: 28.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.50
Socket1: 36.50
DDR read Latency(ns)
Socket0: 393.01
Socket1: 203.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.16        Core1: 33.57        
Core2: 37.97        Core3: 38.17        
Core4: 20.69        Core5: 38.55        
Core6: 33.04        Core7: 41.27        
Core8: 34.95        Core9: 33.31        
Core10: 20.79        Core11: 49.32        
Core12: 36.48        Core13: 37.02        
Core14: 29.82        Core15: 36.94        
Core16: 22.13        Core17: 39.77        
Core18: 27.86        Core19: 40.37        
Core20: 28.11        Core21: 51.11        
Core22: 16.87        Core23: 26.81        
Core24: 37.53        Core25: 26.24        
Core26: 30.69        Core27: 27.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 35.92
DDR read Latency(ns)
Socket0: 369.82
Socket1: 201.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.23        Core1: 34.18        
Core2: 38.60        Core3: 38.47        
Core4: 21.15        Core5: 38.51        
Core6: 32.78        Core7: 44.39        
Core8: 33.25        Core9: 34.19        
Core10: 20.60        Core11: 53.38        
Core12: 36.03        Core13: 37.28        
Core14: 30.57        Core15: 37.18        
Core16: 22.02        Core17: 40.05        
Core18: 28.37        Core19: 37.83        
Core20: 28.32        Core21: 51.33        
Core22: 17.01        Core23: 29.22        
Core24: 37.24        Core25: 24.29        
Core26: 30.09        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.04
Socket1: 36.64
DDR read Latency(ns)
Socket0: 371.68
Socket1: 204.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.69        Core1: 35.44        
Core2: 38.94        Core3: 39.84        
Core4: 20.65        Core5: 38.19        
Core6: 32.12        Core7: 42.01        
Core8: 34.33        Core9: 33.83        
Core10: 20.51        Core11: 55.49        
Core12: 37.25        Core13: 38.37        
Core14: 30.19        Core15: 36.27        
Core16: 21.95        Core17: 40.28        
Core18: 27.62        Core19: 38.13        
Core20: 28.24        Core21: 49.67        
Core22: 16.89        Core23: 27.55        
Core24: 36.60        Core25: 24.95        
Core26: 29.51        Core27: 28.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.76
Socket1: 36.20
DDR read Latency(ns)
Socket0: 381.92
Socket1: 199.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9477
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411934570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411950550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205979286; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205979286; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206068013; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206068013; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005108903; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4638401; Consumed Joules: 283.11; Watts: 47.15; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1182922; Consumed DRAM Joules: 18.10; DRAM Watts: 3.01
S1P0; QPIClocks: 14411901022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411902278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206065677; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206065677; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205961875; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205961875; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005122972; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4745506; Consumed Joules: 289.64; Watts: 48.24; Thermal headroom below TjMax: 57
S1; Consumed DRAM energy units: 1574233; Consumed DRAM Joules: 24.09; DRAM Watts: 4.01
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25d7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.37   0.20    0.62      16 M     22 M    0.30    0.51    0.02    0.03     4424     3645      237     67
   1    1     0.08   0.66   0.13    0.60    4733 K   6239 K    0.24    0.38    0.01    0.01      280      139        5     64
   2    0     0.05   0.64   0.07    0.60    4050 K   4153 K    0.02    0.23    0.01    0.01        0       42      154     66
   3    1     0.07   0.26   0.27    0.72      29 M     37 M    0.21    0.34    0.04    0.05     3472     4002       11     64
   4    0     0.06   0.37   0.17    0.60      13 M     19 M    0.31    0.54    0.02    0.03     5824     3755       40     67
   5    1     0.05   0.70   0.07    0.60    4073 K   5420 K    0.25    0.21    0.01    0.01      224       30      125     64
   6    0     0.06   0.75   0.08    0.60    2097 K   3069 K    0.32    0.44    0.00    0.00      224       66       40     67
   7    1     0.03   0.15   0.20    0.62      29 M     35 M    0.16    0.35    0.10    0.12     4200     3934        3     63
   8    0     0.00   0.23   0.01    0.60     147 K    322 K    0.54    0.10    0.01    0.02        0       12        0     66
   9    1     0.07   0.69   0.11    0.60    5198 K   5586 K    0.07    0.42    0.01    0.01      168       47      168     63
  10    0     0.03   0.20   0.13    0.60      13 M     17 M    0.24    0.55    0.05    0.07     4592     3718        5     66
  11    1     0.00   0.22   0.00    0.60      42 K     65 K    0.36    0.09    0.02    0.03        0        2        1     63
  12    0     0.03   0.53   0.06    0.60    3381 K   5246 K    0.36    0.18    0.01    0.02       56        8       74     67
  13    1     0.07   0.28   0.25    0.69      29 M     37 M    0.20    0.34    0.04    0.05     4312     3687        3     63
  14    0     0.05   0.72   0.07    0.60    2434 K   2932 K    0.17    0.32    0.00    0.01      336      141       11     67
  15    1     0.07   0.68   0.11    0.60    4352 K   4918 K    0.12    0.37    0.01    0.01      168       62      182     63
  16    0     0.05   0.39   0.13    0.60      21 M     26 M    0.19    0.29    0.04    0.05     3640     3507       10     67
  17    1     0.01   0.11   0.12    0.60      24 M     27 M    0.11    0.21    0.18    0.20     1568     2705        7     64
  18    0     0.01   0.16   0.09    0.60      18 M     21 M    0.14    0.34    0.13    0.15     3304     3133       15     67
  19    1     0.04   0.67   0.06    0.60    2181 K   2502 K    0.13    0.23    0.01    0.01       56      124        2     64
  20    0     0.05   0.39   0.13    0.60      19 M     24 M    0.18    0.34    0.04    0.05     4088     4139       70     67
  21    1     0.07   0.16   0.42    0.91      52 M     62 M    0.16    0.22    0.08    0.09     5264     6265        5     64
  22    0     0.06   0.33   0.17    0.60      11 M     17 M    0.35    0.61    0.02    0.03     5712     4205       49     67
  23    1     0.11   0.28   0.39    0.89      28 M     37 M    0.25    0.39    0.03    0.03     4368     4687       13     65
  24    0     0.06   0.72   0.09    0.60    3819 K   4042 K    0.06    0.38    0.01    0.01      504       24      170     68
  25    1     0.03   0.16   0.21    0.64      23 M     29 M    0.21    0.44    0.07    0.09     4312     4069        3     64
  26    0     0.13   0.82   0.16    0.62    6561 K   8583 K    0.24    0.41    0.01    0.01      616      193      367     67
  27    1     0.04   0.17   0.23    0.66      24 M     31 M    0.21    0.43    0.07    0.08     5880     4152        3     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.46   0.11    0.61     136 M    178 M    0.23    0.45    0.02    0.02    33320    26588     1242     60
 SKT    1     0.05   0.29   0.18    0.71     263 M    323 M    0.19    0.34    0.03    0.04    34272    33905      531     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.36   0.15    0.67     400 M    502 M    0.20    0.38    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.11 %

 C1 core residency: 54.17 %; C3 core residency: 2.96 %; C6 core residency: 20.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.31 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    19%   
 SKT    1     7710 M   7696 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    29.55    12.03     236.35      15.05         147.16
 SKT   1    41.20    25.71     243.39      20.04         206.16
---------------------------------------------------------------------------------------------------------------
       *    70.75    37.74     479.74      35.09         186.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
perl: warning: Setting locale failed.
Spec arch caps supported : no
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26bd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8116.10 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4918.58 --|
|-- Mem Ch  2: Reads (MB/s):  6458.29 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2522.92 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6458.29 --||-- NODE 1 Mem Read (MB/s) :  8116.10 --|
|-- NODE 0 Mem Write(MB/s) :  2522.92 --||-- NODE 1 Mem Write(MB/s) :  4918.58 --|
|-- NODE 0 P. Write (T/s):      78871 --||-- NODE 1 P. Write (T/s):     114852 --|
|-- NODE 0 Memory (MB/s):     8981.21 --||-- NODE 1 Memory (MB/s):    13034.68 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14574.39                --|
            |--                System Write Throughput(MB/s):       7441.50                --|
            |--               System Memory Throughput(MB/s):      22015.89                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2793
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9120          96      14 M    83 M     12       0     531 K
 1     166 M        24      16 M   114 M    785 K     0     619 K
-----------------------------------------------------------------------
 *     166 M       120      30 M   197 M    785 K     0    1150 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.23        Core1: 39.32        
Core2: 39.54        Core3: 31.37        
Core4: 20.50        Core5: 36.25        
Core6: 30.12        Core7: 46.89        
Core8: 39.10        Core9: 34.16        
Core10: 20.52        Core11: 35.61        
Core12: 40.19        Core13: 30.32        
Core14: 33.26        Core15: 31.91        
Core16: 35.22        Core17: 30.59        
Core18: 21.84        Core19: 26.66        
Core20: 21.20        Core21: 48.26        
Core22: 20.96        Core23: 29.16        
Core24: 27.38        Core25: 29.00        
Core26: 39.04        Core27: 28.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.95
Socket1: 33.94
DDR read Latency(ns)
Socket0: 299.48
Socket1: 207.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.06        Core1: 38.67        
Core2: 36.90        Core3: 29.71        
Core4: 21.39        Core5: 36.14        
Core6: 29.30        Core7: 47.68        
Core8: 39.57        Core9: 33.30        
Core10: 21.40        Core11: 36.33        
Core12: 39.55        Core13: 31.82        
Core14: 31.18        Core15: 32.03        
Core16: 34.80        Core17: 31.26        
Core18: 21.08        Core19: 34.01        
Core20: 21.48        Core21: 47.88        
Core22: 21.15        Core23: 29.25        
Core24: 27.28        Core25: 29.08        
Core26: 40.65        Core27: 30.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.14
Socket1: 34.34
DDR read Latency(ns)
Socket0: 299.70
Socket1: 207.93
irq_total: 241814.859460379
cpu_total: 18.93
cpu_0: 31.18
cpu_1: 8.91
cpu_2: 6.72
cpu_3: 34.18
cpu_4: 26.93
cpu_5: 6.58
cpu_6: 6.18
cpu_7: 29.45
cpu_8: 6.32
cpu_9: 5.72
cpu_10: 21.74
cpu_11: 10.31
cpu_12: 8.05
cpu_13: 30.39
cpu_14: 6.58
cpu_15: 16.49
cpu_16: 18.02
cpu_17: 29.39
cpu_18: 17.35
cpu_19: 6.12
cpu_20: 26.13
cpu_21: 41.89
cpu_22: 24.53
cpu_23: 32.38
cpu_24: 7.38
cpu_25: 30.19
cpu_26: 6.12
cpu_27: 34.71
enp130s0f0_tx_bytes: 5290672381
enp130s0f1_tx_bytes: 5289996332
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10580668713
enp130s0f0_rx_packets_phy: 55362
enp130s0f1_rx_packets_phy: 69011
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 124373
enp130s0f0_tx_packets_phy: 586931
enp130s0f1_tx_packets_phy: 586865
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1173796
enp130s0f0_rx_packets: 55363
enp130s0f1_rx_packets: 69010
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 124373
enp130s0f0_tx_bytes_phy: 5292949464
enp130s0f1_tx_bytes_phy: 5292351581
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10585301045
enp130s0f0_rx_bytes_phy: 3875377
enp130s0f1_rx_bytes_phy: 4830808
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8706185
enp130s0f0_rx_bytes: 3654019
enp130s0f1_rx_bytes: 4554690
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 8208709
enp130s0f0_tx_packets: 586939
enp130s0f1_tx_packets: 586864
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1173803


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.60        Core1: 36.41        
Core2: 34.05        Core3: 32.38        
Core4: 20.83        Core5: 37.18        
Core6: 22.60        Core7: 46.73        
Core8: 40.11        Core9: 34.13        
Core10: 21.12        Core11: 35.72        
Core12: 39.25        Core13: 30.81        
Core14: 31.16        Core15: 32.18        
Core16: 34.69        Core17: 31.41        
Core18: 22.08        Core19: 33.11        
Core20: 21.78        Core21: 47.15        
Core22: 21.03        Core23: 29.09        
Core24: 26.62        Core25: 29.07        
Core26: 40.39        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.05
Socket1: 34.20
DDR read Latency(ns)
Socket0: 296.18
Socket1: 207.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.02        Core1: 36.13        
Core2: 34.59        Core3: 32.01        
Core4: 21.30        Core5: 36.96        
Core6: 30.47        Core7: 46.68        
Core8: 39.74        Core9: 32.21        
Core10: 21.20        Core11: 35.37        
Core12: 39.78        Core13: 29.62        
Core14: 33.67        Core15: 31.20        
Core16: 33.24        Core17: 30.44        
Core18: 21.35        Core19: 34.12        
Core20: 20.43        Core21: 47.96        
Core22: 20.92        Core23: 30.24        
Core24: 28.21        Core25: 29.75        
Core26: 42.92        Core27: 30.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.00
Socket1: 34.35
DDR read Latency(ns)
Socket0: 305.25
Socket1: 209.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.10        Core1: 36.32        
Core2: 36.08        Core3: 32.55        
Core4: 20.31        Core5: 36.14        
Core6: 29.36        Core7: 46.88        
Core8: 40.25        Core9: 32.04        
Core10: 21.55        Core11: 35.68        
Core12: 40.06        Core13: 28.02        
Core14: 31.96        Core15: 31.38        
Core16: 35.28        Core17: 30.09        
Core18: 21.49        Core19: 33.70        
Core20: 21.31        Core21: 47.70        
Core22: 21.22        Core23: 28.13        
Core24: 27.35        Core25: 29.52        
Core26: 41.68        Core27: 28.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.06
Socket1: 33.59
DDR read Latency(ns)
Socket0: 297.75
Socket1: 209.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.14        Core1: 36.82        
Core2: 36.04        Core3: 29.94        
Core4: 22.28        Core5: 36.16        
Core6: 29.35        Core7: 47.54        
Core8: 40.29        Core9: 33.02        
Core10: 19.90        Core11: 36.24        
Core12: 40.30        Core13: 29.33        
Core14: 31.20        Core15: 31.08        
Core16: 33.71        Core17: 31.13        
Core18: 21.12        Core19: 35.34        
Core20: 20.91        Core21: 47.52        
Core22: 20.52        Core23: 28.42        
Core24: 26.66        Core25: 29.38        
Core26: 40.53        Core27: 27.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.02
Socket1: 33.57
DDR read Latency(ns)
Socket0: 307.63
Socket1: 202.90
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10546
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417279670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417284866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208644003; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208644003; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208729762; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208729762; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007302350; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4656355; Consumed Joules: 284.20; Watts: 47.31; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1268308; Consumed DRAM Joules: 19.41; DRAM Watts: 3.23
S1P0; QPIClocks: 14417362386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417366110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208774954; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208774954; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208688041; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208688041; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007334660; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4723426; Consumed Joules: 288.30; Watts: 47.99; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1562017; Consumed DRAM Joules: 23.90; DRAM Watts: 3.98
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a04
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.43   0.18    0.62      23 M     28 M    0.16    0.33    0.03    0.04     4760     2827      358     67
   1    1     0.04   0.60   0.07    0.60    2352 K   2949 K    0.20    0.24    0.01    0.01       56       45       51     64
   2    0     0.04   0.66   0.06    0.60    2863 K   2938 K    0.03    0.26    0.01    0.01      224       40      152     66
   3    1     0.06   0.23   0.26    0.71      30 M     37 M    0.18    0.32    0.05    0.06     2912     4410       54     63
   4    0     0.04   0.31   0.13    0.61      20 M     24 M    0.18    0.32    0.05    0.06     4816     3078       59     67
   5    1     0.03   0.54   0.05    0.60    2601 K   3968 K    0.34    0.20    0.01    0.01      392      133        1     64
   6    0     0.04   0.73   0.06    0.60    1905 K   2473 K    0.23    0.33    0.00    0.01       56       33       74     66
   7    1     0.10   0.29   0.32    0.80      32 M     40 M    0.19    0.34    0.03    0.04     3864     4170      235     63
   8    0     0.04   0.63   0.06    0.60    3599 K   4698 K    0.23    0.23    0.01    0.01      392       59       94     66
   9    1     0.03   0.72   0.04    0.60    1382 K   1574 K    0.12    0.25    0.01    0.01      168       89       75     63
  10    0     0.02   0.18   0.12    0.60      16 M     20 M    0.18    0.50    0.08    0.09     4480     3689        7     66
  11    1     0.05   0.61   0.08    0.60    5295 K   7041 K    0.25    0.24    0.01    0.01      616      158      133     63
  12    0     0.08   0.74   0.11    0.60    5287 K   5867 K    0.10    0.41    0.01    0.01      336       54       83     66
  13    1     0.02   0.12   0.19    0.63      29 M     34 M    0.15    0.33    0.12    0.14     4536     4140        2     63
  14    0     0.04   0.72   0.06    0.60    1746 K   1976 K    0.12    0.29    0.00    0.00      168       71       30     66
  15    1     0.09   0.74   0.12    0.60    6129 K   7426 K    0.17    0.37    0.01    0.01      168      113      175     63
  16    0     0.05   0.31   0.16    0.60      17 M     23 M    0.24    0.48    0.04    0.05     4424     4060       64     67
  17    1     0.02   0.13   0.19    0.63      29 M     34 M    0.14    0.33    0.12    0.14     3696     4381        1     63
  18    0     0.03   0.21   0.14    0.60      16 M     20 M    0.22    0.51    0.06    0.07     3920     4125       13     67
  19    1     0.04   0.68   0.06    0.60    1892 K   2206 K    0.14    0.29    0.00    0.01        0      107        3     64
  20    0     0.05   0.30   0.16    0.60      15 M     21 M    0.27    0.51    0.03    0.05     6048     4223       95     67
  21    1     0.06   0.17   0.34    0.82      47 M     54 M    0.14    0.21    0.08    0.09     4872     6328       28     64
  22    0     0.04   0.26   0.15    0.60      16 M     21 M    0.23    0.51    0.04    0.05     4368     3756       33     68
  23    1     0.09   0.27   0.32    0.79      31 M     39 M    0.20    0.35    0.04    0.05     4312     4369      232     65
  24    0     0.08   0.65   0.12    0.61    4784 K   5087 K    0.06    0.42    0.01    0.01      392       61      123     68
  25    1     0.02   0.13   0.19    0.61      27 M     32 M    0.16    0.36    0.11    0.13     3864     4090        2     64
  26    0     0.04   0.68   0.06    0.60    2589 K   2658 K    0.03    0.19    0.01    0.01      224       10      224     67
  27    1     0.06   0.22   0.26    0.71      28 M     36 M    0.22    0.34    0.05    0.06     5656     4417       61     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.43   0.11    0.60     149 M    186 M    0.20    0.44    0.02    0.03    34608    26086     1409     60
 SKT    1     0.05   0.28   0.18    0.70     275 M    333 M    0.17    0.32    0.04    0.05    35112    36950     1053     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.34   0.14    0.66     425 M    519 M    0.18    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.88 %

 C1 core residency: 59.47 %; C3 core residency: 4.28 %; C6 core residency: 14.38 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.44 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   20%    20%   
 SKT    1     8247 M   8241 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   56 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.34    13.00     237.97      15.64         149.23
 SKT   1    42.72    25.67     243.28      20.23         210.64
---------------------------------------------------------------------------------------------------------------
       *    74.06    38.68     481.25      35.87         189.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ae7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8007.83 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4778.35 --|
|-- Mem Ch  2: Reads (MB/s):  6865.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  3138.90 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6865.24 --||-- NODE 1 Mem Read (MB/s) :  8007.83 --|
|-- NODE 0 Mem Write(MB/s) :  3138.90 --||-- NODE 1 Mem Write(MB/s) :  4778.35 --|
|-- NODE 0 P. Write (T/s):      85659 --||-- NODE 1 P. Write (T/s):     112887 --|
|-- NODE 0 Memory (MB/s):    10004.14 --||-- NODE 1 Memory (MB/s):    12786.18 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14873.08                --|
            |--                System Write Throughput(MB/s):       7917.25                --|
            |--               System Memory Throughput(MB/s):      22790.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2bbd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8400          84      13 M    90 M     12       0     481 K
 1     160 M         0      15 M   104 M    634 K     0     464 K
-----------------------------------------------------------------------
 *     160 M        84      29 M   195 M    634 K     0     945 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.84        Core1: 28.75        
Core2: 35.55        Core3: 33.62        
Core4: 25.93        Core5: 46.32        
Core6: 28.38        Core7: 34.84        
Core8: 41.06        Core9: 38.10        
Core10: 25.34        Core11: 35.89        
Core12: 29.53        Core13: 34.29        
Core14: 20.86        Core15: 31.03        
Core16: 25.09        Core17: 35.94        
Core18: 23.19        Core19: 37.84        
Core20: 22.31        Core21: 49.24        
Core22: 21.41        Core23: 31.35        
Core24: 45.79        Core25: 28.13        
Core26: 30.59        Core27: 31.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.51
Socket1: 34.85
DDR read Latency(ns)
Socket0: 294.37
Socket1: 211.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.41        Core1: 28.14        
Core2: 33.00        Core3: 34.61        
Core4: 25.43        Core5: 51.57        
Core6: 26.95        Core7: 34.26        
Core8: 42.24        Core9: 36.13        
Core10: 24.96        Core11: 36.41        
Core12: 28.25        Core13: 34.98        
Core14: 21.78        Core15: 30.32        
Core16: 25.01        Core17: 36.18        
Core18: 22.27        Core19: 33.42        
Core20: 22.41        Core21: 49.38        
Core22: 22.31        Core23: 30.34        
Core24: 42.85        Core25: 28.73        
Core26: 29.90        Core27: 29.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.32
Socket1: 34.83
DDR read Latency(ns)
Socket0: 295.20
Socket1: 209.88
irq_total: 201687.527786495
cpu_total: 18.43
cpu_0: 29.59
cpu_1: 10.90
cpu_2: 5.78
cpu_3: 33.64
cpu_4: 22.54
cpu_5: 0.13
cpu_6: 4.99
cpu_7: 31.72
cpu_8: 5.59
cpu_9: 4.92
cpu_10: 20.68
cpu_11: 8.98
cpu_12: 8.31
cpu_13: 34.57
cpu_14: 8.71
cpu_15: 13.36
cpu_16: 20.41
cpu_17: 27.73
cpu_18: 26.53
cpu_19: 5.19
cpu_20: 24.93
cpu_21: 37.77
cpu_22: 21.94
cpu_23: 29.92
cpu_24: 5.52
cpu_25: 31.32
cpu_26: 10.24
cpu_27: 29.99
enp130s0f0_rx_packets: 50433
enp130s0f1_rx_packets: 44427
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 94860
enp130s0f0_rx_bytes_phy: 3530360
enp130s0f1_rx_bytes_phy: 3109893
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 6640253
enp130s0f0_rx_packets_phy: 50433
enp130s0f1_rx_packets_phy: 44427
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 94860
enp130s0f0_tx_packets_phy: 566550
enp130s0f1_tx_packets_phy: 566387
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1132937
enp130s0f0_rx_bytes: 3328595
enp130s0f1_rx_bytes: 2932204
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6260799
enp130s0f0_tx_bytes_phy: 5109150196
enp130s0f1_tx_bytes_phy: 5107683214
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10216833410
enp130s0f0_tx_bytes: 5106817902
enp130s0f1_tx_bytes: 5105471433
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10212289335
enp130s0f0_tx_packets: 566542
enp130s0f1_tx_packets: 566393
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1132935


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 29.01        
Core2: 32.86        Core3: 33.72        
Core4: 24.58        Core5: 42.83        
Core6: 27.21        Core7: 36.11        
Core8: 42.28        Core9: 35.87        
Core10: 25.18        Core11: 35.18        
Core12: 28.49        Core13: 34.80        
Core14: 22.17        Core15: 30.21        
Core16: 25.17        Core17: 36.17        
Core18: 22.59        Core19: 36.39        
Core20: 22.76        Core21: 50.47        
Core22: 21.98        Core23: 31.11        
Core24: 41.71        Core25: 29.00        
Core26: 30.01        Core27: 30.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.26
Socket1: 35.30
DDR read Latency(ns)
Socket0: 293.43
Socket1: 211.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.47        Core1: 31.45        
Core2: 35.60        Core3: 33.78        
Core4: 26.20        Core5: 47.18        
Core6: 28.34        Core7: 36.32        
Core8: 42.16        Core9: 39.46        
Core10: 24.95        Core11: 36.03        
Core12: 29.39        Core13: 36.36        
Core14: 22.89        Core15: 31.25        
Core16: 24.73        Core17: 35.70        
Core18: 22.93        Core19: 40.22        
Core20: 21.99        Core21: 48.90        
Core22: 21.73        Core23: 32.74        
Core24: 40.34        Core25: 27.35        
Core26: 30.65        Core27: 29.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.51
Socket1: 35.18
DDR read Latency(ns)
Socket0: 293.68
Socket1: 213.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 31.34        
Core2: 32.67        Core3: 37.18        
Core4: 26.25        Core5: 55.70        
Core6: 27.40        Core7: 37.01        
Core8: 42.10        Core9: 37.79        
Core10: 25.49        Core11: 36.09        
Core12: 28.75        Core13: 36.24        
Core14: 22.14        Core15: 30.73        
Core16: 25.32        Core17: 33.99        
Core18: 22.67        Core19: 39.32        
Core20: 22.99        Core21: 49.66        
Core22: 21.90        Core23: 32.62        
Core24: 44.89        Core25: 27.37        
Core26: 29.85        Core27: 30.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.76
Socket1: 35.62
DDR read Latency(ns)
Socket0: 295.31
Socket1: 211.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.59        Core1: 31.65        
Core2: 32.71        Core3: 36.74        
Core4: 23.92        Core5: 55.53        
Core6: 27.32        Core7: 36.78        
Core8: 41.95        Core9: 37.65        
Core10: 24.71        Core11: 35.90        
Core12: 28.46        Core13: 36.34        
Core14: 21.89        Core15: 30.29        
Core16: 24.93        Core17: 37.92        
Core18: 22.16        Core19: 36.32        
Core20: 22.36        Core21: 49.75        
Core22: 22.30        Core23: 30.75        
Core24: 43.43        Core25: 27.71        
Core26: 29.22        Core27: 32.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 35.99
DDR read Latency(ns)
Socket0: 298.19
Socket1: 210.96
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11615
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416651990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416661710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208334036; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208334036; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208419612; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208419612; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007036485; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4645624; Consumed Joules: 283.55; Watts: 47.21; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1265553; Consumed DRAM Joules: 19.36; DRAM Watts: 3.22
S1P0; QPIClocks: 14416720962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416728494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208460051; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208460051; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208373599; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208373599; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007110612; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4682012; Consumed Joules: 285.77; Watts: 47.58; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1546208; Consumed DRAM Joules: 23.66; DRAM Watts: 3.94
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e30
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.40   0.22    0.65      23 M     30 M    0.22    0.40    0.03    0.03     5320     4226      453     67
   1    1     0.11   0.68   0.16    0.60    4867 K   6682 K    0.27    0.50    0.00    0.01      224       95      157     64
   2    0     0.04   0.70   0.06    0.60    2520 K   2771 K    0.09    0.33    0.01    0.01      168       92       70     66
   3    1     0.08   0.31   0.27    0.73      29 M     37 M    0.20    0.33    0.04    0.04     3808     4111        1     64
   4    0     0.06   0.34   0.16    0.60      21 M     26 M    0.20    0.42    0.04    0.05     4984     4567       39     67
   5    1     0.00   0.43   0.00    0.60      83 K    116 K    0.29    0.12    0.01    0.02      504       10        1     65
   6    0     0.03   0.74   0.04    0.60     839 K   1172 K    0.28    0.33    0.00    0.00      112       40       15     66
   7    1     0.06   0.26   0.23    0.67      30 M     36 M    0.18    0.32    0.05    0.06     3808     4034       12     64
   8    0     0.02   0.46   0.05    0.60    2784 K   3759 K    0.26    0.18    0.01    0.02      280       14       90     67
   9    1     0.00   0.25   0.00    0.60      26 K     39 K    0.32    0.07    0.02    0.03        0        0        0     64
  10    0     0.02   0.18   0.13    0.60      21 M     25 M    0.15    0.41    0.10    0.11     3696     4446        8     65
  11    1     0.05   0.65   0.07    0.60    3794 K   5887 K    0.36    0.23    0.01    0.01      168       91       74     62
  12    0     0.06   0.66   0.09    0.61    2237 K   3058 K    0.27    0.49    0.00    0.01      168       32       44     66
  13    1     0.08   0.29   0.28    0.73      32 M     38 M    0.17    0.31    0.04    0.05     4480     4142       16     63
  14    0     0.07   0.82   0.09    0.60    2172 K   3015 K    0.28    0.54    0.00    0.00      168      190       14     67
  15    1     0.06   0.73   0.08    0.60    3635 K   5416 K    0.33    0.33    0.01    0.01      112       53       97     62
  16    0     0.02   0.17   0.13    0.60      21 M     25 M    0.16    0.41    0.10    0.11     4592     5333       24     67
  17    1     0.02   0.14   0.17    0.61      29 M     33 M    0.14    0.31    0.12    0.14     2744     4006        0     64
  18    0     0.05   0.28   0.18    0.60      18 M     24 M    0.24    0.51    0.04    0.05     3920     5171      171     67
  19    1     0.04   0.63   0.06    0.61    1665 K   1960 K    0.15    0.26    0.00    0.01       56       90        1     65
  20    0     0.05   0.30   0.17    0.60      17 M     23 M    0.28    0.51    0.03    0.05     5208     5527       74     67
  21    1     0.06   0.17   0.34    0.83      49 M     58 M    0.14    0.22    0.08    0.10     4816     6740        2     65
  22    0     0.02   0.16   0.12    0.60      20 M     23 M    0.15    0.40    0.11    0.12     5432     4114        6     67
  23    1     0.03   0.14   0.20    0.63      23 M     29 M    0.19    0.42    0.08    0.10     5768     4659        0     65
  24    0     0.04   0.67   0.06    0.60    2502 K   2584 K    0.03    0.23    0.01    0.01        0       11       75     68
  25    1     0.05   0.24   0.21    0.66      26 M     32 M    0.17    0.32    0.05    0.06     3696     3578      140     64
  26    0     0.07   0.72   0.09    0.62    3444 K   4320 K    0.20    0.38    0.01    0.01      224       92      209     67
  27    1     0.03   0.15   0.21    0.64      24 M     30 M    0.19    0.41    0.08    0.10     5264     4676       17     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.41   0.11    0.61     160 M    200 M    0.20    0.43    0.02    0.03    34272    33855     1292     60
 SKT    1     0.05   0.29   0.16    0.68     260 M    317 M    0.18    0.33    0.04    0.05    35448    36285      518     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.34   0.14    0.65     420 M    517 M    0.19    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.35 %

 C1 core residency: 51.24 %; C3 core residency: 4.00 %; C6 core residency: 23.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.18 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1     7891 M   7882 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   56 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    33.53    14.79     236.40      16.02         153.77
 SKT   1    40.71    24.30     238.52      19.72         201.76
---------------------------------------------------------------------------------------------------------------
       *    74.24    39.10     474.92      35.74         183.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f14
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8059.56 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4853.91 --|
|-- Mem Ch  2: Reads (MB/s):  6832.68 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2867.09 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6832.68 --||-- NODE 1 Mem Read (MB/s) :  8059.56 --|
|-- NODE 0 Mem Write(MB/s) :  2867.09 --||-- NODE 1 Mem Write(MB/s) :  4853.91 --|
|-- NODE 0 P. Write (T/s):      85458 --||-- NODE 1 P. Write (T/s):     113710 --|
|-- NODE 0 Memory (MB/s):     9699.77 --||-- NODE 1 Memory (MB/s):    12913.47 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14892.23                --|
            |--                System Write Throughput(MB/s):       7721.00                --|
            |--               System Memory Throughput(MB/s):      22613.24                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fe9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088          12      12 M    92 M    504       0     592 K
 1     161 M         0      14 M   106 M    761 K     0     494 K
-----------------------------------------------------------------------
 *     161 M        12      27 M   198 M    762 K     0    1086 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 30.39        
Core2: 28.04        Core3: 33.78        
Core4: 30.23        Core5: 60.80        
Core6: 24.19        Core7: 32.79        
Core8: 35.03        Core9: 31.63        
Core10: 18.65        Core11: 61.54        
Core12: 29.01        Core13: 34.42        
Core14: 25.13        Core15: 35.10        
Core16: 20.59        Core17: 34.73        
Core18: 18.38        Core19: 30.45        
Core20: 18.74        Core21: 50.26        
Core22: 18.59        Core23: 34.84        
Core24: 43.51        Core25: 33.13        
Core26: 39.38        Core27: 34.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 36.11
DDR read Latency(ns)
Socket0: 378.51
Socket1: 195.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 29.64        
Core2: 28.22        Core3: 35.41        
Core4: 30.19        Core5: 50.07        
Core6: 23.44        Core7: 32.16        
Core8: 34.50        Core9: 31.93        
Core10: 18.70        Core11: 49.20        
Core12: 28.86        Core13: 35.46        
Core14: 23.37        Core15: 33.71        
Core16: 20.71        Core17: 34.42        
Core18: 18.30        Core19: 29.74        
Core20: 18.58        Core21: 50.67        
Core22: 19.16        Core23: 36.23        
Core24: 41.01        Core25: 34.72        
Core26: 38.42        Core27: 35.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 36.72
DDR read Latency(ns)
Socket0: 385.35
Socket1: 196.44
irq_total: 217971.151964377
cpu_total: 18.85
cpu_0: 26.46
cpu_1: 12.10
cpu_2: 12.10
cpu_3: 32.38
cpu_4: 21.88
cpu_5: 0.20
cpu_6: 6.25
cpu_7: 33.78
cpu_8: 0.33
cpu_9: 15.96
cpu_10: 20.61
cpu_11: 0.07
cpu_12: 10.24
cpu_13: 32.45
cpu_14: 4.92
cpu_15: 5.78
cpu_16: 29.12
cpu_17: 28.19
cpu_18: 21.94
cpu_19: 17.09
cpu_20: 20.48
cpu_21: 43.88
cpu_22: 22.27
cpu_23: 29.12
cpu_24: 5.78
cpu_25: 29.12
cpu_26: 15.43
cpu_27: 29.92
enp130s0f0_rx_packets: 70825
enp130s0f1_rx_packets: 48571
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 119396
enp130s0f0_tx_bytes: 5124550111
enp130s0f1_tx_bytes: 5123470870
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10248020981
enp130s0f0_rx_bytes: 4674512
enp130s0f1_rx_bytes: 3205714
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7880226
enp130s0f0_tx_packets: 568510
enp130s0f1_tx_packets: 568390
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1136900
enp130s0f0_rx_bytes_phy: 4957639
enp130s0f1_rx_bytes_phy: 3400125
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8357764
enp130s0f0_rx_packets_phy: 70823
enp130s0f1_rx_packets_phy: 48573
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 119396
enp130s0f0_tx_packets_phy: 568509
enp130s0f1_tx_packets_phy: 568397
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1136906
enp130s0f0_tx_bytes_phy: 5126818758
enp130s0f1_tx_bytes_phy: 5125807357
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10252626115


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.52        Core1: 29.63        
Core2: 28.15        Core3: 33.56        
Core4: 29.06        Core5: 50.13        
Core6: 22.23        Core7: 31.71        
Core8: 34.61        Core9: 31.92        
Core10: 18.78        Core11: 44.89        
Core12: 27.37        Core13: 36.19        
Core14: 23.50        Core15: 33.22        
Core16: 20.70        Core17: 34.51        
Core18: 18.05        Core19: 29.83        
Core20: 18.99        Core21: 50.10        
Core22: 18.85        Core23: 35.93        
Core24: 40.46        Core25: 34.66        
Core26: 38.33        Core27: 36.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.85
Socket1: 36.53
DDR read Latency(ns)
Socket0: 384.63
Socket1: 197.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 29.84        
Core2: 28.57        Core3: 33.96        
Core4: 29.65        Core5: 28.50        
Core6: 23.32        Core7: 33.25        
Core8: 36.82        Core9: 33.71        
Core10: 19.08        Core11: 69.63        
Core12: 27.74        Core13: 34.76        
Core14: 23.84        Core15: 35.20        
Core16: 21.32        Core17: 36.30        
Core18: 18.42        Core19: 30.57        
Core20: 18.33        Core21: 51.55        
Core22: 18.81        Core23: 35.84        
Core24: 43.81        Core25: 33.97        
Core26: 38.39        Core27: 35.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 36.92
DDR read Latency(ns)
Socket0: 385.39
Socket1: 201.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 29.52        
Core2: 28.19        Core3: 33.89        
Core4: 29.44        Core5: 43.89        
Core6: 23.37        Core7: 32.08        
Core8: 38.59        Core9: 33.75        
Core10: 18.54        Core11: 60.15        
Core12: 28.78        Core13: 36.52        
Core14: 23.34        Core15: 33.53        
Core16: 20.51        Core17: 34.99        
Core18: 18.23        Core19: 30.01        
Core20: 18.98        Core21: 51.10        
Core22: 18.44        Core23: 34.72        
Core24: 40.98        Core25: 34.13        
Core26: 38.17        Core27: 34.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.77
Socket1: 36.61
DDR read Latency(ns)
Socket0: 383.24
Socket1: 197.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 29.66        
Core2: 28.04        Core3: 35.97        
Core4: 29.13        Core5: 42.55        
Core6: 23.15        Core7: 31.49        
Core8: 39.54        Core9: 33.66        
Core10: 18.88        Core11: 60.49        
Core12: 27.81        Core13: 35.16        
Core14: 23.34        Core15: 32.85        
Core16: 21.38        Core17: 34.62        
Core18: 18.45        Core19: 29.92        
Core20: 18.65        Core21: 50.36        
Core22: 19.26        Core23: 34.70        
Core24: 40.41        Core25: 35.28        
Core26: 38.18        Core27: 35.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 36.60
DDR read Latency(ns)
Socket0: 378.30
Socket1: 196.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12681
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412856906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412866734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206438644; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206438644; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206537479; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206537479; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005465059; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4622850; Consumed Joules: 282.16; Watts: 46.99; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1182514; Consumed DRAM Joules: 18.09; DRAM Watts: 3.01
S1P0; QPIClocks: 14412726306; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412730386; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206479820; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206479820; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206375420; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206375420; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005441184; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4763277; Consumed Joules: 290.73; Watts: 48.41; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1592656; Consumed DRAM Joules: 24.37; DRAM Watts: 4.06
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 325c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.44   0.14    0.60      20 M     23 M    0.16    0.31    0.03    0.04     2408     2250      249     67
   1    1     0.08   0.67   0.12    0.60    3286 K   4790 K    0.31    0.45    0.00    0.01        0      147       20     64
   2    0     0.09   0.72   0.12    0.60    6009 K   6857 K    0.12    0.42    0.01    0.01      168      117      113     67
   3    1     0.08   0.26   0.30    0.77      30 M     37 M    0.20    0.34    0.04    0.05     5040     4366       18     64
   4    0     0.01   0.16   0.07    0.60      17 M     19 M    0.11    0.31    0.16    0.18     2520     2506        5     67
   5    1     0.04   0.67   0.06    0.60    3057 K   3233 K    0.05    0.18    0.01    0.01       56       52       75     64
   6    0     0.07   0.80   0.09    0.60    3368 K   4647 K    0.28    0.46    0.00    0.01       56      109       21     67
   7    1     0.08   0.28   0.30    0.75      30 M     38 M    0.20    0.34    0.04    0.05     3752     4280       77     63
   8    0     0.00   0.25   0.00    0.60     100 K    197 K    0.49    0.12    0.01    0.02       56       10        5     67
   9    1     0.07   0.75   0.09    0.60    3558 K   5000 K    0.29    0.42    0.01    0.01      280      163        0     63
  10    0     0.02   0.20   0.12    0.60      13 M     17 M    0.23    0.55    0.06    0.07     5600     3453        8     66
  11    1     0.01   0.60   0.01    0.61     445 K    488 K    0.09    0.19    0.01    0.01      112        8       18     63
  12    0     0.05   0.67   0.08    0.60    2520 K   3544 K    0.29    0.44    0.00    0.01      112       19       67     67
  13    1     0.07   0.25   0.28    0.73      32 M     39 M    0.18    0.33    0.05    0.06     5096     4292       66     63
  14    0     0.04   0.76   0.05    0.60    1294 K   1683 K    0.23    0.36    0.00    0.00      280       96       17     67
  15    1     0.00   0.27   0.00    0.60      25 K     37 K    0.31    0.09    0.02    0.02      168        1        0     63
  16    0     0.07   0.39   0.19    0.61      18 M     25 M    0.27    0.48    0.02    0.03     6664     3976      200     67
  17    1     0.03   0.14   0.20    0.63      30 M     35 M    0.15    0.33    0.11    0.13     4256     4479        2     64
  18    0     0.03   0.20   0.14    0.60      10 M     15 M    0.30    0.63    0.04    0.05     4704     4267       16     68
  19    1     0.10   0.74   0.14    0.60    6031 K   7283 K    0.17    0.47    0.01    0.01      224      148      164     63
  20    0     0.03   0.20   0.13    0.60      10 M     15 M    0.31    0.63    0.04    0.06     7056     4223        9     68
  21    1     0.10   0.20   0.53    1.06      54 M     64 M    0.16    0.22    0.05    0.06     4536     7261      117     64
  22    0     0.02   0.18   0.09    0.60      17 M     20 M    0.15    0.38    0.11    0.13     3752     2686        9     68
  23    1     0.03   0.13   0.22    0.66      26 M     32 M    0.18    0.38    0.10    0.12     4536     4752        3     65
  24    0     0.04   0.65   0.06    0.61    3120 K   3193 K    0.02    0.19    0.01    0.01       56       12       89     68
  25    1     0.02   0.14   0.15    0.63      25 M     29 M    0.13    0.25    0.12    0.14     2912     3177       45     65
  26    0     0.09   0.68   0.13    0.60    7216 K   8025 K    0.10    0.37    0.01    0.01      392       33      497     67
  27    1     0.03   0.15   0.24    0.69      26 M     32 M    0.20    0.40    0.07    0.09     4648     4686        7     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.04   0.44   0.10    0.60     131 M    165 M    0.20    0.47    0.02    0.03    33824    23757     1305     60
 SKT    1     0.05   0.28   0.19    0.73     272 M    331 M    0.18    0.33    0.04    0.04    35616    37812      612     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.34   0.15    0.68     404 M    496 M    0.19    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   41 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.41 %

 C1 core residency: 47.77 %; C3 core residency: 0.76 %; C6 core residency: 30.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1     7869 M   7854 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    29.34    11.35     237.65      15.01         144.08
 SKT   1    43.25    26.00     243.02      20.38         216.54
---------------------------------------------------------------------------------------------------------------
       *    72.59    37.35     480.67      35.39         193.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 333f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8331.93 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5073.66 --|
|-- Mem Ch  2: Reads (MB/s):  5896.62 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2082.59 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5896.62 --||-- NODE 1 Mem Read (MB/s) :  8331.93 --|
|-- NODE 0 Mem Write(MB/s) :  2082.59 --||-- NODE 1 Mem Write(MB/s) :  5073.66 --|
|-- NODE 0 P. Write (T/s):      70055 --||-- NODE 1 P. Write (T/s):     119109 --|
|-- NODE 0 Memory (MB/s):     7979.21 --||-- NODE 1 Memory (MB/s):    13405.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14228.56                --|
            |--                System Write Throughput(MB/s):       7156.25                --|
            |--               System Memory Throughput(MB/s):      21384.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3414
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8916           0      15 M    94 M    504       0     610 K
 1     163 M        12      17 M   108 M    855 K     0     456 K
-----------------------------------------------------------------------
 *     163 M        12      33 M   202 M    856 K     0    1067 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.66        Core1: 37.67        
Core2: 37.72        Core3: 29.64        
Core4: 21.08        Core5: 37.44        
Core6: 24.51        Core7: 28.82        
Core8: 35.96        Core9: 44.87        
Core10: 23.33        Core11: 59.44        
Core12: 34.60        Core13: 49.14        
Core14: 36.34        Core15: 37.38        
Core16: 33.98        Core17: 30.29        
Core18: 23.10        Core19: 38.21        
Core20: 22.30        Core21: 48.45        
Core22: 22.36        Core23: 31.80        
Core24: 35.17        Core25: 29.69        
Core26: 41.15        Core27: 30.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.46
Socket1: 34.43
DDR read Latency(ns)
Socket0: 309.18
Socket1: 215.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.87        Core1: 35.74        
Core2: 36.33        Core3: 29.85        
Core4: 21.54        Core5: 35.81        
Core6: 24.27        Core7: 27.65        
Core8: 41.16        Core9: 43.34        
Core10: 22.57        Core11: 53.17        
Core12: 42.86        Core13: 50.57        
Core14: 34.00        Core15: 36.43        
Core16: 34.62        Core17: 30.81        
Core18: 22.44        Core19: 36.45        
Core20: 23.20        Core21: 48.64        
Core22: 22.35        Core23: 33.65        
Core24: 33.83        Core25: 29.84        
Core26: 39.39        Core27: 29.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.34
Socket1: 34.60
DDR read Latency(ns)
Socket0: 308.39
Socket1: 215.34
irq_total: 224309.260871436
cpu_total: 19.09
cpu_0: 29.65
cpu_1: 7.18
cpu_2: 6.32
cpu_3: 36.30
cpu_4: 24.60
cpu_5: 8.05
cpu_6: 10.44
cpu_7: 35.84
cpu_8: 0.27
cpu_9: 1.73
cpu_10: 19.35
cpu_11: 0.53
cpu_12: 0.13
cpu_13: 28.66
cpu_14: 5.39
cpu_15: 15.23
cpu_16: 17.02
cpu_17: 36.44
cpu_18: 28.79
cpu_19: 12.37
cpu_20: 27.73
cpu_21: 39.23
cpu_22: 26.40
cpu_23: 32.25
cpu_24: 11.44
cpu_25: 31.25
cpu_26: 6.38
cpu_27: 35.44
enp130s0f0_tx_bytes_phy: 5131582872
enp130s0f1_tx_bytes_phy: 5132864533
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10264447405
enp130s0f0_tx_packets_phy: 569037
enp130s0f1_tx_packets_phy: 569180
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1138217
enp130s0f0_rx_packets: 67380
enp130s0f1_rx_packets: 86522
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 153902
enp130s0f0_rx_bytes_phy: 4716582
enp130s0f1_rx_bytes_phy: 6056930
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 10773512
enp130s0f0_tx_bytes: 5129256011
enp130s0f1_tx_bytes: 5130512331
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10259768342
enp130s0f0_rx_bytes: 4447142
enp130s0f1_rx_bytes: 5710486
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 10157628
enp130s0f0_tx_packets: 569032
enp130s0f1_tx_packets: 569171
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1138203
enp130s0f0_rx_packets_phy: 67379
enp130s0f1_rx_packets_phy: 86527
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 153906


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.05        Core1: 38.53        
Core2: 36.28        Core3: 29.78        
Core4: 21.21        Core5: 36.54        
Core6: 24.97        Core7: 27.53        
Core8: 37.38        Core9: 40.94        
Core10: 22.10        Core11: 60.29        
Core12: 32.45        Core13: 49.41        
Core14: 33.84        Core15: 36.23        
Core16: 33.47        Core17: 30.29        
Core18: 22.19        Core19: 36.75        
Core20: 23.19        Core21: 48.43        
Core22: 22.63        Core23: 30.51        
Core24: 34.17        Core25: 29.57        
Core26: 39.51        Core27: 29.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.21
Socket1: 34.05
DDR read Latency(ns)
Socket0: 308.06
Socket1: 212.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.45        Core1: 36.54        
Core2: 36.94        Core3: 29.53        
Core4: 21.28        Core5: 35.49        
Core6: 25.21        Core7: 28.71        
Core8: 37.22        Core9: 41.45        
Core10: 22.41        Core11: 56.63        
Core12: 44.99        Core13: 49.69        
Core14: 33.26        Core15: 37.41        
Core16: 32.99        Core17: 29.39        
Core18: 22.25        Core19: 36.53        
Core20: 23.03        Core21: 48.86        
Core22: 21.38        Core23: 32.49        
Core24: 34.39        Core25: 29.70        
Core26: 40.70        Core27: 30.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.10
Socket1: 34.37
DDR read Latency(ns)
Socket0: 313.25
Socket1: 211.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 38.73        
Core2: 35.15        Core3: 26.38        
Core4: 26.73        Core5: 34.50        
Core6: 25.00        Core7: 25.90        
Core8: 37.79        Core9: 43.62        
Core10: 17.43        Core11: 50.47        
Core12: 23.56        Core13: 46.18        
Core14: 34.84        Core15: 36.56        
Core16: 26.84        Core17: 29.58        
Core18: 20.49        Core19: 36.50        
Core20: 20.19        Core21: 51.53        
Core22: 19.96        Core23: 35.42        
Core24: 34.99        Core25: 32.84        
Core26: 38.72        Core27: 34.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.38
Socket1: 34.89
DDR read Latency(ns)
Socket0: 376.67
Socket1: 200.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 37.73        
Core2: 37.22        Core3: 35.35        
Core4: 29.39        Core5: 35.33        
Core6: 25.60        Core7: 32.24        
Core8: 36.69        Core9: 42.77        
Core10: 19.77        Core11: 63.63        
Core12: 21.83        Core13: 35.42        
Core14: 33.45        Core15: 36.96        
Core16: 19.58        Core17: 35.87        
Core18: 20.83        Core19: 37.90        
Core20: 20.83        Core21: 54.39        
Core22: 20.45        Core23: 39.29        
Core24: 36.90        Core25: 35.95        
Core26: 40.91        Core27: 36.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 38.21
DDR read Latency(ns)
Socket0: 387.30
Socket1: 202.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13748
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418236842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418244714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209125870; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209125870; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209216327; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209216327; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007702719; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4637109; Consumed Joules: 283.03; Watts: 47.11; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1178773; Consumed DRAM Joules: 18.04; DRAM Watts: 3.00
S1P0; QPIClocks: 14418318930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418322902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209275830; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209275830; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209168117; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209168117; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007746090; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4757530; Consumed Joules: 290.38; Watts: 48.33; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1587827; Consumed DRAM Joules: 24.29; DRAM Watts: 4.04
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3686
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.42   0.24    0.68      24 M     32 M    0.23    0.40    0.02    0.03     5600     4329      255     67
   1    1     0.04   0.62   0.07    0.60    2258 K   2882 K    0.22    0.26    0.01    0.01      112       62       25     64
   2    0     0.04   0.66   0.06    0.60    2938 K   3008 K    0.02    0.26    0.01    0.01        0       60      130     66
   3    1     0.06   0.25   0.25    0.70      29 M     35 M    0.18    0.31    0.05    0.06     4872     4338       56     64
   4    0     0.05   0.30   0.15    0.60      22 M     26 M    0.18    0.40    0.05    0.06     4480     4520       94     67
   5    1     0.05   0.68   0.07    0.60    2748 K   4672 K    0.41    0.21    0.01    0.01      280       51       67     64
   6    0     0.06   0.75   0.08    0.60    3342 K   4296 K    0.22    0.45    0.01    0.01      448      130       84     67
   7    1     0.07   0.27   0.24    0.68      28 M     35 M    0.20    0.32    0.04    0.05     3024     4136       21     63
   8    0     0.00   0.23   0.00    0.60      83 K    139 K    0.40    0.08    0.02    0.03        0        9        3     67
   9    1     0.04   0.65   0.06    0.61    2682 K   2838 K    0.05    0.17    0.01    0.01      224      141       96     63
  10    0     0.04   0.27   0.16    0.60      23 M     29 M    0.19    0.38    0.05    0.07     3920     4380       11     66
  11    1     0.00   0.23   0.00    0.60      27 K     38 K    0.29    0.08    0.02    0.03        0        1        1     63
  12    0     0.04   0.71   0.05    0.60    1730 K   1928 K    0.10    0.24    0.00    0.01       56       69       41     67
  13    1     0.07   0.28   0.26    0.72      31 M     37 M    0.17    0.31    0.04    0.05     4312     4429      102     63
  14    0     0.04   0.68   0.06    0.61    2306 K   2543 K    0.09    0.24    0.01    0.01      112       95       53     66
  15    1     0.09   0.71   0.12    0.60    6944 K   7619 K    0.09    0.36    0.01    0.01      392      186       80     63
  16    0     0.04   0.26   0.16    0.60      23 M     28 M    0.20    0.39    0.06    0.07     5152     5222       90     66
  17    1     0.06   0.25   0.23    0.66      31 M     37 M    0.17    0.30    0.06    0.07     3864     4598       30     63
  18    0     0.07   0.35   0.21    0.63      22 M     29 M    0.22    0.43    0.03    0.04     4200     5178      287     67
  19    1     0.07   0.68   0.10    0.60    4726 K   5259 K    0.10    0.35    0.01    0.01      336      132      109     64
  20    0     0.06   0.33   0.19    0.61      22 M     28 M    0.22    0.43    0.04    0.05     6048     5460      277     67
  21    1     0.06   0.18   0.31    0.78      45 M     53 M    0.14    0.21    0.08    0.10     4648     6400       61     65
  22    0     0.06   0.32   0.19    0.60      21 M     27 M    0.21    0.45    0.04    0.05     3808     4537      255     67
  23    1     0.03   0.14   0.21    0.65      26 M     31 M    0.17    0.36    0.09    0.11     5936     4726        7     65
  24    0     0.06   0.71   0.08    0.60    3385 K   3640 K    0.07    0.39    0.01    0.01      168       42      154     68
  25    1     0.03   0.14   0.19    0.62      23 M     28 M    0.18    0.39    0.09    0.11     3192     4240        2     64
  26    0     0.03   0.68   0.05    0.60    2263 K   2326 K    0.03    0.21    0.01    0.01       56        6      196     67
  27    1     0.05   0.20   0.24    0.69      27 M     34 M    0.19    0.35    0.06    0.07     4200     4517        2     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.41   0.12    0.62     175 M    219 M    0.20    0.40    0.03    0.03    34048    34037     1930     60
 SKT    1     0.05   0.30   0.17    0.67     263 M    318 M    0.17    0.31    0.04    0.05    35392    37957      659     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.35   0.14    0.65     439 M    537 M    0.18    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   40 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.20 %

 C1 core residency: 58.56 %; C3 core residency: 6.03 %; C6 core residency: 13.21 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1     8481 M   8469 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.04    15.69     236.94      16.29         158.55
 SKT   1    41.52    24.49     240.49      19.78         207.91
---------------------------------------------------------------------------------------------------------------
       *    75.56    40.19     477.43      36.08         188.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3770
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8444.95 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5153.48 --|
|-- Mem Ch  2: Reads (MB/s):  6043.88 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2223.87 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6043.88 --||-- NODE 1 Mem Read (MB/s) :  8444.95 --|
|-- NODE 0 Mem Write(MB/s) :  2223.87 --||-- NODE 1 Mem Write(MB/s) :  5153.48 --|
|-- NODE 0 P. Write (T/s):      73234 --||-- NODE 1 P. Write (T/s):     123788 --|
|-- NODE 0 Memory (MB/s):     8267.75 --||-- NODE 1 Memory (MB/s):    13598.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14488.83                --|
            |--                System Write Throughput(MB/s):       7377.35                --|
            |--               System Memory Throughput(MB/s):      21866.19                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3845
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8568          48      11 M    81 M    252       0     555 K
 1     161 M        24      17 M   110 M    706 K     0     458 K
-----------------------------------------------------------------------
 *     161 M        72      29 M   192 M    706 K     0    1014 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.72        Core1: 34.79        
Core2: 34.73        Core3: 30.76        
Core4: 20.68        Core5: 32.13        
Core6: 27.19        Core7: 32.45        
Core8: 41.44        Core9: 33.05        
Core10: 28.95        Core11: 32.77        
Core12: 25.34        Core13: 32.22        
Core14: 34.81        Core15: 36.04        
Core16: 27.85        Core17: 31.89        
Core18: 18.20        Core19: 29.39        
Core20: 17.91        Core21: 50.95        
Core22: 17.85        Core23: 35.23        
Core24: 39.89        Core25: 33.71        
Core26: 42.06        Core27: 37.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.51
Socket1: 35.68
DDR read Latency(ns)
Socket0: 391.62
Socket1: 198.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.87        Core1: 32.36        
Core2: 30.93        Core3: 30.10        
Core4: 28.51        Core5: 31.45        
Core6: 26.69        Core7: 30.92        
Core8: 41.30        Core9: 32.05        
Core10: 22.57        Core11: 31.79        
Core12: 24.03        Core13: 33.64        
Core14: 32.69        Core15: 35.26        
Core16: 21.31        Core17: 34.33        
Core18: 17.56        Core19: 28.25        
Core20: 18.32        Core21: 51.64        
Core22: 17.60        Core23: 35.72        
Core24: 38.08        Core25: 34.17        
Core26: 39.62        Core27: 35.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.74
Socket1: 35.84
DDR read Latency(ns)
Socket0: 395.91
Socket1: 200.50
irq_total: 208297.455956808
cpu_total: 18.18
cpu_0: 21.14
cpu_1: 6.85
cpu_2: 7.98
cpu_3: 36.50
cpu_4: 27.06
cpu_5: 5.12
cpu_6: 2.86
cpu_7: 30.45
cpu_8: 0.13
cpu_9: 10.84
cpu_10: 21.34
cpu_11: 4.39
cpu_12: 4.92
cpu_13: 33.44
cpu_14: 5.92
cpu_15: 16.22
cpu_16: 17.02
cpu_17: 30.19
cpu_18: 18.55
cpu_19: 5.05
cpu_20: 21.14
cpu_21: 45.01
cpu_22: 20.21
cpu_23: 32.71
cpu_24: 9.04
cpu_25: 33.91
cpu_26: 6.05
cpu_27: 34.77
enp130s0f0_rx_bytes_phy: 3406739
enp130s0f1_rx_bytes_phy: 4272850
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7679589
enp130s0f0_rx_packets_phy: 48667
enp130s0f1_rx_packets_phy: 61040
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 109707
enp130s0f0_rx_bytes: 3212103
enp130s0f1_rx_bytes: 4028705
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7240808
enp130s0f0_tx_bytes_phy: 5093111035
enp130s0f1_tx_bytes_phy: 5092203629
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10185314664
enp130s0f0_rx_packets: 48668
enp130s0f1_rx_packets: 61040
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 109708
enp130s0f0_tx_packets_phy: 564771
enp130s0f1_tx_packets_phy: 564671
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1129442
enp130s0f0_tx_bytes: 5090852942
enp130s0f1_tx_bytes: 5090107398
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10180960340
enp130s0f0_tx_packets: 564771
enp130s0f1_tx_packets: 564689
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1129460


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 31.87        
Core2: 24.67        Core3: 31.91        
Core4: 30.75        Core5: 31.94        
Core6: 27.95        Core7: 32.95        
Core8: 34.56        Core9: 32.56        
Core10: 20.59        Core11: 31.35        
Core12: 22.32        Core13: 33.71        
Core14: 33.28        Core15: 35.44        
Core16: 19.93        Core17: 34.67        
Core18: 18.93        Core19: 26.67        
Core20: 19.20        Core21: 49.39        
Core22: 19.06        Core23: 33.39        
Core24: 42.94        Core25: 32.42        
Core26: 40.19        Core27: 34.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 35.50
DDR read Latency(ns)
Socket0: 357.39
Socket1: 199.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.61        Core1: 33.30        
Core2: 32.11        Core3: 33.20        
Core4: 29.77        Core5: 32.16        
Core6: 28.37        Core7: 33.96        
Core8: 41.43        Core9: 32.96        
Core10: 20.06        Core11: 30.80        
Core12: 22.83        Core13: 33.48        
Core14: 32.74        Core15: 36.61        
Core16: 19.45        Core17: 34.58        
Core18: 18.77        Core19: 28.21        
Core20: 19.76        Core21: 48.46        
Core22: 18.34        Core23: 33.21        
Core24: 39.84        Core25: 31.82        
Core26: 41.52        Core27: 34.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.78
Socket1: 35.56
DDR read Latency(ns)
Socket0: 359.07
Socket1: 202.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.24        Core1: 32.53        
Core2: 30.78        Core3: 32.49        
Core4: 30.13        Core5: 32.45        
Core6: 27.14        Core7: 33.03        
Core8: 44.33        Core9: 33.06        
Core10: 20.58        Core11: 31.10        
Core12: 22.87        Core13: 35.12        
Core14: 32.59        Core15: 35.60        
Core16: 20.01        Core17: 34.18        
Core18: 19.40        Core19: 29.98        
Core20: 19.07        Core21: 49.98        
Core22: 18.92        Core23: 33.20        
Core24: 38.38        Core25: 32.53        
Core26: 41.02        Core27: 34.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.02
Socket1: 35.79
DDR read Latency(ns)
Socket0: 356.74
Socket1: 204.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.49        Core1: 31.72        
Core2: 30.04        Core3: 32.82        
Core4: 31.65        Core5: 32.48        
Core6: 27.49        Core7: 33.21        
Core8: 45.51        Core9: 32.82        
Core10: 20.33        Core11: 31.36        
Core12: 20.25        Core13: 34.83        
Core14: 33.25        Core15: 35.57        
Core16: 18.73        Core17: 36.11        
Core18: 19.06        Core19: 27.94        
Core20: 19.31        Core21: 49.91        
Core22: 18.55        Core23: 34.10        
Core24: 38.73        Core25: 32.70        
Core26: 41.06        Core27: 33.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.00
Socket1: 36.10
DDR read Latency(ns)
Socket0: 367.01
Socket1: 202.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14820
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415662230; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415678646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207845410; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207845410; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207935876; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207935876; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006642745; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4645836; Consumed Joules: 283.56; Watts: 47.21; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1199617; Consumed DRAM Joules: 18.35; DRAM Watts: 3.06
S1P0; QPIClocks: 14415791122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415794706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208000122; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208000122; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207909229; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207909229; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006319201; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4744654; Consumed Joules: 289.59; Watts: 48.22; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1576727; Consumed DRAM Joules: 24.12; DRAM Watts: 4.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ab6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.38   0.14    0.61      21 M     25 M    0.16    0.33    0.04    0.05     3920     2770      148     67
   1    1     0.04   0.65   0.07    0.60    1526 K   2243 K    0.32    0.30    0.00    0.01      112       17       39     64
   2    0     0.04   0.70   0.06    0.60    2306 K   2504 K    0.08    0.29    0.01    0.01      168      119       63     66
   3    1     0.08   0.29   0.28    0.74      29 M     37 M    0.22    0.34    0.04    0.05     4032     4728       19     64
   4    0     0.07   0.46   0.16    0.62      21 M     26 M    0.19    0.34    0.03    0.04     4704     3398       51     67
   5    1     0.03   0.55   0.05    0.60    1259 K   3022 K    0.58    0.23    0.00    0.01      112       76        1     64
   6    0     0.04   0.75   0.06    0.60    1747 K   2147 K    0.19    0.31    0.00    0.00      112       77       13     67
   7    1     0.03   0.14   0.19    0.62      28 M     33 M    0.16    0.35    0.11    0.13     4088     4418        2     63
   8    0     0.00   0.30   0.00    0.60      45 K     68 K    0.34    0.08    0.02    0.03       56        0        1     67
   9    1     0.06   0.73   0.09    0.60    3997 K   4764 K    0.16    0.35    0.01    0.01      392      181      101     63
  10    0     0.05   0.30   0.16    0.60      18 M     24 M    0.23    0.48    0.04    0.05     3192     3779       82     66
  11    1     0.02   0.54   0.04    0.60    1218 K   2943 K    0.59    0.24    0.01    0.01      112       69       25     62
  12    0     0.06   0.77   0.08    0.60    2514 K   3342 K    0.25    0.43    0.00    0.01      112       98       16     66
  13    1     0.06   0.24   0.23    0.67      30 M     37 M    0.19    0.33    0.05    0.07     4088     4662       46     63
  14    0     0.04   0.69   0.06    0.60    2532 K   2766 K    0.08    0.25    0.01    0.01      168      131       13     67
  15    1     0.09   0.74   0.13    0.60    7401 K   8069 K    0.08    0.38    0.01    0.01      280       59      502     62
  16    0     0.02   0.18   0.13    0.60      16 M     20 M    0.20    0.51    0.07    0.09     6048     4556       12     67
  17    1     0.02   0.13   0.18    0.62      30 M     35 M    0.14    0.33    0.13    0.15     3752     4624        1     63
  18    0     0.06   0.34   0.17    0.60      16 M     22 M    0.25    0.50    0.03    0.04     5096     4384      117     68
  19    1     0.04   0.72   0.05    0.60    1007 K   1490 K    0.32    0.32    0.00    0.00      280       51        1     64
  20    0     0.03   0.20   0.13    0.60      15 M     20 M    0.23    0.51    0.06    0.07     4200     4551       26     68
  21    1     0.10   0.23   0.42    0.92      49 M     58 M    0.15    0.22    0.05    0.06     4592     6390      273     64
  22    0     0.02   0.18   0.13    0.60      15 M     19 M    0.21    0.53    0.07    0.08     5320     4254        7     68
  23    1     0.07   0.26   0.25    0.69      30 M     37 M    0.19    0.34    0.05    0.06     4200     4892      179     64
  24    0     0.04   0.68   0.06    0.61    2713 K   2789 K    0.03    0.20    0.01    0.01      280       77       16     68
  25    1     0.05   0.22   0.24    0.67      27 M     34 M    0.19    0.36    0.05    0.07     4704     4381      205     64
  26    0     0.04   0.68   0.06    0.60    2610 K   2681 K    0.03    0.21    0.01    0.01       56        2      181     67
  27    1     0.05   0.20   0.23    0.67      29 M     36 M    0.19    0.34    0.06    0.08     4144     4598       82     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.04   0.41   0.10    0.60     139 M    174 M    0.20    0.45    0.02    0.03    33432    28196      746     60
 SKT    1     0.05   0.30   0.17    0.69     273 M    334 M    0.18    0.32    0.04    0.05    34888    39146     1476     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.34   0.14    0.65     412 M    509 M    0.19    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.97 %

 C1 core residency: 56.11 %; C3 core residency: 6.32 %; C6 core residency: 16.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.53 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1     7851 M   7841 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.60    13.15     236.73      15.48         149.07
 SKT   1    42.11    25.69     241.81      20.08         206.49
---------------------------------------------------------------------------------------------------------------
       *    73.71    38.85     478.54      35.56         187.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b9c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8116.81 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4922.91 --|
|-- Mem Ch  2: Reads (MB/s):  6942.88 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  3182.92 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6942.88 --||-- NODE 1 Mem Read (MB/s) :  8116.81 --|
|-- NODE 0 Mem Write(MB/s) :  3182.92 --||-- NODE 1 Mem Write(MB/s) :  4922.91 --|
|-- NODE 0 P. Write (T/s):      88542 --||-- NODE 1 P. Write (T/s):     118330 --|
|-- NODE 0 Memory (MB/s):    10125.79 --||-- NODE 1 Memory (MB/s):    13039.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15059.69                --|
            |--                System Write Throughput(MB/s):       8105.83                --|
            |--               System Memory Throughput(MB/s):      23165.52                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c71
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8712          36      12 M    91 M     12       0     585 K
 1     161 M         0      15 M   105 M    734 K     0     472 K
-----------------------------------------------------------------------
 *     161 M        36      28 M   196 M    734 K     0    1057 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.87        Core1: 32.78        
Core2: 33.91        Core3: 32.16        
Core4: 26.70        Core5: 48.26        
Core6: 32.12        Core7: 35.45        
Core8: 44.42        Core9: 33.85        
Core10: 24.59        Core11: 36.56        
Core12: 33.80        Core13: 33.44        
Core14: 31.94        Core15: 30.15        
Core16: 27.51        Core17: 33.40        
Core18: 22.70        Core19: 38.10        
Core20: 22.35        Core21: 46.96        
Core22: 23.54        Core23: 29.35        
Core24: 34.46        Core25: 27.48        
Core26: 28.49        Core27: 29.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.05
Socket1: 33.83
DDR read Latency(ns)
Socket0: 279.71
Socket1: 213.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.98        Core1: 33.11        
Core2: 32.06        Core3: 32.44        
Core4: 27.15        Core5: 50.83        
Core6: 31.47        Core7: 36.63        
Core8: 49.08        Core9: 37.48        
Core10: 25.29        Core11: 37.74        
Core12: 31.12        Core13: 36.57        
Core14: 31.20        Core15: 31.38        
Core16: 27.36        Core17: 33.19        
Core18: 21.84        Core19: 37.13        
Core20: 22.74        Core21: 47.73        
Core22: 22.11        Core23: 29.44        
Core24: 34.86        Core25: 28.63        
Core26: 29.11        Core27: 30.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.77
Socket1: 34.67
DDR read Latency(ns)
Socket0: 286.23
Socket1: 211.65
irq_total: 211565.746842249
cpu_total: 18.47
cpu_0: 29.70
cpu_1: 6.78
cpu_2: 5.71
cpu_3: 36.08
cpu_4: 24.85
cpu_5: 0.20
cpu_6: 4.98
cpu_7: 30.17
cpu_8: 0.07
cpu_9: 5.32
cpu_10: 29.63
cpu_11: 5.38
cpu_12: 4.92
cpu_13: 33.75
cpu_14: 14.88
cpu_15: 5.45
cpu_16: 24.45
cpu_17: 25.85
cpu_18: 26.18
cpu_19: 5.05
cpu_20: 22.86
cpu_21: 40.33
cpu_22: 22.99
cpu_23: 28.57
cpu_24: 10.70
cpu_25: 31.10
cpu_26: 12.03
cpu_27: 28.84
enp130s0f0_rx_packets: 49605
enp130s0f1_rx_packets: 66610
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 116215
enp130s0f0_tx_bytes: 5113842192
enp130s0f1_tx_bytes: 5113230598
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10227072790
enp130s0f0_tx_packets: 567322
enp130s0f1_tx_packets: 567254
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1134576
enp130s0f0_tx_bytes_phy: 5116118919
enp130s0f1_tx_bytes_phy: 5115502013
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10231620932
enp130s0f0_rx_packets_phy: 49604
enp130s0f1_rx_packets_phy: 66611
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 116215
enp130s0f0_tx_packets_phy: 567323
enp130s0f1_tx_packets_phy: 567254
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1134577
enp130s0f0_rx_bytes: 3273948
enp130s0f1_rx_bytes: 4396298
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7670246
enp130s0f0_rx_bytes_phy: 3472308
enp130s0f1_rx_bytes_phy: 4662792
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8135100


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.00        Core1: 32.80        
Core2: 31.74        Core3: 33.18        
Core4: 25.21        Core5: 54.39        
Core6: 31.14        Core7: 35.62        
Core8: 39.74        Core9: 37.29        
Core10: 25.13        Core11: 34.69        
Core12: 30.63        Core13: 36.20        
Core14: 30.84        Core15: 30.65        
Core16: 26.47        Core17: 35.65        
Core18: 22.33        Core19: 36.88        
Core20: 23.13        Core21: 47.49        
Core22: 21.92        Core23: 29.39        
Core24: 35.73        Core25: 29.06        
Core26: 25.65        Core27: 30.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.60
Socket1: 34.88
DDR read Latency(ns)
Socket0: 283.27
Socket1: 211.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.54        Core1: 33.24        
Core2: 32.39        Core3: 32.48        
Core4: 25.69        Core5: 47.87        
Core6: 31.47        Core7: 33.59        
Core8: 44.20        Core9: 38.11        
Core10: 24.01        Core11: 36.45        
Core12: 33.43        Core13: 33.69        
Core14: 31.14        Core15: 32.73        
Core16: 26.08        Core17: 34.91        
Core18: 22.05        Core19: 36.24        
Core20: 21.87        Core21: 48.24        
Core22: 22.54        Core23: 29.23        
Core24: 36.21        Core25: 28.24        
Core26: 28.26        Core27: 29.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.31
Socket1: 34.11
DDR read Latency(ns)
Socket0: 279.96
Socket1: 207.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.09        Core1: 32.06        
Core2: 33.03        Core3: 31.95        
Core4: 25.17        Core5: 51.47        
Core6: 31.45        Core7: 35.64        
Core8: 44.83        Core9: 37.42        
Core10: 24.82        Core11: 37.58        
Core12: 31.12        Core13: 36.22        
Core14: 30.84        Core15: 32.30        
Core16: 25.59        Core17: 35.25        
Core18: 22.32        Core19: 39.20        
Core20: 21.69        Core21: 47.78        
Core22: 22.23        Core23: 30.05        
Core24: 34.35        Core25: 27.87        
Core26: 28.25        Core27: 30.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.20
Socket1: 34.66
DDR read Latency(ns)
Socket0: 284.11
Socket1: 211.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.52        Core1: 31.90        
Core2: 31.91        Core3: 31.42        
Core4: 25.92        Core5: 50.12        
Core6: 31.25        Core7: 35.92        
Core8: 44.22        Core9: 36.25        
Core10: 24.72        Core11: 38.58        
Core12: 31.05        Core13: 34.82        
Core14: 31.15        Core15: 35.95        
Core16: 27.45        Core17: 34.53        
Core18: 21.65        Core19: 36.38        
Core20: 22.40        Core21: 47.48        
Core22: 22.36        Core23: 29.80        
Core24: 35.83        Core25: 29.24        
Core26: 28.42        Core27: 29.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.58
Socket1: 34.45
DDR read Latency(ns)
Socket0: 285.25
Socket1: 209.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15889
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415954122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415969426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207989306; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207989306; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208112063; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208112063; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006789478; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4662723; Consumed Joules: 284.59; Watts: 47.38; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1298414; Consumed DRAM Joules: 19.87; DRAM Watts: 3.31
S1P0; QPIClocks: 14416144330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416151202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208187283; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208187283; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208085186; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208085186; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006868292; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4670340; Consumed Joules: 285.05; Watts: 47.46; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1517883; Consumed DRAM Joules: 23.22; DRAM Watts: 3.87
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ee2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.38   0.21    0.65      23 M     30 M    0.24    0.40    0.03    0.04     4368     3853      152     67
   1    1     0.05   0.65   0.07    0.60    1638 K   2519 K    0.35    0.31    0.00    0.01      280       52       20     64
   2    0     0.04   0.69   0.06    0.60    2332 K   2562 K    0.09    0.29    0.01    0.01      728      111       68     66
   3    1     0.11   0.35   0.31    0.78      29 M     38 M    0.23    0.33    0.03    0.04     3808     4678        4     64
   4    0     0.06   0.33   0.18    0.61      21 M     27 M    0.21    0.41    0.04    0.05     3192     4075       29     67
   5    1     0.00   0.29   0.00    0.60      65 K    100 K    0.35    0.08    0.02    0.03       56        9        5     64
   6    0     0.04   0.72   0.05    0.60    1638 K   1891 K    0.13    0.26    0.00    0.01      112       54       11     67
   7    1     0.05   0.23   0.21    0.64      28 M     34 M    0.19    0.32    0.06    0.07     3472     4294        1     63
   8    0     0.00   0.29   0.00    0.60      38 K     56 K    0.33    0.09    0.02    0.02        0        1        2     67
   9    1     0.04   0.69   0.05    0.60    2254 K   2393 K    0.06    0.24    0.01    0.01      112      135      111     63
  10    0     0.10   0.45   0.21    0.64      25 M     32 M    0.21    0.39    0.03    0.03     3864     4348       28     65
  11    1     0.02   0.48   0.05    0.60    2142 K   3367 K    0.36    0.20    0.01    0.01      112      110        1     63
  12    0     0.04   0.73   0.05    0.60    1690 K   1902 K    0.11    0.24    0.00    0.01      224       91       10     67
  13    1     0.07   0.27   0.27    0.71      31 M     37 M    0.17    0.31    0.04    0.05     5152     4597      231     63
  14    0     0.09   0.73   0.12    0.60    5184 K   6232 K    0.17    0.47    0.01    0.01      112      122      248     66
  15    1     0.04   0.67   0.06    0.60    2976 K   3151 K    0.06    0.19    0.01    0.01      168       31      425     63
  16    0     0.04   0.26   0.16    0.60      23 M     29 M    0.19    0.38    0.06    0.07     4648     4582       20     67
  17    1     0.02   0.13   0.16    0.60      29 M     33 M    0.13    0.31    0.14    0.16     4200     4606        1     64
  18    0     0.05   0.30   0.17    0.60      19 M     25 M    0.25    0.46    0.04    0.05     5152     4403      116     67
  19    1     0.04   0.68   0.05    0.60    1951 K   2240 K    0.13    0.25    0.01    0.01      168      104        1     65
  20    0     0.03   0.18   0.14    0.60      18 M     23 M    0.20    0.46    0.08    0.09     5264     4835       11     68
  21    1     0.08   0.22   0.35    0.83      48 M     56 M    0.14    0.22    0.06    0.08     4144     6556      187     64
  22    0     0.03   0.18   0.14    0.60      18 M     23 M    0.20    0.47    0.07    0.09     4984     4642        9     68
  23    1     0.03   0.15   0.18    0.61      25 M     31 M    0.17    0.38    0.09    0.11     4536     4809        1     65
  24    0     0.07   0.69   0.10    0.60    4131 K   4768 K    0.13    0.42    0.01    0.01      168       75      134     68
  25    1     0.05   0.22   0.21    0.64      26 M     33 M    0.20    0.37    0.06    0.07     4424     4512       96     64
  26    0     0.08   0.85   0.10    0.60    3380 K   4387 K    0.23    0.40    0.00    0.01      336      104      292     67
  27    1     0.02   0.14   0.18    0.61      26 M     31 M    0.16    0.38    0.10    0.13     5544     4665        3     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.43   0.12    0.61     169 M    214 M    0.21    0.42    0.02    0.03    33152    31296     1130     60
 SKT    1     0.04   0.28   0.15    0.68     257 M    310 M    0.17    0.32    0.04    0.05    36176    39158     1087     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.35   0.14    0.65     426 M    525 M    0.19    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.33 %

 C1 core residency: 54.83 %; C3 core residency: 3.99 %; C6 core residency: 19.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1     7967 M   7941 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.47    15.81     237.38      16.38         162.31
 SKT   1    40.51    24.62     238.00      19.70         200.24
---------------------------------------------------------------------------------------------------------------
       *    74.98    40.42     475.38      36.08         185.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fc7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7996.13 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4891.70 --|
|-- Mem Ch  2: Reads (MB/s):  6867.61 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  2740.90 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6867.61 --||-- NODE 1 Mem Read (MB/s) :  7996.13 --|
|-- NODE 0 Mem Write(MB/s) :  2740.90 --||-- NODE 1 Mem Write(MB/s) :  4891.70 --|
|-- NODE 0 P. Write (T/s):      86754 --||-- NODE 1 P. Write (T/s):     116412 --|
|-- NODE 0 Memory (MB/s):     9608.51 --||-- NODE 1 Memory (MB/s):    12887.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14863.74                --|
            |--                System Write Throughput(MB/s):       7632.60                --|
            |--               System Memory Throughput(MB/s):      22496.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 409e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820          60      13 M    91 M    252       0     515 K
 1     162 M         0      16 M   104 M    719 K     0     497 K
-----------------------------------------------------------------------
 *     162 M        60      30 M   195 M    719 K     0    1012 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.25        Core1: 34.93        
Core2: 38.40        Core3: 34.73        
Core4: 24.72        Core5: 45.29        
Core6: 24.94        Core7: 34.35        
Core8: 34.12        Core9: 35.43        
Core10: 25.12        Core11: 37.09        
Core12: 36.23        Core13: 35.21        
Core14: 32.75        Core15: 32.19        
Core16: 24.74        Core17: 35.06        
Core18: 21.30        Core19: 35.91        
Core20: 21.50        Core21: 46.95        
Core22: 22.35        Core23: 31.41        
Core24: 37.65        Core25: 28.41        
Core26: 37.60        Core27: 29.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.23
Socket1: 34.72
DDR read Latency(ns)
Socket0: 278.74
Socket1: 202.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.93        Core1: 35.56        
Core2: 39.92        Core3: 34.08        
Core4: 24.45        Core5: 46.53        
Core6: 22.44        Core7: 33.83        
Core8: 33.97        Core9: 34.88        
Core10: 25.52        Core11: 37.89        
Core12: 35.25        Core13: 36.36        
Core14: 32.01        Core15: 33.52        
Core16: 24.91        Core17: 35.04        
Core18: 21.09        Core19: 36.41        
Core20: 22.28        Core21: 47.25        
Core22: 22.25        Core23: 29.90        
Core24: 30.75        Core25: 29.55        
Core26: 36.80        Core27: 29.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.33
Socket1: 34.66
DDR read Latency(ns)
Socket0: 287.01
Socket1: 203.29
irq_total: 222134.263740031
cpu_total: 18.70
cpu_0: 31.05
cpu_1: 7.45
cpu_2: 6.25
cpu_3: 32.31
cpu_4: 30.25
cpu_5: 0.13
cpu_6: 13.03
cpu_7: 27.66
cpu_8: 6.18
cpu_9: 10.17
cpu_10: 20.74
cpu_11: 7.31
cpu_12: 7.45
cpu_13: 29.99
cpu_14: 5.78
cpu_15: 5.05
cpu_16: 15.69
cpu_17: 32.98
cpu_18: 21.54
cpu_19: 5.52
cpu_20: 22.34
cpu_21: 41.22
cpu_22: 22.54
cpu_23: 32.31
cpu_24: 14.49
cpu_25: 31.32
cpu_26: 11.24
cpu_27: 31.72
enp130s0f0_tx_bytes: 5223521069
enp130s0f1_tx_bytes: 5223259395
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10446780464
enp130s0f0_rx_bytes_phy: 3921698
enp130s0f1_rx_bytes_phy: 4390503
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 8312201
enp130s0f0_tx_packets_phy: 579473
enp130s0f1_tx_packets_phy: 579456
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1158929
enp130s0f0_tx_packets: 579489
enp130s0f1_tx_packets: 579460
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1158949
enp130s0f0_rx_bytes: 3697601
enp130s0f1_rx_bytes: 4139751
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 7837352
enp130s0f0_rx_packets_phy: 56024
enp130s0f1_rx_packets_phy: 62721
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 118745
enp130s0f0_tx_bytes_phy: 5225689003
enp130s0f1_tx_bytes_phy: 5225533484
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10451222487
enp130s0f0_rx_packets: 56024
enp130s0f1_rx_packets: 62723
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 118747


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.25        Core1: 35.85        
Core2: 37.62        Core3: 35.28        
Core4: 24.36        Core5: 41.45        
Core6: 23.19        Core7: 35.19        
Core8: 34.25        Core9: 35.62        
Core10: 25.03        Core11: 37.39        
Core12: 33.20        Core13: 37.41        
Core14: 31.74        Core15: 34.19        
Core16: 24.75        Core17: 36.50        
Core18: 21.90        Core19: 36.46        
Core20: 22.48        Core21: 45.40        
Core22: 21.30        Core23: 31.68        
Core24: 29.49        Core25: 31.68        
Core26: 36.55        Core27: 31.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.12
Socket1: 35.87
DDR read Latency(ns)
Socket0: 295.42
Socket1: 204.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.43        Core1: 36.75        
Core2: 40.97        Core3: 40.36        
Core4: 22.48        Core5: 46.39        
Core6: 22.91        Core7: 39.80        
Core8: 35.44        Core9: 36.75        
Core10: 23.94        Core11: 37.58        
Core12: 37.25        Core13: 39.80        
Core14: 31.87        Core15: 34.04        
Core16: 23.03        Core17: 40.97        
Core18: 22.49        Core19: 36.71        
Core20: 22.21        Core21: 39.15        
Core22: 22.92        Core23: 37.91        
Core24: 30.96        Core25: 36.06        
Core26: 37.92        Core27: 36.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.76
Socket1: 38.77
DDR read Latency(ns)
Socket0: 324.94
Socket1: 201.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.32        Core1: 34.48        
Core2: 36.55        Core3: 34.65        
Core4: 24.62        Core5: 42.78        
Core6: 23.20        Core7: 34.35        
Core8: 34.09        Core9: 34.76        
Core10: 25.02        Core11: 37.72        
Core12: 35.90        Core13: 35.47        
Core14: 32.54        Core15: 32.98        
Core16: 25.42        Core17: 35.19        
Core18: 21.33        Core19: 35.55        
Core20: 21.53        Core21: 46.78        
Core22: 22.53        Core23: 30.81        
Core24: 31.62        Core25: 30.06        
Core26: 36.35        Core27: 29.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.24
Socket1: 34.87
DDR read Latency(ns)
Socket0: 287.09
Socket1: 205.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.84        Core1: 35.61        
Core2: 38.75        Core3: 35.33        
Core4: 24.70        Core5: 48.40        
Core6: 23.80        Core7: 34.37        
Core8: 34.35        Core9: 35.32        
Core10: 24.83        Core11: 37.28        
Core12: 35.34        Core13: 36.86        
Core14: 32.32        Core15: 33.23        
Core16: 23.93        Core17: 36.85        
Core18: 21.55        Core19: 37.14        
Core20: 22.35        Core21: 44.48        
Core22: 22.27        Core23: 31.03        
Core24: 34.26        Core25: 31.00        
Core26: 36.05        Core27: 30.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.16
Socket1: 35.28
DDR read Latency(ns)
Socket0: 290.42
Socket1: 203.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16960
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415363326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415371334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207689544; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207689544; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207775537; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207775537; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006505318; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4647180; Consumed Joules: 283.64; Watts: 47.23; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1278970; Consumed DRAM Joules: 19.57; DRAM Watts: 3.26
S1P0; QPIClocks: 14415471078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415475870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207841373; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207841373; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207746812; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207746812; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006553123; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4699387; Consumed Joules: 286.83; Watts: 47.76; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1543994; Consumed DRAM Joules: 23.62; DRAM Watts: 3.93
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4311
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.39   0.22    0.66      24 M     30 M    0.22    0.40    0.03    0.04     4032     4154      228     67
   1    1     0.04   0.63   0.07    0.60    2214 K   2860 K    0.23    0.26    0.01    0.01      336       27       51     64
   2    0     0.04   0.67   0.06    0.60    2770 K   2850 K    0.03    0.22    0.01    0.01      224      124       68     66
   3    1     0.06   0.25   0.23    0.67      29 M     35 M    0.17    0.31    0.05    0.06     3696     4579        2     64
   4    0     0.09   0.44   0.21    0.63      22 M     29 M    0.22    0.42    0.02    0.03     4536     4226       74     67
   5    1     0.00   0.31   0.00    0.60      42 K     63 K    0.33    0.12    0.01    0.02      112        5        1     65
   6    0     0.08   0.80   0.11    0.60    3952 K   5660 K    0.30    0.45    0.00    0.01      392      213       20     67
   7    1     0.06   0.27   0.22    0.65      30 M     36 M    0.19    0.31    0.05    0.06     3360     4570      210     63
   8    0     0.03   0.55   0.06    0.60    1948 K   4132 K    0.53    0.19    0.01    0.01      112       32       64     67
   9    1     0.06   0.71   0.08    0.60    4181 K   4724 K    0.11    0.32    0.01    0.01      224      184       99     63
  10    0     0.02   0.16   0.12    0.60      22 M     26 M    0.15    0.40    0.11    0.13     4424     4221        4     66
  11    1     0.04   0.64   0.06    0.60    3582 K   5141 K    0.30    0.21    0.01    0.01      112       17      196     62
  12    0     0.06   0.74   0.08    0.60    3661 K   4183 K    0.12    0.33    0.01    0.01      168       43      109     67
  13    1     0.06   0.26   0.22    0.65      30 M     35 M    0.16    0.31    0.05    0.06     4816     4858       77     63
  14    0     0.04   0.70   0.06    0.60    2507 K   2713 K    0.08    0.24    0.01    0.01      112      160       11     66
  15    1     0.04   0.69   0.06    0.60    2370 K   2713 K    0.13    0.21    0.01    0.01      224       43      171     63
  16    0     0.02   0.16   0.12    0.60      21 M     25 M    0.15    0.41    0.11    0.13     4984     4805       21     67
  17    1     0.05   0.23   0.22    0.65      30 M     37 M    0.17    0.30    0.06    0.07     4312     4810      116     63
  18    0     0.02   0.17   0.14    0.60      18 M     23 M    0.19    0.47    0.08    0.10     4928     4706        5     67
  19    1     0.04   0.68   0.05    0.60    1694 K   1969 K    0.14    0.26    0.00    0.01      112       95        2     64
  20    0     0.03   0.18   0.14    0.60      19 M     23 M    0.20    0.45    0.08    0.09     5488     4876       10     68
  21    1     0.08   0.19   0.40    0.91      49 M     59 M    0.16    0.24    0.07    0.08     5320     7577       36     64
  22    0     0.03   0.18   0.14    0.60      19 M     24 M    0.19    0.45    0.08    0.10     4424     5230      211     68
  23    1     0.04   0.21   0.21    0.63      29 M     35 M    0.17    0.35    0.07    0.08     4312     4768      207     65
  24    0     0.07   0.66   0.10    0.60    5420 K   5761 K    0.06    0.37    0.01    0.01      728        9      256     68
  25    1     0.05   0.23   0.21    0.64      26 M     32 M    0.20    0.37    0.05    0.07     4872     4878       56     63
  26    0     0.06   0.65   0.09    0.60    4710 K   5160 K    0.09    0.36    0.01    0.01      392      137      274     67
  27    1     0.05   0.21   0.22    0.65      28 M     34 M    0.20    0.35    0.06    0.07     5208     5172        3     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.41   0.12    0.61     173 M    213 M    0.19    0.42    0.03    0.03    34944    32936     1355     60
 SKT    1     0.05   0.29   0.16    0.68     267 M    324 M    0.18    0.31    0.04    0.05    37016    41583     1227     57
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.34   0.14    0.65     441 M    537 M    0.18    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.55 %

 C1 core residency: 57.71 %; C3 core residency: 4.35 %; C6 core residency: 16.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.34 => corresponds to 8.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1     8243 M   8222 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.31    15.99     236.68      16.35         158.16
 SKT   1    41.50    24.78     240.90      19.88         203.65
---------------------------------------------------------------------------------------------------------------
       *    75.81    40.77     477.58      36.23         186.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 43f5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8184.11 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4944.24 --|
|-- Mem Ch  2: Reads (MB/s):  7023.25 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  3132.79 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7023.25 --||-- NODE 1 Mem Read (MB/s) :  8184.11 --|
|-- NODE 0 Mem Write(MB/s) :  3132.79 --||-- NODE 1 Mem Write(MB/s) :  4944.24 --|
|-- NODE 0 P. Write (T/s):      90005 --||-- NODE 1 P. Write (T/s):     118157 --|
|-- NODE 0 Memory (MB/s):    10156.04 --||-- NODE 1 Memory (MB/s):    13128.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      15207.36                --|
            |--                System Write Throughput(MB/s):       8077.03                --|
            |--               System Memory Throughput(MB/s):      23284.39                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 44cb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8088         108      10 M    82 M    288     372     516 K
 1     159 M        12      16 M   111 M    670 K    36     512 K
-----------------------------------------------------------------------
 *     159 M       120      27 M   194 M    671 K   408    1028 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.23        Core1: 32.32        
Core2: 29.58        Core3: 34.81        
Core4: 31.24        Core5: 35.83        
Core6: 34.14        Core7: 33.55        
Core8: 36.26        Core9: 35.66        
Core10: 18.95        Core11: 32.53        
Core12: 37.65        Core13: 33.90        
Core14: 30.92        Core15: 34.00        
Core16: 18.44        Core17: 32.33        
Core18: 19.05        Core19: 29.94        
Core20: 18.55        Core21: 50.05        
Core22: 18.11        Core23: 34.79        
Core24: 22.25        Core25: 33.80        
Core26: 25.49        Core27: 33.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.91
Socket1: 35.95
DDR read Latency(ns)
Socket0: 379.59
Socket1: 199.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.66        Core1: 33.40        
Core2: 28.85        Core3: 34.10        
Core4: 31.59        Core5: 36.39        
Core6: 32.41        Core7: 32.50        
Core8: 34.67        Core9: 31.84        
Core10: 19.60        Core11: 32.53        
Core12: 36.78        Core13: 34.53        
Core14: 30.23        Core15: 32.49        
Core16: 17.97        Core17: 33.01        
Core18: 18.75        Core19: 29.78        
Core20: 18.41        Core21: 50.85        
Core22: 18.23        Core23: 35.61        
Core24: 21.27        Core25: 34.16        
Core26: 25.10        Core27: 32.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.79
Socket1: 36.04
DDR read Latency(ns)
Socket0: 382.18
Socket1: 198.48
irq_total: 211811.404993602
cpu_total: 18.24
cpu_0: 22.07
cpu_1: 6.85
cpu_2: 9.44
cpu_3: 32.38
cpu_4: 17.02
cpu_5: 3.86
cpu_6: 9.51
cpu_7: 32.05
cpu_8: 0.20
cpu_9: 5.05
cpu_10: 19.88
cpu_11: 4.99
cpu_12: 10.04
cpu_13: 32.85
cpu_14: 9.97
cpu_15: 5.19
cpu_16: 19.61
cpu_17: 32.78
cpu_18: 20.48
cpu_19: 9.11
cpu_20: 20.68
cpu_21: 42.49
cpu_22: 20.74
cpu_23: 30.25
cpu_24: 14.76
cpu_25: 29.39
cpu_26: 9.97
cpu_27: 38.96
enp130s0f0_rx_bytes: 2868038
enp130s0f1_rx_bytes: 3768302
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 6636340
enp130s0f0_rx_packets: 43455
enp130s0f1_rx_packets: 57095
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 100550
enp130s0f0_rx_bytes_phy: 3041877
enp130s0f1_rx_bytes_phy: 3996729
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 7038606
enp130s0f0_tx_bytes_phy: 5108848658
enp130s0f1_tx_bytes_phy: 5107826995
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 10216675653
enp130s0f0_tx_bytes: 5106532860
enp130s0f1_tx_bytes: 5105464939
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10211997799
enp130s0f0_tx_packets_phy: 566516
enp130s0f1_tx_packets_phy: 566403
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 1132919
enp130s0f0_tx_packets: 566511
enp130s0f1_tx_packets: 566392
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 1132903
enp130s0f0_rx_packets_phy: 43455
enp130s0f1_rx_packets_phy: 57096
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 100551


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.02        Core1: 33.81        
Core2: 28.89        Core3: 34.32        
Core4: 30.80        Core5: 35.84        
Core6: 32.52        Core7: 32.21        
Core8: 38.28        Core9: 31.79        
Core10: 19.50        Core11: 32.93        
Core12: 36.74        Core13: 34.89        
Core14: 30.68        Core15: 31.10        
Core16: 18.97        Core17: 33.07        
Core18: 19.30        Core19: 29.98        
Core20: 19.04        Core21: 49.93        
Core22: 18.59        Core23: 36.93        
Core24: 21.32        Core25: 34.70        
Core26: 25.53        Core27: 33.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.17
Socket1: 36.36
DDR read Latency(ns)
Socket0: 377.63
Socket1: 197.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.87        Core1: 33.37        
Core2: 27.82        Core3: 35.31        
Core4: 27.83        Core5: 35.60        
Core6: 35.33        Core7: 34.71        
Core8: 39.99        Core9: 35.28        
Core10: 27.15        Core11: 30.80        
Core12: 36.51        Core13: 32.76        
Core14: 31.55        Core15: 31.21        
Core16: 26.91        Core17: 33.90        
Core18: 21.43        Core19: 32.13        
Core20: 21.86        Core21: 47.27        
Core22: 21.84        Core23: 30.37        
Core24: 24.33        Core25: 29.07        
Core26: 28.20        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 34.35
DDR read Latency(ns)
Socket0: 292.58
Socket1: 208.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 32.41        
Core2: 28.13        Core3: 36.60        
Core4: 26.12        Core5: 37.80        
Core6: 35.21        Core7: 34.80        
Core8: 40.13        Core9: 33.54        
Core10: 25.17        Core11: 30.70        
Core12: 38.11        Core13: 34.44        
Core14: 30.72        Core15: 32.83        
Core16: 24.95        Core17: 33.94        
Core18: 22.15        Core19: 31.64        
Core20: 22.16        Core21: 47.05        
Core22: 20.36        Core23: 30.51        
Core24: 23.58        Core25: 29.62        
Core26: 27.96        Core27: 30.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.38
Socket1: 34.85
DDR read Latency(ns)
Socket0: 283.33
Socket1: 207.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.60        Core1: 32.44        
Core2: 27.78        Core3: 35.60        
Core4: 26.32        Core5: 37.91        
Core6: 35.60        Core7: 33.23        
Core8: 38.45        Core9: 32.58        
Core10: 26.60        Core11: 30.52        
Core12: 37.20        Core13: 33.21        
Core14: 30.55        Core15: 31.73        
Core16: 25.80        Core17: 34.24        
Core18: 21.97        Core19: 31.45        
Core20: 22.70        Core21: 47.31        
Core22: 20.60        Core23: 29.66        
Core24: 22.39        Core25: 30.69        
Core26: 27.03        Core27: 28.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.74
Socket1: 34.29
DDR read Latency(ns)
Socket0: 283.82
Socket1: 203.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18027
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415610170; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415616958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207812720; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207812720; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207908836; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207908836; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006622115; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4649206; Consumed Joules: 283.77; Watts: 47.25; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 1284732; Consumed DRAM Joules: 19.66; DRAM Watts: 3.27
S1P0; QPIClocks: 14415765806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415769550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207974827; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207974827; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207892160; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207892160; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006696092; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4726861; Consumed Joules: 288.50; Watts: 48.04; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1557846; Consumed DRAM Joules: 23.84; DRAM Watts: 3.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 473d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.34   0.18    0.61      25 M     31 M    0.18    0.38    0.04    0.05     5152     4069      238     67
   1    1     0.05   0.65   0.07    0.60    1667 K   2556 K    0.35    0.30    0.00    0.01      112       51       16     64
   2    0     0.06   0.73   0.09    0.60    3661 K   4422 K    0.17    0.40    0.01    0.01      224       54      107     67
   3    1     0.06   0.27   0.22    0.65      29 M     36 M    0.18    0.31    0.05    0.06     3752     4876      100     63
   4    0     0.05   0.34   0.16    0.60      24 M     29 M    0.17    0.39    0.04    0.05     4032     4029       29     67
   5    1     0.02   0.53   0.04    0.60    2766 K   3704 K    0.25    0.21    0.01    0.02        0       15      108     64
   6    0     0.05   0.70   0.07    0.60    3085 K   3933 K    0.22    0.34    0.01    0.01      280       55       84     67
   7    1     0.05   0.24   0.21    0.64      30 M     36 M    0.16    0.32    0.06    0.07     4368     4734        5     63
   8    0     0.00   0.39   0.00    0.60     114 K    158 K    0.28    0.11    0.02    0.02      280        4        5     67
   9    1     0.04   0.73   0.05    0.60    1894 K   2155 K    0.12    0.26    0.01    0.01       56      137      114     63
  10    0     0.02   0.16   0.13    0.60      25 M     28 M    0.13    0.38    0.12    0.14     4088     3851        7     66
  11    1     0.03   0.65   0.05    0.60    1304 K   2834 K    0.54    0.30    0.00    0.01        0       71       45     63
  12    0     0.06   0.72   0.08    0.60    4321 K   4698 K    0.08    0.32    0.01    0.01      672       41      113     67
  13    1     0.05   0.24   0.20    0.63      30 M     36 M    0.17    0.32    0.06    0.08     3248     5035        9     62
  14    0     0.06   0.73   0.09    0.60    2948 K   3866 K    0.24    0.43    0.00    0.01      112      136       75     67
  15    1     0.04   0.73   0.06    0.60    2177 K   2449 K    0.11    0.23    0.01    0.01      112       42      135     63
  16    0     0.02   0.16   0.13    0.60      23 M     27 M    0.14    0.39    0.11    0.13     4872     4809       16     68
  17    1     0.06   0.29   0.21    0.64      30 M     36 M    0.18    0.33    0.05    0.06     3528     4756        2     63
  18    0     0.02   0.17   0.14    0.60      19 M     24 M    0.18    0.47    0.08    0.10     5040     4477        7     68
  19    1     0.06   0.76   0.08    0.60    2721 K   3530 K    0.23    0.39    0.00    0.01       56      102       76     64
  20    0     0.03   0.23   0.15    0.60      20 M     25 M    0.20    0.46    0.06    0.07     4760     4747       25     68
  21    1     0.08   0.22   0.36    0.84      49 M     58 M    0.15    0.22    0.06    0.07     5824     7329       86     64
  22    0     0.02   0.18   0.14    0.60      18 M     23 M    0.19    0.48    0.08    0.09     5152     4818       11     68
  23    1     0.03   0.15   0.19    0.61      26 M     31 M    0.17    0.38    0.09    0.11     4536     5173        2     65
  24    0     0.10   0.72   0.14    0.60    3549 K   5150 K    0.31    0.57    0.00    0.00      336       86       98     68
  25    1     0.02   0.14   0.18    0.60      25 M     30 M    0.16    0.38    0.11    0.13     4312     4982        2     64
  26    0     0.06   0.75   0.09    0.61    2926 K   3874 K    0.24    0.44    0.00    0.01      504       76      250     67
  27    1     0.09   0.30   0.31    0.76      31 M     39 M    0.22    0.35    0.03    0.04     5880     5594      272     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.41   0.11    0.60     178 M    216 M    0.17    0.42    0.03    0.03    35504    31252     1065     60
 SKT    1     0.05   0.31   0.16    0.67     265 M    323 M    0.18    0.32    0.04    0.05    35784    42897      972     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.35   0.14    0.64     444 M    539 M    0.18    0.36    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.28 %

 C1 core residency: 54.96 %; C3 core residency: 4.09 %; C6 core residency: 19.67 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.19 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   21%    21%   
 SKT    1     8139 M   8127 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    35.47    15.91     238.40      16.52         152.18
 SKT   1    41.60    25.10     242.52      19.96         197.30
---------------------------------------------------------------------------------------------------------------
       *    77.08    41.02     480.92      36.48         179.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
