{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487598484778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487598484778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 14:48:04 2017 " "Processing started: Mon Feb 20 14:48:04 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487598484778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487598484778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off OPENLAB_FPGA_OSCILLOSCOPE_V1_0 -c OPENLAB_FPGA_OSCILLOSCOPE_V1_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487598484778 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1487598485231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-STRUC " "Found design unit 1: UART_TX-STRUC" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_TX.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_TX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-STRUC " "Found design unit 1: UART_RX-STRUC" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_RX.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/UART_RX.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com_8n1_speedsel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_com_8n1_speedsel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERIAL_COM_8N1_SPEEDSEL-STRUC " "Found design unit 1: SERIAL_COM_8N1_SPEEDSEL-STRUC" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""} { "Info" "ISGN_ENTITY_NAME" "1 SERIAL_COM_8N1_SPEEDSEL " "Found entity 1: SERIAL_COM_8N1_SPEEDSEL" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_acquisition_ets.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sample_acquisition_ets.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAMPLE_ACQUISITION_ETS-SAMPLE_ACQUISITION_ETS_ARCH " "Found design unit 1: SAMPLE_ACQUISITION_ETS-SAMPLE_ACQUISITION_ETS_ARCH" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAMPLE_ACQUISITION_ETS " "Found entity 1: SAMPLE_ACQUISITION_ETS" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-logic " "Found design unit 1: pwm-logic" {  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openlab_fpga_oscilloscope_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file openlab_fpga_oscilloscope_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPENLAB_FPGA_OSCILLOSCOPE_TOP-OPENLAB_FPGA_OSCILLOSCOPE_TOP_ARCH " "Found design unit 1: OPENLAB_FPGA_OSCILLOSCOPE_TOP-OPENLAB_FPGA_OSCILLOSCOPE_TOP_ARCH" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPENLAB_FPGA_OSCILLOSCOPE_TOP " "Found entity 1: OPENLAB_FPGA_OSCILLOSCOPE_TOP" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openlab_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file openlab_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPENLAB_FIFO-Verhalten " "Found design unit 1: OPENLAB_FIFO-Verhalten" {  } { { "OPENLAB_FIFO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FIFO.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPENLAB_FIFO " "Found entity 1: OPENLAB_FIFO" {  } { { "OPENLAB_FIFO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FIFO.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "openlab_binary_proto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file openlab_binary_proto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPENLAB_BINARY_PROTO-OPENLAB_BINARY_PROTO_ARCH " "Found design unit 1: OPENLAB_BINARY_PROTO-OPENLAB_BINARY_PROTO_ARCH" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPENLAB_BINARY_PROTO " "Found entity 1: OPENLAB_BINARY_PROTO" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect-RTL " "Found design unit 1: edge_detect-RTL" {  } { { "EDGE_DETECT.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/EDGE_DETECT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "EDGE_DETECT.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/EDGE_DETECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads7885_ipcore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ads7885_ipcore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADS7885_IPCORE-STRUC " "Found design unit 1: ADS7885_IPCORE-STRUC" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADS7885_IPCORE " "Found entity 1: ADS7885_IPCORE" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598485763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OPENLAB_FPGA_OSCILLOSCOPE_TOP " "Elaborating entity \"OPENLAB_FPGA_OSCILLOSCOPE_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487598485872 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_CH1_FULL OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(73) " "Verilog HDL or VHDL warning at OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(73): object \"FIFO_CH1_FULL\" assigned a value but never read" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487598485872 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_CH2_FULL OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(81) " "Verilog HDL or VHDL warning at OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd(81): object \"FIFO_CH2_FULL\" assigned a value but never read" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1487598485872 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C0 " "Elaborating entity \"pll\" for hierarchy \"pll:C0\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:C0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:C0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:C0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:C0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:C0\|altpll:altpll_component " "Instantiated megafunction \"pll:C0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598485919 ""}  } { { "pll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487598485919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598486013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598486013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:C0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERIAL_COM_8N1_SPEEDSEL SERIAL_COM_8N1_SPEEDSEL:C1 " "Elaborating entity \"SERIAL_COM_8N1_SPEEDSEL\" for hierarchy \"SERIAL_COM_8N1_SPEEDSEL:C1\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C1" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX SERIAL_COM_8N1_SPEEDSEL:C1\|UART_TX:C0 " "Elaborating entity \"UART_TX\" for hierarchy \"SERIAL_COM_8N1_SPEEDSEL:C1\|UART_TX:C0\"" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "C0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX SERIAL_COM_8N1_SPEEDSEL:C1\|UART_RX:C1 " "Elaborating entity \"UART_RX\" for hierarchy \"SERIAL_COM_8N1_SPEEDSEL:C1\|UART_RX:C1\"" {  } { { "SERIAL_COM_8N1_SPEEDSEL.vhd" "C1" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SERIAL_COM_8N1_SPEEDSEL.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADS7885_IPCORE ADS7885_IPCORE:C2 " "Elaborating entity \"ADS7885_IPCORE\" for hierarchy \"ADS7885_IPCORE:C2\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C2" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:C4 " "Elaborating entity \"PWM\" for hierarchy \"PWM:C4\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C4" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:C5 " "Elaborating entity \"PWM\" for hierarchy \"PWM:C5\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C5" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:C6 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:C6\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C6" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPENLAB_FIFO OPENLAB_FIFO:C8 " "Elaborating entity \"OPENLAB_FIFO\" for hierarchy \"OPENLAB_FIFO:C8\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C8" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAMPLE_ACQUISITION_ETS SAMPLE_ACQUISITION_ETS:C10 " "Elaborating entity \"SAMPLE_ACQUISITION_ETS\" for hierarchy \"SAMPLE_ACQUISITION_ETS:C10\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C10" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPENLAB_BINARY_PROTO OPENLAB_BINARY_PROTO:C12 " "Elaborating entity \"OPENLAB_BINARY_PROTO\" for hierarchy \"OPENLAB_BINARY_PROTO:C12\"" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "C12" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598486075 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "OPENLAB_BINARY_PROTO.vhd(506) " "Verilog HDL or VHDL warning at the OPENLAB_BINARY_PROTO.vhd(506): index expression is not wide enough to address all of the elements in the array" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 506 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1487598486091 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "header_complete OPENLAB_BINARY_PROTO.vhd(945) " "VHDL Process Statement warning at OPENLAB_BINARY_PROTO.vhd(945): signal \"header_complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 945 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487598486575 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "header_send_complete OPENLAB_BINARY_PROTO.vhd(950) " "VHDL Process Statement warning at OPENLAB_BINARY_PROTO.vhd(950): signal \"header_send_complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 950 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487598486575 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "payload_send_complete OPENLAB_BINARY_PROTO.vhd(1054) " "VHDL Process Statement warning at OPENLAB_BINARY_PROTO.vhd(1054): signal \"payload_send_complete\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 1054 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1487598486591 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "STATUS_LED\[4..3\] OPENLAB_BINARY_PROTO.vhd(73) " "Using initial value X (don't care) for net \"STATUS_LED\[4..3\]\" at OPENLAB_BINARY_PROTO.vhd(73)" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 73 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487598486888 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "PAYLOAD_DATA_SEND\[4..10\] OPENLAB_BINARY_PROTO.vhd(92) " "Using initial value X (don't care) for net \"PAYLOAD_DATA_SEND\[4..10\]\" at OPENLAB_BINARY_PROTO.vhd(92)" {  } { { "OPENLAB_BINARY_PROTO.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_BINARY_PROTO.vhd" 92 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1487598486888 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|OPENLAB_BINARY_PROTO:C12"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPENLAB_FIFO:C9\|memory_rtl_0 " "Inferred RAM node \"OPENLAB_FIFO:C9\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487598517396 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "OPENLAB_FIFO:C8\|memory_rtl_0 " "Inferred RAM node \"OPENLAB_FIFO:C8\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1487598517396 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPENLAB_FIFO:C9\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPENLAB_FIFO:C9\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "OPENLAB_FIFO:C8\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"OPENLAB_FIFO:C8\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1487598562006 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1487598562006 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487598562006 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SAMPLE_ACQUISITION_ETS:C10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SAMPLE_ACQUISITION_ETS:C10\|Mult0\"" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "Mult0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SAMPLE_ACQUISITION_ETS:C11\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SAMPLE_ACQUISITION_ETS:C11\|Mult0\"" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "Mult0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598562006 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM:C4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM:C4\|Mult0\"" {  } { { "PWM.vhd" "Mult0" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598562006 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1487598562006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"OPENLAB_FIFO:C9\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562115 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487598562115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dic1 " "Found entity 1: altsyncram_dic1" {  } { { "db/altsyncram_dic1.tdf" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/altsyncram_dic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598562193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598562193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0\"" {  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0 " "Instantiated megafunction \"SAMPLE_ACQUISITION_ETS:C10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562224 ""}  } { { "SAMPLE_ACQUISITION_ETS.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/SAMPLE_ACQUISITION_ETS.vhd" 253 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487598562224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/mult_m1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598562302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598562302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM:C4\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM:C4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562318 ""}  } { { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487598562318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|multcore:mult_core PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jfh " "Found entity 1: add_sub_jfh" {  } { { "db/add_sub_jfh.tdf" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/db/add_sub_jfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487598562474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487598562474 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:C4\|lpm_mult:Mult0\|altshift:external_latency_ffs PWM:C4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PWM:C4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "PWM.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/PWM.vhd" 59 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487598562490 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ADS7885_IPCORE.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/ADS7885_IPCORE.vhd" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1487598565615 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1487598565615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS_LED\[3\] GND " "Pin \"STATUS_LED\[3\]\" is stuck at GND" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487598576959 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|STATUS_LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS_LED\[4\] GND " "Pin \"STATUS_LED\[4\]\" is stuck at GND" {  } { { "OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" "" { Text "C:/Users/Patrick/Documents/FPGA_WORK/OPENLAB_FPGA_OSCILLOSCOPE_V1_2_9/OPENLAB_FPGA_OSCILLOSCOPE_TOP.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1487598576959 "|OPENLAB_FPGA_OSCILLOSCOPE_TOP|STATUS_LED[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1487598576959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1487598578537 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1487598588975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487598590537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487598590537 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15040 " "Implemented 15040 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487598592490 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487598592490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14987 " "Implemented 14987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487598592490 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487598592490 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1487598592490 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1487598592490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487598592490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487598592568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 20 14:49:52 2017 " "Processing ended: Mon Feb 20 14:49:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487598592568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487598592568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487598592568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487598592568 ""}
