
<html><head><title>Xcelium Mixed Signal: Co-Simulation Functionalities</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668897" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Xcelium Mixed Signal: Co-Simulation Functionalities" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Digital Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="Cosimulation,Cosimulation,Cosimulation," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668897" />
<meta name="NextFile" content="Universal_Connect_Module__UCM_.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Discipline_Resolution_Optimization.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Xcelium Mixed Signal: Co-Simulation Functionalities" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Discipline_Resolution_Optimization.html" title="Discipline_Resolution_Optimization">Discipline_Resolution_Optimiza ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Universal_Connect_Module__UCM_.html" title="Universal_Connect_Module__UCM_">Universal_Connect_Module__UCM_</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Xcelium Mixed Signal: Co-Simulation Functionalities</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span>As part of the application-centric enhancements in the Xcelium mixed-signal verification, a set of related SystemVerilog and SPICE co-simulation use cases can be now enabled using a single&#160;<code>xrun</code>/<code>xmelab</code>&#160;command-line option,&#160;<code>-dms_cosim</code>.</span></p>

<p><span>If you are running co-simulations for your design or verification, you can use the&#160;<code>-dms_cosim</code>&#160;option to automatically enable the following technologies for a more optimized and out-of-box experience with mixed-signal designs:</span></p>
<ul><li><span>Automatically process Out-Of-Module References to SPICE (<code>-autospiceoomr</code>)</span></li><li><span>Optimize analog connectivity across digital/SV blocks using discipline resolution optimization (<code>-amsdropt</code>) while shutting off the more comprehensive discipline resolution algorithm from Verilog-AMS standard (<code>-disres none</code>)</span></li><li><span>Enable advanced SystemVerilog and mixed-signal connectivity improvements such as connecting SystemVerilog Hierarchical UDT to electrical, SystemVerilog interface to DMS/Verilog-AMS signals, SystemVerilog multi-dimensional array to SPICE/electrical ports, coercion for SystemVerilog interfaces/program/checker blocks, using wildcard-named port connections in SV bind statements (all using one option&#160;<code>-sv_ms</code>).</span></li></ul>
<p>The following is an example of a design where discipline resolution is enabled (<code>-disres none</code><span>&#160;</span>is disabled) because the design has mixed signal content that requires more comprehensive mixed-signal&#160;elaboration.</p>

<p><code>command: top.sv -64 amscf.scs -timescale 1ns/100ps -dms_cosim child.vams</code><br /><code>============top.sv=============</code><br /><code>module top;</code><br /><code>wire [0:2]foo ;</code><br /><code>spice_driver spice_drvr0 (foo); //SPICE DRVR</code><br /><code>dig_receiver dig_rcvr0(foo);</code><br /><code>endmodule</code><br /><code>module dig_receiver(input wire [0:2]in);</code><br /><code>spice_dut rcvr0 (in);//SPICE DUT</code><br /><code>endmodule</code><br /><code>module spice_driver (output wire [0:2] out);//DIGITAL VERSION OF spice_driver</code><br /><code>endmodule</code><br /><code>module spice_dut(input wire [0:2] in);//DIGITAL VERSION of spice_dut</code><br /><code>endmodule</code></p>

<p><code>============child.vams==========</code><br /><code>`include &quot;disciplines.vams&quot;</code><br /><code>module child();</code><br /><code>electrical a;</code><br /><code>endmodule</code></p>

<p><code>============amscf.scs===========</code><br /><code>include &quot;./ana_gate.sp&quot;</code><br /><code>amsd {</code><br /><code>portmap subckt=spice_driver autobus=yes file=&quot;./spice_driver.pb&quot;</code><br /><code>config cell=spice_driver use=spice</code><br /><code>portmap subckt=spice_dut autobus=yes file=&quot;./spice_dut.pb&quot;</code><br /><code>config cell=spice_dut use=spice</code><br /><code>ie vsup = 5.0</code><br /><code>}</code><br /><code>============ana_gate.sp==========</code><br /><code>simulator lang=spice</code><br /><code>.subckt spice_dut in_0 in_1 in_2</code><br /><code>.ends</code><br /><code>.subckt spice_driver out[0] out[1] out[2]</code><br /><code>.ends</code><br />=============================</p>

<p>All such designs consisting of .vams, .vhams, or .svams, are considered as a co-simulation application&#160;and the following DISCOS warning is displayed:</p>

<p><code>xmelab: *W,DISCOS: [DMSINFO] &#39;-disres none&#39; which is one of the&#160;automated -dms_cosim optimizations is disabled for this design because&#160;the design has mixed signal content which requires more comprehensive&#160;mixed-signal elaboration</code>.</p>

<p>The following is an example of how using the<span>&#160;</span><code>-dms_cosim</code><span>&#160;</span>option optimizes mixed-signal elaboration&#160;algorithms for AMS co-simulation applications (SV+SPICE). Auto-detected co-sim design, switching&#160;elaboration to co-simulation(<code>-disres none</code>&#160;and<span>&#160;</span><code>-amsdropt</code>) mode.</p>

<p><code>command: xrun top.sv -64 amscf.scs -timescale 1ns/100ps -dms_cosim</code><br /><code>================top.sv================</code><br /><code>module top;</code><br /><code>wire [0:1][0:2]foo ;</code><br /><code>spice_driver spice_drvr0 (foo[0]); //SPICE DRVR</code><br /><code>spice_driver spice_drvr1 (foo[1]); //SPICE DRVR</code><br /><code>dig_receiver dig_rcvr0(foo);</code><br /><code>endmodule</code><br /><code>module dig_receiver(input wire [0:1][0:2]in);</code><br /><code>spice_dut rcvr0 (in[0]);//SPICE DUT</code><br /><code>spice_dut rcvr1 (in[1]);//SPICE DUT</code><br /><code>endmodule</code><br /><code>module spice_driver (output wire [0:2] out);//DIGITAL VERSION OF spice_driver</code><br /><code>endmodule</code><br /><code>module spice_dut(input wire [0:2] in);//DIGITAL VERSION of spice_dut</code><br /><code>endmodule</code><br /><code>================amscf.scs==============</code><br /><code>include &quot;./ana_gate.sp&quot;</code><br /><code>amsd {</code><br /><code>portmap subckt=spice_driver autobus=yes file=&quot;./spice_driver.pb&quot;</code><br /><code>config cell=spice_driver use=spice</code><br /><code>portmap subckt=spice_dut autobus=yes file=&quot;./spice_dut.pb&quot;</code><br /><code>config cell=spice_dut use=spice</code><br /><code>ie vsup = 5.0</code><br /><code>}</code><br /><code>============ana_gate.sp=================</code><br /><code>simulator lang=spice</code><br /><code>.subckt spice_dut in_0 in_1 in_2</code><br /><code>.ends</code><br /><code>.subckt spice_driver out[0] out[1] out[2]</code><br /><code>.ends</code><br /><code>==============================</code></p>
<h4 id="XceliumMixedSignal:CoSimulationFunctionalities-RelatedTopics">Related Topics</h4>
<ul><li><a href="Hierarchical_Interface_Element_Optimization.html">Hierarchical Interface Element Optimization</a></li><li><a href="Discipline_Resolution_Optimization.html">Discipline Resolution Optimization</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Discipline_Resolution_Optimization.html" id="prev" title="Discipline_Resolution_Optimization">Discipline_Resolution_Optimiza ...</a></em></b><b><em><a href="Universal_Connect_Module__UCM_.html" id="nex" title="Universal_Connect_Module__UCM_">Universal_Connect_Module__UCM_</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>