Running in Lattice mode

                               Synplify Pro (R) 

                Version R-2021.03L-SP1 for win64 - Aug 10, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    L-EQSS42R
Date:        Mon Jan  3 11:27:45 2022
Version:     R-2021.03L-SP1

Arguments:   -product synplify_pro -batch versa_ecp5_ae53_synplify.tcl
ProductType: synplify_pro




Copied C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srr to C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\backup\versa_ecp5_ae53.srr
log file: "C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srr"
Running: hdl_info_gen in foreground

Generating HDL info...
Copied C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srr to C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srf

hdl_info_gen completed
# Mon Jan  3 11:27:46 2022

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srr"
Running: ae53 in foreground

Running proj_1|ae53

Running Flow: compile (Compile) on proj_1|ae53
# Mon Jan  3 11:27:46 2022

Running Flow: compile_flow (Compile Process) on proj_1|ae53
# Mon Jan  3 11:27:46 2022

Running: compiler (Compile Input) on proj_1|ae53
# Mon Jan  3 11:27:46 2022
Copied C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_comp.srs to C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srs

compiler completed
# Mon Jan  3 11:28:06 2022

Return Code: 0
Run Time:00h:00m:20s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|ae53
# Mon Jan  3 11:28:06 2022

multi_srs_gen completed
# Mon Jan  3 11:28:06 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_mult.srs to C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srs
Copied C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srr to C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srf
Complete: Compile Process on proj_1|ae53

Running: premap (Premap) on proj_1|ae53
# Mon Jan  3 11:28:06 2022

premap completed with warnings
# Mon Jan  3 11:28:09 2022

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on proj_1|ae53

Running Flow: map (Map) on proj_1|ae53
# Mon Jan  3 11:28:09 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|ae53
# Mon Jan  3 11:28:09 2022
Copied C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\synwork\versa_ecp5_ae53_m.srm to C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srm

fpga_mapper completed with warnings
# Mon Jan  3 11:28:16 2022

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on proj_1|ae53
Copied C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srr to C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\versa_ecp5_ae53.srf
Complete: Logic Synthesis on proj_1|ae53
TCL script complete: "versa_ecp5_ae53_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Projects\ECP5_Wishbone\work\diamond\versa_ecp5\ae53\proj_1.prj
batch mode default:no
