

================================================================
== Vivado HLS Report for 'max_pooling4'
================================================================
* Date:           Wed Nov  7 23:47:58 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1              |    ?|    ?|         ?|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    ?|    ?|         ?|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     627|    372|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    118|
|Register         |        -|      -|     282|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     975|    729|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +----------------------------+----------------------+---------+-------+----+-----+
    |lenet_wrapper_fcmdEe_x_U36  |lenet_wrapper_fcmdEe  |        0|      0|  66|  239|
    +----------------------------+----------------------+---------+-------+----+-----+
    |Total                       |                      |        0|      0|  66|  239|
    +----------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+-----+----+------------+------------+
    |     Variable Name     | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+-----+----+------------+------------+
    |c_1_fu_225_p2          |     +    |      0|   20|  10|           5|           1|
    |h_1_fu_264_p2          |     +    |      0|   14|   9|           3|           1|
    |i_1_fu_405_p2          |     +    |      0|  101|  37|          32|           1|
    |j_1_fu_399_p2          |     +    |      0|  101|  37|           1|          32|
    |tmp_14_fu_209_p2       |     +    |      0|   32|  14|           9|           9|
    |tmp_15_fu_235_p2       |     +    |      0|   29|  13|           8|           8|
    |tmp_16_fu_252_p2       |     +    |      0|   35|  15|          10|          10|
    |tmp_17_fu_296_p2       |     +    |      0|   35|  15|          10|          10|
    |tmp_18_fu_340_p2       |     +    |      0|  101|  37|          32|          32|
    |tmp_21_fu_369_p2       |     +    |      0|   41|  17|          12|          12|
    |tmp_23_fu_384_p2       |     +    |      0|   41|  17|          12|          12|
    |tmp_4_fu_179_p2        |     +    |      0|   29|  13|           8|           8|
    |tmp_7_fu_282_p2        |     +    |      0|   17|   9|           4|           2|
    |tmp_fu_330_p2          |     +    |      0|   17|   9|           4|           2|
    |w_1_fu_312_p2          |     +    |      0|   14|   9|           3|           1|
    |tmp_11_fu_488_p2       |    and   |      0|    0|   2|           1|           1|
    |tmp_8_fu_482_p2        |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_258_p2    |   icmp   |      0|    0|   1|           3|           3|
    |exitcond2_fu_219_p2    |   icmp   |      0|    0|   3|           5|           6|
    |exitcond_fu_306_p2     |   icmp   |      0|    0|   1|           3|           3|
    |notlhs4_fu_464_p2      |   icmp   |      0|    0|   4|           8|           2|
    |notlhs_fu_446_p2       |   icmp   |      0|    0|   4|           8|           2|
    |notrhs5_fu_470_p2      |   icmp   |      0|    0|  13|          23|           1|
    |notrhs_fu_452_p2       |   icmp   |      0|    0|  13|          23|           1|
    |tmp_9_fu_375_p2        |   icmp   |      0|    0|  16|          32|          32|
    |tmp_s_fu_394_p2        |   icmp   |      0|    0|  16|          32|          32|
    |tmp_5_fu_458_p2        |    or    |      0|    0|   2|           1|           1|
    |tmp_6_fu_476_p2        |    or    |      0|    0|   2|           1|           1|
    |max_value_2_fu_493_p3  |  select  |      0|    0|  32|           1|          32|
    +-----------------------+----------+-------+-----+----+------------+------------+
    |Total                  |          |      0|  627| 372|         295|         259|
    +-----------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  55|         10|    1|         10|
    |c_reg_81             |   9|          2|    5|         10|
    |h_reg_92             |   9|          2|    3|          6|
    |i6_reg_114           |   9|          2|   32|         64|
    |j5_reg_137           |   9|          2|   32|         64|
    |max_value_1_reg_146  |   9|          2|   32|         64|
    |max_value_reg_124    |   9|          2|   32|         64|
    |w_reg_103            |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 118|         24|  140|        288|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   9|   0|    9|          0|
    |c3_o_2_load_reg_590  |  32|   0|   32|          0|
    |c_1_reg_513          |   5|   0|    5|          0|
    |c_reg_81             |   5|   0|    5|          0|
    |h_1_reg_526          |   3|   0|    3|          0|
    |h_reg_92             |   3|   0|    3|          0|
    |i6_reg_114           |  32|   0|   32|          0|
    |i_cast_reg_531       |   3|   0|   32|         29|
    |j5_reg_137           |  32|   0|   32|          0|
    |j_1_reg_580          |  32|   0|   32|          0|
    |j_cast_reg_554       |   3|   0|   32|         29|
    |max_value_1_reg_146  |  32|   0|   32|          0|
    |max_value_reg_124    |  32|   0|   32|          0|
    |output_addr_reg_541  |   9|   0|    9|          0|
    |tmp_10_reg_597       |   1|   0|    1|          0|
    |tmp_16_cast_reg_505  |   8|   0|   32|         24|
    |tmp_16_reg_518       |  10|   0|   10|          0|
    |tmp_21_reg_564       |  11|   0|   12|          1|
    |tmp_4_reg_500        |   8|   0|    8|          0|
    |tmp_7_cast_reg_536   |   3|   0|   32|         29|
    |tmp_cast_reg_559     |   3|   0|   32|         29|
    |w_1_reg_549          |   3|   0|    3|          0|
    |w_reg_103            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 282|   0|  423|        141|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling4 | return value |
|output_r_address0  | out |    9|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|c3_o_2_address0    | out |   11|  ap_memory |    c3_o_2    |     array    |
|c3_o_2_ce0         | out |    1|  ap_memory |    c3_o_2    |     array    |
|c3_o_2_q0          |  in |   32|  ap_memory |    c3_o_2    |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / (tmp_9)
	4  / (!tmp_9)
6 --> 
	7  / (tmp_s)
	5  / (!tmp_s)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	6  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_10 (3)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:229
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: c (5)  [1/1] 0.00ns
.loopexit:0  %c = phi i5 [ 0, %0 ], [ %c_1, %.loopexit.loopexit ]

ST_2: c_cast3_cast (6)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:229
.loopexit:1  %c_cast3_cast = zext i5 %c to i8

ST_2: tmp_2 (7)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:229
.loopexit:2  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %c, i2 0)

ST_2: p_shl2_cast (8)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:238
.loopexit:3  %p_shl2_cast = zext i7 %tmp_2 to i8

ST_2: tmp_4 (9)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:238
.loopexit:4  %tmp_4 = add i8 %c_cast3_cast, %p_shl2_cast

ST_2: tmp_12 (10)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:229
.loopexit:5  %tmp_12 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c, i3 0)

ST_2: p_shl_cast (11)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:229
.loopexit:6  %p_shl_cast = zext i8 %tmp_12 to i9

ST_2: tmp_13 (12)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:229
.loopexit:7  %tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c, i1 false)

ST_2: p_shl1_cast (13)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
.loopexit:8  %p_shl1_cast = zext i6 %tmp_13 to i9

ST_2: tmp_14 (14)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:235
.loopexit:9  %tmp_14 = add i9 %p_shl1_cast, %p_shl_cast

ST_2: tmp_16_cast (15)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
.loopexit:10  %tmp_16_cast = zext i9 %tmp_14 to i32

ST_2: exitcond2 (16)  [1/1] 3.31ns  loc: lenet/lenet_hls.c:229
.loopexit:11  %exitcond2 = icmp eq i5 %c, -16

ST_2: empty (17)  [1/1] 0.00ns
.loopexit:12  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: c_1 (18)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:229
.loopexit:13  %c_1 = add i5 %c, 1

ST_2: StgValue_25 (19)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:229
.loopexit:14  br i1 %exitcond2, label %5, label %.preheader3.preheader

ST_2: StgValue_26 (21)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:238
.preheader3.preheader:0  br label %.preheader3

ST_2: StgValue_27 (108)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:242
:0  ret void


 <State 3>: 4.64ns
ST_3: h (23)  [1/1] 0.00ns
.preheader3:0  %h = phi i3 [ %h_1, %.preheader3.loopexit ], [ 0, %.preheader3.preheader ]

ST_3: h_cast2_cast (24)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:238
.preheader3:1  %h_cast2_cast = zext i3 %h to i8

ST_3: tmp_15 (25)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:238
.preheader3:2  %tmp_15 = add i8 %tmp_4, %h_cast2_cast

ST_3: tmp_17_cast (26)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:238
.preheader3:3  %tmp_17_cast = zext i8 %tmp_15 to i10

ST_3: p_shl3_cast (27)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:238
.preheader3:4  %p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_15, i2 0)

ST_3: tmp_16 (28)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:238
.preheader3:5  %tmp_16 = add i10 %tmp_17_cast, %p_shl3_cast

ST_3: exitcond1 (29)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:230
.preheader3:6  %exitcond1 = icmp eq i3 %h, -3

ST_3: empty_5 (30)  [1/1] 0.00ns
.preheader3:7  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: h_1 (31)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:230
.preheader3:8  %h_1 = add i3 %h, 1

ST_3: StgValue_37 (32)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:230
.preheader3:9  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: i (34)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:233
.preheader.preheader:0  %i = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

ST_3: i_cast (35)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:233
.preheader.preheader:1  %i_cast = zext i4 %i to i32

ST_3: tmp_7 (36)  [1/1] 2.35ns  loc: lenet/lenet_hls.c:233
.preheader.preheader:2  %tmp_7 = add i4 %i, 2

ST_3: tmp_7_cast (37)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:233
.preheader.preheader:3  %tmp_7_cast = zext i4 %tmp_7 to i32

ST_3: StgValue_42 (38)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:231
.preheader.preheader:4  br label %.preheader

ST_3: StgValue_43 (106)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.35ns
ST_4: w (40)  [1/1] 0.00ns
.preheader:0  %w = phi i3 [ %w_1, %4 ], [ 0, %.preheader.preheader ]

ST_4: w_cast1_cast (41)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:238
.preheader:1  %w_cast1_cast = zext i3 %w to i10

ST_4: tmp_17 (42)  [1/1] 2.32ns  loc: lenet/lenet_hls.c:238
.preheader:2  %tmp_17 = add i10 %tmp_16, %w_cast1_cast

ST_4: tmp_20_cast (43)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:238
.preheader:3  %tmp_20_cast = zext i10 %tmp_17 to i32

ST_4: output_addr (44)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:238
.preheader:4  %output_addr = getelementptr [400 x float]* %output_r, i32 0, i32 %tmp_20_cast

ST_4: exitcond (45)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:231
.preheader:5  %exitcond = icmp eq i3 %w, -3

ST_4: empty_6 (46)  [1/1] 0.00ns
.preheader:6  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: w_1 (47)  [1/1] 2.26ns  loc: lenet/lenet_hls.c:231
.preheader:7  %w_1 = add i3 %w, 1

ST_4: StgValue_52 (48)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:231
.preheader:8  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: j (50)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:234
:0  %j = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

ST_4: j_cast (51)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:234
:1  %j_cast = zext i4 %j to i32

ST_4: tmp (52)  [1/1] 2.35ns  loc: lenet/lenet_hls.c:234
:2  %tmp = add i4 %j, 2

ST_4: tmp_cast (53)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:234
:3  %tmp_cast = zext i4 %tmp to i32

ST_4: StgValue_57 (54)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:233
:4  br label %2

ST_4: StgValue_58 (104)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 5.23ns
ST_5: i6 (56)  [1/1] 0.00ns
:0  %i6 = phi i32 [ %i_cast, %1 ], [ %i_1, %3 ]

ST_5: max_value (57)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
:1  %max_value = phi float [ 0xC26D1A94A0000000, %1 ], [ %max_value_1, %3 ]

ST_5: tmp_18 (58)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:235
:2  %tmp_18 = add i32 %tmp_16_cast, %i6

ST_5: tmp_19 (59)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
:3  %tmp_19 = trunc i32 %tmp_18 to i9

ST_5: p_shl4_cast (60)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
:4  %p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_19, i3 0)

ST_5: tmp_20 (61)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
:5  %tmp_20 = trunc i32 %tmp_18 to i11

ST_5: p_shl5_cast (62)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
:6  %p_shl5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_20, i1 false)

ST_5: tmp_21 (63)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:235
:7  %tmp_21 = add i12 %p_shl5_cast, %p_shl4_cast

ST_5: tmp_9 (64)  [1/1] 3.26ns  loc: lenet/lenet_hls.c:233
:8  %tmp_9 = icmp slt i32 %i6, %tmp_7_cast

ST_5: StgValue_68 (65)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:233
:9  br i1 %tmp_9, label %.preheader4.preheader, label %4

ST_5: StgValue_69 (67)  [1/1] 1.59ns  loc: lenet/lenet_hls.c:235
.preheader4.preheader:0  br label %.preheader4

ST_5: StgValue_70 (101)  [1/1] 3.25ns  loc: lenet/lenet_hls.c:238
:0  store float %max_value, float* %output_addr, align 4

ST_5: StgValue_71 (102)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:231
:1  br label %.preheader


 <State 6>: 5.58ns
ST_6: j5 (69)  [1/1] 0.00ns
.preheader4:0  %j5 = phi i32 [ %j_1, %._crit_edge ], [ %j_cast, %.preheader4.preheader ]

ST_6: max_value_1 (70)  [1/1] 0.00ns
.preheader4:1  %max_value_1 = phi float [ %max_value_2, %._crit_edge ], [ %max_value, %.preheader4.preheader ]

ST_6: tmp_22 (71)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
.preheader4:2  %tmp_22 = trunc i32 %j5 to i12

ST_6: tmp_23 (72)  [1/1] 2.33ns  loc: lenet/lenet_hls.c:235
.preheader4:3  %tmp_23 = add i12 %tmp_22, %tmp_21

ST_6: tmp_25_cast (73)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
.preheader4:4  %tmp_25_cast = zext i12 %tmp_23 to i32

ST_6: c3_o_2_addr (74)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
.preheader4:5  %c3_o_2_addr = getelementptr [1600 x float]* @c3_o_2, i32 0, i32 %tmp_25_cast

ST_6: tmp_s (75)  [1/1] 3.26ns  loc: lenet/lenet_hls.c:234
.preheader4:6  %tmp_s = icmp slt i32 %j5, %tmp_cast

ST_6: StgValue_79 (76)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:234
.preheader4:7  br i1 %tmp_s, label %._crit_edge, label %3

ST_6: c3_o_2_load (78)  [2/2] 3.25ns  loc: lenet/lenet_hls.c:235
._crit_edge:0  %c3_o_2_load = load float* %c3_o_2_addr, align 4

ST_6: j_1 (95)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:234
._crit_edge:17  %j_1 = add nsw i32 1, %j5

ST_6: i_1 (98)  [1/1] 2.90ns  loc: lenet/lenet_hls.c:233
:0  %i_1 = add nsw i32 %i6, 1

ST_6: StgValue_83 (99)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:233
:1  br label %2


 <State 7>: 3.25ns
ST_7: c3_o_2_load (78)  [1/2] 3.25ns  loc: lenet/lenet_hls.c:235
._crit_edge:0  %c3_o_2_load = load float* %c3_o_2_addr, align 4


 <State 8>: 6.79ns
ST_8: tmp_10 (92)  [1/1] 6.79ns  loc: lenet/lenet_hls.c:235
._crit_edge:14  %tmp_10 = fcmp ogt float %max_value_1, %c3_o_2_load


 <State 9>: 7.34ns
ST_9: max_value_1_to_int (79)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
._crit_edge:1  %max_value_1_to_int = bitcast float %max_value_1 to i32

ST_9: tmp_1 (80)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
._crit_edge:2  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %max_value_1_to_int, i32 23, i32 30)

ST_9: tmp_24 (81)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
._crit_edge:3  %tmp_24 = trunc i32 %max_value_1_to_int to i23

ST_9: c3_o_2_load_to_int (82)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
._crit_edge:4  %c3_o_2_load_to_int = bitcast float %c3_o_2_load to i32

ST_9: tmp_3 (83)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
._crit_edge:5  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %c3_o_2_load_to_int, i32 23, i32 30)

ST_9: tmp_25 (84)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235
._crit_edge:6  %tmp_25 = trunc i32 %c3_o_2_load_to_int to i23

ST_9: notlhs (85)  [1/1] 2.91ns  loc: lenet/lenet_hls.c:235
._crit_edge:7  %notlhs = icmp ne i8 %tmp_1, -1

ST_9: notrhs (86)  [1/1] 3.20ns  loc: lenet/lenet_hls.c:235
._crit_edge:8  %notrhs = icmp eq i23 %tmp_24, 0

ST_9: tmp_5 (87)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235 (grouped into LUT with out node tmp_11)
._crit_edge:9  %tmp_5 = or i1 %notrhs, %notlhs

ST_9: notlhs4 (88)  [1/1] 2.91ns  loc: lenet/lenet_hls.c:235
._crit_edge:10  %notlhs4 = icmp ne i8 %tmp_3, -1

ST_9: notrhs5 (89)  [1/1] 3.20ns  loc: lenet/lenet_hls.c:235
._crit_edge:11  %notrhs5 = icmp eq i23 %tmp_25, 0

ST_9: tmp_6 (90)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235 (grouped into LUT with out node tmp_11)
._crit_edge:12  %tmp_6 = or i1 %notrhs5, %notlhs4

ST_9: tmp_8 (91)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:235 (grouped into LUT with out node tmp_11)
._crit_edge:13  %tmp_8 = and i1 %tmp_5, %tmp_6

ST_9: tmp_11 (93)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:235 (out node of the LUT)
._crit_edge:15  %tmp_11 = and i1 %tmp_8, %tmp_10

ST_9: max_value_2 (94)  [1/1] 2.07ns  loc: lenet/lenet_hls.c:235 (out node of the LUT)
._crit_edge:16  %max_value_2 = select i1 %tmp_11, float %max_value_1, float %c3_o_2_load

ST_9: StgValue_101 (96)  [1/1] 0.00ns  loc: lenet/lenet_hls.c:234
._crit_edge:18  br label %.preheader4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c3_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10        (br               ) [ 0111111111]
c                  (phi              ) [ 0010000000]
c_cast3_cast       (zext             ) [ 0000000000]
tmp_2              (bitconcatenate   ) [ 0000000000]
p_shl2_cast        (zext             ) [ 0000000000]
tmp_4              (add              ) [ 0001111111]
tmp_12             (bitconcatenate   ) [ 0000000000]
p_shl_cast         (zext             ) [ 0000000000]
tmp_13             (bitconcatenate   ) [ 0000000000]
p_shl1_cast        (zext             ) [ 0000000000]
tmp_14             (add              ) [ 0000000000]
tmp_16_cast        (zext             ) [ 0001111111]
exitcond2          (icmp             ) [ 0011111111]
empty              (speclooptripcount) [ 0000000000]
c_1                (add              ) [ 0111111111]
StgValue_25        (br               ) [ 0000000000]
StgValue_26        (br               ) [ 0011111111]
StgValue_27        (ret              ) [ 0000000000]
h                  (phi              ) [ 0001000000]
h_cast2_cast       (zext             ) [ 0000000000]
tmp_15             (add              ) [ 0000000000]
tmp_17_cast        (zext             ) [ 0000000000]
p_shl3_cast        (bitconcatenate   ) [ 0000000000]
tmp_16             (add              ) [ 0000111111]
exitcond1          (icmp             ) [ 0011111111]
empty_5            (speclooptripcount) [ 0000000000]
h_1                (add              ) [ 0011111111]
StgValue_37        (br               ) [ 0000000000]
i                  (bitconcatenate   ) [ 0000000000]
i_cast             (zext             ) [ 0000111111]
tmp_7              (add              ) [ 0000000000]
tmp_7_cast         (zext             ) [ 0000111111]
StgValue_42        (br               ) [ 0011111111]
StgValue_43        (br               ) [ 0111111111]
w                  (phi              ) [ 0000100000]
w_cast1_cast       (zext             ) [ 0000000000]
tmp_17             (add              ) [ 0000000000]
tmp_20_cast        (zext             ) [ 0000000000]
output_addr        (getelementptr    ) [ 0000011111]
exitcond           (icmp             ) [ 0011111111]
empty_6            (speclooptripcount) [ 0000000000]
w_1                (add              ) [ 0011111111]
StgValue_52        (br               ) [ 0000000000]
j                  (bitconcatenate   ) [ 0000000000]
j_cast             (zext             ) [ 0000011111]
tmp                (add              ) [ 0000000000]
tmp_cast           (zext             ) [ 0000011111]
StgValue_57        (br               ) [ 0011111111]
StgValue_58        (br               ) [ 0011111111]
i6                 (phi              ) [ 0000011111]
max_value          (phi              ) [ 0000011111]
tmp_18             (add              ) [ 0000000000]
tmp_19             (trunc            ) [ 0000000000]
p_shl4_cast        (bitconcatenate   ) [ 0000000000]
tmp_20             (trunc            ) [ 0000000000]
p_shl5_cast        (bitconcatenate   ) [ 0000000000]
tmp_21             (add              ) [ 0000001111]
tmp_9              (icmp             ) [ 0011111111]
StgValue_68        (br               ) [ 0000000000]
StgValue_69        (br               ) [ 0011111111]
StgValue_70        (store            ) [ 0000000000]
StgValue_71        (br               ) [ 0011111111]
j5                 (phi              ) [ 0000001000]
max_value_1        (phi              ) [ 0011111111]
tmp_22             (trunc            ) [ 0000000000]
tmp_23             (add              ) [ 0000000000]
tmp_25_cast        (zext             ) [ 0000000000]
c3_o_2_addr        (getelementptr    ) [ 0000000100]
tmp_s              (icmp             ) [ 0011111111]
StgValue_79        (br               ) [ 0000000000]
j_1                (add              ) [ 0011111111]
i_1                (add              ) [ 0011111111]
StgValue_83        (br               ) [ 0011111111]
c3_o_2_load        (load             ) [ 0000000011]
tmp_10             (fcmp             ) [ 0000000001]
max_value_1_to_int (bitcast          ) [ 0000000000]
tmp_1              (partselect       ) [ 0000000000]
tmp_24             (trunc            ) [ 0000000000]
c3_o_2_load_to_int (bitcast          ) [ 0000000000]
tmp_3              (partselect       ) [ 0000000000]
tmp_25             (trunc            ) [ 0000000000]
notlhs             (icmp             ) [ 0000000000]
notrhs             (icmp             ) [ 0000000000]
tmp_5              (or               ) [ 0000000000]
notlhs4            (icmp             ) [ 0000000000]
notrhs5            (icmp             ) [ 0000000000]
tmp_6              (or               ) [ 0000000000]
tmp_8              (and              ) [ 0000000000]
tmp_11             (and              ) [ 0000000000]
max_value_2        (select           ) [ 0011111111]
StgValue_101       (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c3_o_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_o_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="output_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="StgValue_70_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="9" slack="1"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="c3_o_2_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_o_2_addr/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_o_2_load/6 "/>
</bind>
</comp>

<comp id="81" class="1005" name="c_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="1"/>
<pin id="83" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="c_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="h_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="1"/>
<pin id="94" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="h_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="w_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="w_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i6_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i6_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="2"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="max_value_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="max_value_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value/5 "/>
</bind>
</comp>

<comp id="137" class="1005" name="j5_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j5 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="j5_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="4" slack="2"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j5/6 "/>
</bind>
</comp>

<comp id="146" class="1005" name="max_value_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_1 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="max_value_1_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="32" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value_1/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_10_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="c_cast3_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast3_cast/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_shl2_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_12_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_13_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_shl1_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_14_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_16_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="c_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="h_cast2_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast2_cast/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_15_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_17_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_cast/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_shl3_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_16_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="h_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_7_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_7_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="w_cast1_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast1_cast/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_17_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="1"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_20_cast_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="w_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="j_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="j_cast_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_18_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="3"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_19_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_shl4_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_20_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_shl5_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="0" index="1" bw="11" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_21_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="0"/>
<pin id="371" dir="0" index="1" bw="12" slack="0"/>
<pin id="372" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_9_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_22_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_23_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="0" index="1" bw="12" slack="1"/>
<pin id="387" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_25_cast_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="2"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="max_value_1_to_int_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="3"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="max_value_1_to_int/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="0" index="3" bw="6" slack="0"/>
<pin id="420" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_24_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="c3_o_2_load_to_int_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c3_o_2_load_to_int/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="6" slack="0"/>
<pin id="437" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_25_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="notlhs_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="notrhs_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="23" slack="0"/>
<pin id="454" dir="0" index="1" bw="23" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="notlhs4_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="notrhs5_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="23" slack="0"/>
<pin id="472" dir="0" index="1" bw="23" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_8_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_11_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="1"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="max_value_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="3"/>
<pin id="496" dir="0" index="2" bw="32" slack="2"/>
<pin id="497" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_2/9 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_4_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_16_cast_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="3"/>
<pin id="507" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_16_cast "/>
</bind>
</comp>

<comp id="513" class="1005" name="c_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_16_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="1"/>
<pin id="520" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="526" class="1005" name="h_1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="i_cast_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="2"/>
<pin id="533" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_7_cast_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2"/>
<pin id="538" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="541" class="1005" name="output_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="9" slack="1"/>
<pin id="543" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="549" class="1005" name="w_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="j_cast_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2"/>
<pin id="556" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_cast_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="2"/>
<pin id="561" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_21_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="1"/>
<pin id="566" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="572" class="1005" name="c3_o_2_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="1"/>
<pin id="574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c3_o_2_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="j_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="i_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="c3_o_2_load_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c3_o_2_load "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_10_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="602" class="1005" name="max_value_2_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="123"><net_src comp="117" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="65" pin=1"/></net>

<net id="136"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="149"><net_src comp="146" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="156"><net_src comp="124" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="162"><net_src comp="146" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="85" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="85" pin="4"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="163" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="85" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="85" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="193" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="85" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="85" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="96" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="235" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="240" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="244" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="96" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="96" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="96" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="270" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="107" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="310"><net_src comp="107" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="107" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="107" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="318" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="117" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="340" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="44" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="349" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="117" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="140" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="398"><net_src comp="140" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="46" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="140" pin="4"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="114" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="146" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="48" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="411" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="438"><net_src comp="48" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="429" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="50" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="52" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="445"><net_src comp="429" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="415" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="425" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="432" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="54" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="442" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="56" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="464" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="458" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="146" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="179" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="508"><net_src comp="215" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="516"><net_src comp="225" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="521"><net_src comp="252" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="529"><net_src comp="264" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="534"><net_src comp="278" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="539"><net_src comp="288" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="544"><net_src comp="58" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="552"><net_src comp="312" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="557"><net_src comp="326" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="562"><net_src comp="336" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="567"><net_src comp="369" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="575"><net_src comp="69" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="583"><net_src comp="399" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="588"><net_src comp="405" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="593"><net_src comp="76" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="600"><net_src comp="158" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="605"><net_src comp="493" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
	Port: c3_o_2 | {}
 - Input state : 
	Port: max_pooling4 : output_r | {}
	Port: max_pooling4 : c3_o_2 | {6 7 }
  - Chain level:
	State 1
	State 2
		c_cast3_cast : 1
		tmp_2 : 1
		p_shl2_cast : 2
		tmp_4 : 3
		tmp_12 : 1
		p_shl_cast : 2
		tmp_13 : 1
		p_shl1_cast : 2
		tmp_14 : 3
		tmp_16_cast : 4
		exitcond2 : 1
		c_1 : 1
		StgValue_25 : 2
	State 3
		h_cast2_cast : 1
		tmp_15 : 2
		tmp_17_cast : 3
		p_shl3_cast : 3
		tmp_16 : 4
		exitcond1 : 1
		h_1 : 1
		StgValue_37 : 2
		i : 1
		i_cast : 2
		tmp_7 : 2
		tmp_7_cast : 3
	State 4
		w_cast1_cast : 1
		tmp_17 : 2
		tmp_20_cast : 3
		output_addr : 4
		exitcond : 1
		w_1 : 1
		StgValue_52 : 2
		j : 1
		j_cast : 2
		tmp : 2
		tmp_cast : 3
	State 5
		tmp_18 : 1
		tmp_19 : 2
		p_shl4_cast : 3
		tmp_20 : 2
		p_shl5_cast : 3
		tmp_21 : 4
		tmp_9 : 1
		StgValue_68 : 2
		StgValue_70 : 1
	State 6
		tmp_22 : 1
		tmp_23 : 2
		tmp_25_cast : 3
		c3_o_2_addr : 4
		tmp_s : 1
		StgValue_79 : 2
		c3_o_2_load : 5
		j_1 : 1
	State 7
	State 8
	State 9
		tmp_1 : 1
		tmp_24 : 1
		tmp_3 : 1
		tmp_25 : 1
		notlhs : 2
		notrhs : 2
		tmp_5 : 3
		notlhs4 : 2
		notrhs5 : 2
		tmp_6 : 3
		tmp_8 : 3
		tmp_11 : 3
		max_value_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     tmp_4_fu_179    |    0    |    26   |    12   |
|          |    tmp_14_fu_209    |    0    |    29   |    13   |
|          |      c_1_fu_225     |    0    |    20   |    10   |
|          |    tmp_15_fu_235    |    0    |    29   |    13   |
|          |    tmp_16_fu_252    |    0    |    35   |    15   |
|          |      h_1_fu_264     |    0    |    14   |    9    |
|          |     tmp_7_fu_282    |    0    |    17   |    9    |
|    add   |    tmp_17_fu_296    |    0    |    35   |    15   |
|          |      w_1_fu_312     |    0    |    14   |    9    |
|          |      tmp_fu_330     |    0    |    17   |    9    |
|          |    tmp_18_fu_340    |    0    |   101   |    37   |
|          |    tmp_21_fu_369    |    0    |    41   |    17   |
|          |    tmp_23_fu_384    |    0    |    41   |    17   |
|          |      j_1_fu_399     |    0    |   101   |    37   |
|          |      i_1_fu_405     |    0    |   101   |    37   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_10_fu_158    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond2_fu_219  |    0    |    0    |    2    |
|          |   exitcond1_fu_258  |    0    |    0    |    1    |
|          |   exitcond_fu_306   |    0    |    0    |    1    |
|          |     tmp_9_fu_375    |    0    |    0    |    16   |
|   icmp   |     tmp_s_fu_394    |    0    |    0    |    16   |
|          |    notlhs_fu_446    |    0    |    0    |    4    |
|          |    notrhs_fu_452    |    0    |    0    |    13   |
|          |    notlhs4_fu_464   |    0    |    0    |    4    |
|          |    notrhs5_fu_470   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |  max_value_2_fu_493 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    or    |     tmp_5_fu_458    |    0    |    0    |    2    |
|          |     tmp_6_fu_476    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |     tmp_8_fu_482    |    0    |    0    |    2    |
|          |    tmp_11_fu_488    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          | c_cast3_cast_fu_163 |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_175 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_193  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_205 |    0    |    0    |    0    |
|          |  tmp_16_cast_fu_215 |    0    |    0    |    0    |
|          | h_cast2_cast_fu_231 |    0    |    0    |    0    |
|   zext   |  tmp_17_cast_fu_240 |    0    |    0    |    0    |
|          |    i_cast_fu_278    |    0    |    0    |    0    |
|          |  tmp_7_cast_fu_288  |    0    |    0    |    0    |
|          | w_cast1_cast_fu_292 |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_301 |    0    |    0    |    0    |
|          |    j_cast_fu_326    |    0    |    0    |    0    |
|          |   tmp_cast_fu_336   |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_389 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_2_fu_167    |    0    |    0    |    0    |
|          |    tmp_12_fu_185    |    0    |    0    |    0    |
|          |    tmp_13_fu_197    |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_244 |    0    |    0    |    0    |
|          |       i_fu_270      |    0    |    0    |    0    |
|          |       j_fu_318      |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_349 |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_361 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_19_fu_345    |    0    |    0    |    0    |
|          |    tmp_20_fu_357    |    0    |    0    |    0    |
|   trunc  |    tmp_22_fu_380    |    0    |    0    |    0    |
|          |    tmp_24_fu_425    |    0    |    0    |    0    |
|          |    tmp_25_fu_442    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_1_fu_415    |    0    |    0    |    0    |
|          |     tmp_3_fu_432    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |   687   |   608   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|c3_o_2_addr_reg_572|   11   |
|c3_o_2_load_reg_590|   32   |
|    c_1_reg_513    |    5   |
|      c_reg_81     |    5   |
|    h_1_reg_526    |    3   |
|      h_reg_92     |    3   |
|     i6_reg_114    |   32   |
|    i_1_reg_585    |   32   |
|   i_cast_reg_531  |   32   |
|     j5_reg_137    |   32   |
|    j_1_reg_580    |   32   |
|   j_cast_reg_554  |   32   |
|max_value_1_reg_146|   32   |
|max_value_2_reg_602|   32   |
| max_value_reg_124 |   32   |
|output_addr_reg_541|    9   |
|   tmp_10_reg_597  |    1   |
|tmp_16_cast_reg_505|   32   |
|   tmp_16_reg_518  |   10   |
|   tmp_21_reg_564  |   12   |
|   tmp_4_reg_500   |    8   |
| tmp_7_cast_reg_536|   32   |
|  tmp_cast_reg_559 |   32   |
|    w_1_reg_549    |    3   |
|     w_reg_103     |    3   |
+-------------------+--------+
|       Total       |   489  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_76 |  p0  |   2  |  11  |   22   ||    9    |
| max_value_reg_124 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   86   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   687  |   608  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   489  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |  1176  |   626  |
+-----------+--------+--------+--------+--------+
