

================================================================
== Vivado HLS Report for 'ma_unitdatax_request'
================================================================
* Date:           Fri Oct 30 21:10:53 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     1563| 10.000 ns | 15.630 us |    1|  1563|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_enqueue_dequeue_fram_fu_243  |enqueue_dequeue_fram  |        1|      202| 10.000 ns |  2.020 us |     1|   202|   none  |
        |grp_compose_mac_frame_fu_271     |compose_mac_frame     |     1215|     1215| 12.150 us | 12.150 us |  1215|  1215|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      140|      140|         2|          -|          -|    70|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 8 2 
2 --> 3 4 
3 --> 2 
4 --> 15 12 9 5 8 
5 --> 6 
6 --> 8 7 
7 --> 8 
8 --> 
9 --> 10 
10 --> 8 11 
11 --> 8 
12 --> 13 
13 --> 8 14 
14 --> 8 
15 --> 16 
16 --> 8 17 
17 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %source_addr_mac), !map !60"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %dest_addr_mac), !map !66"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([70 x i8]* %data), !map !70"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %up), !map !76"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_class), !map !82"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_operating_class), !map !86"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_channel_number), !map !90"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %t_slot), !map !94"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %d_rate), !map !100"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %tx_power_lvl), !map !104"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %expiry_time), !map !108"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @ma_unitdatax_request_1) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c_identifier_channel = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_channel_number)"   --->   Operation 30 'read' 'c_identifier_channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c_identifier_operati = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_operating_class)"   --->   Operation 31 'read' 'c_identifier_operati' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%s_class_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s_class)"   --->   Operation 32 'read' 's_class_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)"   --->   Operation 33 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.16ns)   --->   "%llc_data = alloca [70 x i8], align 16" [fyp/MA_UNITDATAX_request.c:31]   --->   Operation 34 'alloca' 'llc_data' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_1 : Operation 35 [1/1] (2.22ns)   --->   "%mac_data = alloca [100 x i8], align 16" [fyp/MA_UNITDATAX_request.c:32]   --->   Operation 35 'alloca' 'mac_data' <Predicate = true> <Delay = 2.22>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %up_read, i32 3)" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 36 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln14)   --->   "%xor_ln14 = xor i1 %s_class_read, true" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 37 'xor' 'xor_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln14 = or i1 %tmp, %xor_ln14" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 38 'or' 'or_ln14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %or_ln14, label %._crit_edge, label %1" [fyp/MA_UNITDATAX_request.c:14]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.47ns)   --->   "%icmp_ln22 = icmp eq i8 %c_identifier_operati, 17" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 40 'icmp' 'icmp_ln22' <Predicate = (!or_ln14)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.47ns)   --->   "%icmp_ln22_1 = icmp eq i8 %c_identifier_channel, -78" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 41 'icmp' 'icmp_ln22_1' <Predicate = (!or_ln14)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns)   --->   "%and_ln22 = and i1 %icmp_ln22, %icmp_ln22_1" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 42 'and' 'and_ln22' <Predicate = (!or_ln14)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %and_ln22, label %2, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:22]   --->   Operation 43 'br' <Predicate = (!or_ln14)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%d_rate_read = call i7 @_ssdm_op_Read.ap_auto.i7P(i7* %d_rate)" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 44 'read' 'd_rate_read' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.46ns)   --->   "%empty = icmp eq i7 %d_rate_read, 24" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 45 'icmp' 'empty' <Predicate = (!or_ln14 & and_ln22)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.46ns)   --->   "%empty_9 = icmp eq i7 %d_rate_read, 12" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 46 'icmp' 'empty_9' <Predicate = (!or_ln14 & and_ln22)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = or i1 %empty_9, %empty" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 47 'or' 'empty_10' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.46ns)   --->   "%empty_11 = icmp eq i7 %d_rate_read, 6" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 48 'icmp' 'empty_11' <Predicate = (!or_ln14 & and_ln22)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_12 = or i1 %empty_11, %empty_10" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 49 'or' 'empty_12' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %._crit_edge10, label %._crit_edge13" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 50 'br' <Predicate = (!or_ln14 & and_ln22)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tx_power_lvl_read = call i4 @_ssdm_op_Read.ap_auto.i4P(i4* %tx_power_lvl)" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 51 'read' 'tx_power_lvl_read' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.44ns)   --->   "%empty_13 = icmp eq i4 %tx_power_lvl_read, -1" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 52 'icmp' 'empty_13' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.44ns)   --->   "%empty_14 = icmp eq i4 %tx_power_lvl_read, -2" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 53 'icmp' 'empty_14' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_15 = or i1 %empty_14, %empty_13" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 54 'or' 'empty_15' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.44ns)   --->   "%empty_16 = icmp eq i4 %tx_power_lvl_read, -3" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 55 'icmp' 'empty_16' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_17 = or i1 %empty_16, %empty_15" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 56 'or' 'empty_17' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.44ns)   --->   "%empty_18 = icmp eq i4 %tx_power_lvl_read, -4" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 57 'icmp' 'empty_18' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_19 = or i1 %empty_18, %empty_17" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 58 'or' 'empty_19' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.44ns)   --->   "%empty_20 = icmp eq i4 %tx_power_lvl_read, -5" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 59 'icmp' 'empty_20' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_21 = or i1 %empty_20, %empty_19" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 60 'or' 'empty_21' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.44ns)   --->   "%empty_22 = icmp eq i4 %tx_power_lvl_read, -6" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 61 'icmp' 'empty_22' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_23 = or i1 %empty_22, %empty_21" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 62 'or' 'empty_23' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.44ns)   --->   "%empty_24 = icmp eq i4 %tx_power_lvl_read, -7" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 63 'icmp' 'empty_24' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_25 = or i1 %empty_24, %empty_23" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 64 'or' 'empty_25' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (1.44ns)   --->   "%empty_26 = icmp eq i4 %tx_power_lvl_read, 0" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 65 'icmp' 'empty_26' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_27 = or i1 %empty_26, %empty_25" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 66 'or' 'empty_27' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %empty_27, label %._crit_edge13, label %.preheader.preheader" [fyp/MA_UNITDATAX_request.c:26]   --->   Operation 67 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 68 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27)> <Delay = 1.66>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:28]   --->   Operation 69 'br' <Predicate = (!or_ln14 & and_ln22 & empty_27) | (!or_ln14 & and_ln22 & !empty_12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.46ns)   --->   "%icmp_ln34 = icmp eq i7 %i_0, -58" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 71 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)"   --->   Operation 72 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.03ns)   --->   "%i = add i7 %i_0, 1" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 73 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %4, label %3" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %i_0 to i64" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 75 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln35" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 76 'getelementptr' 'data_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 77 'load' 'data_load' <Predicate = (!icmp_ln34)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%seq_number_load = load i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:38]   --->   Operation 78 'load' 'seq_number_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (2.22ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:38]   --->   Operation 79 'call' <Predicate = (icmp_ln34)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.32>
ST_3 : Operation 80 [1/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 80 'load' 'data_load' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%llc_data_addr = getelementptr inbounds [70 x i8]* %llc_data, i64 0, i64 %zext_ln35" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 81 'getelementptr' 'llc_data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.16ns)   --->   "store i8 %data_load, i8* %llc_data_addr, align 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:34]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.96>
ST_4 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:38]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [1/1] (1.77ns)   --->   "%add_ln40 = add i4 %up_read, -1" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 85 'add' 'add_ln40' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln40, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 86 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.18ns)   --->   "%icmp_ln40 = icmp eq i3 %tmp_1, 0" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 87 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %5, label %7" [fyp/MA_UNITDATAX_request.c:40]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.44ns)   --->   "%empty_30 = icmp eq i4 %up_read, 3"   --->   Operation 89 'icmp' 'empty_30' <Predicate = (!icmp_ln40)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.44ns)   --->   "%empty_31 = icmp eq i4 %up_read, 0"   --->   Operation 90 'icmp' 'empty_31' <Predicate = (!icmp_ln40)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.97ns)   --->   "%empty_32 = or i1 %empty_31, %empty_30"   --->   Operation 91 'or' 'empty_32' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %empty_32, label %._crit_edge19, label %9"   --->   Operation 92 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i4 %up_read to i3" [fyp/MA_UNITDATAX_request.c:66]   --->   Operation 93 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln40 & !empty_32)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.18ns)   --->   "%icmp_ln66 = icmp slt i3 %trunc_ln66, -2" [fyp/MA_UNITDATAX_request.c:66]   --->   Operation 94 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln40 & !empty_32)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %10, label %12" [fyp/MA_UNITDATAX_request.c:66]   --->   Operation 95 'br' <Predicate = (!icmp_ln40 & !empty_32)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.77ns)   --->   "%add_ln79 = add i4 %up_read, -6" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 96 'add' 'add_ln79' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln79, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 97 'partselect' 'tmp_3' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.18ns)   --->   "%icmp_ln79 = icmp eq i3 %tmp_3, 0" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 98 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %13, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:79]   --->   Operation 99 'br' <Predicate = (!icmp_ln40 & !empty_32 & !icmp_ln66)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.33>
ST_5 : Operation 100 [2/2] (5.33ns)   --->   "%enqueue_res_vo = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 100 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 7.18>
ST_6 : Operation 101 [1/2] (0.00ns)   --->   "%enqueue_res_vo = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 101 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_vo, label %14, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%medium_state_load_3 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 103 'load' 'medium_state_load_3' <Predicate = (enqueue_res_vo)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_3, label %._crit_edge26, label %hls_label_03" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 104 'br' <Predicate = (enqueue_res_vo)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%rand_state_load_3 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 105 'load' 'rand_state_load_3' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%low_6 = trunc i32 %rand_state_load_3 to i15" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 106 'trunc' 'low_6' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i15 %low_6 to i32" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 107 'zext' 'zext_ln5_3' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (5.57ns)   --->   "%low_7 = mul i32 %zext_ln5_3, 48271" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 108 'mul' 'low_7' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%high_6 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_3, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 109 'partselect' 'high_6' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%high_10 = zext i17 %high_6 to i32" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 110 'zext' 'high_10' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_11 = mul i32 48271, %high_10" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 111 'mul' 'high_11' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_11, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 112 'partselect' 'trunc_ln10_3' <Predicate = (enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.81>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_7, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 113 'specfucore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%trunc_ln9_3 = trunc i32 %high_11 to i16" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 114 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_6 = zext i16 %trunc_ln9_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 115 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.14ns)   --->   "%add_ln10_3 = add i16 15, %trunc_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 116 'add' 'add_ln10_3' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_7 = zext i16 %add_ln10_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 117 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%x_9 = shl i32 %zext_ln10_6, %zext_ln10_7" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 118 'shl' 'x_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_10 = add i32 %low_7, %x_9" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 119 'add' 'x_10' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = trunc i32 %x_10 to i31" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 120 'trunc' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_10, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 121 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.42>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_i_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 122 'specregionbegin' 'tmp_i_i2' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i2) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 123 'specregionend' 'empty_35' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i31 %trunc_ln11_3 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 124 'zext' 'zext_ln12_3' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i1 %tmp_6 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 125 'zext' 'zext_ln12_7' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (2.66ns)   --->   "%x_11 = add i32 %zext_ln12_7, %zext_ln12_3" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 126 'add' 'x_11' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.75ns)   --->   "store i32 %x_11, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:83]   --->   Operation 127 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 1.75>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %._crit_edge26" [fyp/MA_UNITDATAX_request.c:84]   --->   Operation 128 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (2.13ns)   --->   "%add_ln86 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 129 'add' 'add_ln86' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (1.75ns)   --->   "store i12 %add_ln86, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 130 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo)> <Delay = 1.75>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 131 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & !icmp_ln66 & icmp_ln79 & enqueue_res_vo)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_i_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 132 'specregionbegin' 'tmp_i_i1' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i1) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 133 'specregionend' 'empty_34' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i31 %trunc_ln11_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 134 'zext' 'zext_ln12_2' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i1 %tmp_5 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 135 'zext' 'zext_ln12_6' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (2.66ns)   --->   "%x_8 = add i32 %zext_ln12_6, %zext_ln12_2" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 136 'add' 'x_8' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (1.75ns)   --->   "store i32 %x_8, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 137 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 1.75>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "br label %._crit_edge23" [fyp/MA_UNITDATAX_request.c:71]   --->   Operation 138 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.13ns)   --->   "%add_ln73 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 139 'add' 'add_ln73' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (1.75ns)   --->   "store i12 %add_ln73, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 140 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi)> <Delay = 1.75>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 141 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & !empty_32 & icmp_ln66 & enqueue_res_vi)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_i_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 142 'specregionbegin' 'tmp_i_i3' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i3) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 143 'specregionend' 'empty_33' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %trunc_ln11_1 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 144 'zext' 'zext_ln12_1' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i1 %tmp_4 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 145 'zext' 'zext_ln12_5' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (2.66ns)   --->   "%x_5 = add i32 %zext_ln12_5, %zext_ln12_1" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 146 'add' 'x_5' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (1.75ns)   --->   "store i32 %x_5, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 147 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 1.75>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "br label %._crit_edge21" [fyp/MA_UNITDATAX_request.c:58]   --->   Operation 148 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (2.13ns)   --->   "%add_ln60 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 149 'add' 'add_ln60' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.75ns)   --->   "store i12 %add_ln60, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 150 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be)> <Delay = 1.75>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 151 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & !icmp_ln40 & empty_32 & enqueue_res_be)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 152 'specregionbegin' 'tmp_i_i' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 153 'specregionend' 'empty_29' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %trunc_ln11 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 154 'zext' 'zext_ln12' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i1 %tmp_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 155 'zext' 'zext_ln12_4' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln12_4, %zext_ln12" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 156 'add' 'x_2' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (1.75ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 157 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 1.75>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "br label %._crit_edge17" [fyp/MA_UNITDATAX_request.c:45]   --->   Operation 158 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (2.13ns)   --->   "%add_ln47 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 159 'add' 'add_ln47' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (1.75ns)   --->   "store i12 %add_ln47, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 160 'store' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk)> <Delay = 1.75>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 161 'br' <Predicate = (!or_ln14 & and_ln22 & empty_12 & !empty_27 & icmp_ln40 & enqueue_res_bk)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "ret void" [fyp/MA_UNITDATAX_request.c:94]   --->   Operation 162 'ret' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 5.33>
ST_9 : Operation 163 [2/2] (5.33ns)   --->   "%enqueue_res_vi = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 163 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 7.18>
ST_10 : Operation 164 [1/2] (0.00ns)   --->   "%enqueue_res_vi = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 164 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_vi, label %11, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%medium_state_load_2 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 166 'load' 'medium_state_load_2' <Predicate = (enqueue_res_vi)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_2, label %._crit_edge23, label %hls_label_02" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 167 'br' <Predicate = (enqueue_res_vi)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%rand_state_load_2 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 168 'load' 'rand_state_load_2' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%low_4 = trunc i32 %rand_state_load_2 to i15" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 169 'trunc' 'low_4' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i15 %low_4 to i32" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 170 'zext' 'zext_ln5_2' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (5.57ns)   --->   "%low_5 = mul i32 %zext_ln5_2, 48271" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 171 'mul' 'low_5' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%high_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_2, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 172 'partselect' 'high_4' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%high_8 = zext i17 %high_4 to i32" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 173 'zext' 'high_8' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_9 = mul i32 48271, %high_8" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 174 'mul' 'high_9' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_9, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 175 'partselect' 'trunc_ln10_2' <Predicate = (enqueue_res_vi & !medium_state_load_2)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 5.81>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_5, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 176 'specfucore' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%trunc_ln9_2 = trunc i32 %high_9 to i16" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 177 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_4 = zext i16 %trunc_ln9_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 178 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (2.14ns)   --->   "%add_ln10_2 = add i16 15, %trunc_ln10_2" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 179 'add' 'add_ln10_2' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_5 = zext i16 %add_ln10_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 180 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%x_6 = shl i32 %zext_ln10_4, %zext_ln10_5" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 181 'shl' 'x_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_7 = add i32 %low_5, %x_6" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 182 'add' 'x_7' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %x_7 to i31" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 183 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_7, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:70]   --->   Operation 184 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 5.33>
ST_12 : Operation 185 [2/2] (5.33ns)   --->   "%enqueue_res_be = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:54]   --->   Operation 185 'call' 'enqueue_res_be' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.18>
ST_13 : Operation 186 [1/2] (0.00ns)   --->   "%enqueue_res_be = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:54]   --->   Operation 186 'call' 'enqueue_res_be' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_be, label %8, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%medium_state_load_1 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 188 'load' 'medium_state_load_1' <Predicate = (enqueue_res_be)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_1, label %._crit_edge21, label %hls_label_01" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 189 'br' <Predicate = (enqueue_res_be)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%rand_state_load_1 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 190 'load' 'rand_state_load_1' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%low_2 = trunc i32 %rand_state_load_1 to i15" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 191 'trunc' 'low_2' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i15 %low_2 to i32" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 192 'zext' 'zext_ln5_1' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (5.57ns)   --->   "%low_3 = mul i32 %zext_ln5_1, 48271" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 193 'mul' 'low_3' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%high_2 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_1, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 194 'partselect' 'high_2' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%high_5 = zext i17 %high_2 to i32" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 195 'zext' 'high_5' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_7 = mul i32 48271, %high_5" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 196 'mul' 'high_7' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_7, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 197 'partselect' 'trunc_ln10_1' <Predicate = (enqueue_res_be & !medium_state_load_1)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.81>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_3, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 198 'specfucore' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%trunc_ln9_1 = trunc i32 %high_7 to i16" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 199 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_2 = zext i16 %trunc_ln9_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 200 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (2.14ns)   --->   "%add_ln10_1 = add i16 15, %trunc_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 201 'add' 'add_ln10_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_3 = zext i16 %add_ln10_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 202 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%x_3 = shl i32 %zext_ln10_2, %zext_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 203 'shl' 'x_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_4 = add i32 %low_3, %x_3" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 204 'add' 'x_4' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i32 %x_4 to i31" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 205 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_4, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:57]   --->   Operation 206 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 5.33>
ST_15 : Operation 207 [2/2] (5.33ns)   --->   "%enqueue_res_bk = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 207 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 4> <Delay = 7.18>
ST_16 : Operation 208 [1/2] (0.00ns)   --->   "%enqueue_res_bk = call fastcc zeroext i1 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 208 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %enqueue_res_bk, label %6, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%medium_state_load = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 210 'load' 'medium_state_load' <Predicate = (enqueue_res_bk)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %medium_state_load, label %._crit_edge17, label %hls_label_0" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 211 'br' <Predicate = (enqueue_res_bk)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 212 'load' 'rand_state_load' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 213 'trunc' 'low' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %low to i32" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 214 'zext' 'zext_ln5' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln5, 48271" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 215 'mul' 'low_1' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 216 'partselect' 'high' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 217 'zext' 'high_1' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_3 = mul i32 48271, %high_1" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 218 'mul' 'high_3' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_3, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 219 'partselect' 'trunc_ln1' <Predicate = (enqueue_res_bk & !medium_state_load)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 5.81>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 220 'specfucore' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln9 = trunc i32 %high_3 to i16" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 221 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10 = zext i16 %trunc_ln9 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 222 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (2.14ns)   --->   "%add_ln10 = add i16 15, %trunc_ln1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 223 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10_1 = zext i16 %add_ln10 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 224 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln10, %zext_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 225 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %low_1, %x" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 226 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 227 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:44]   --->   Operation 228 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ source_addr_mac]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ dest_addr_mac]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ up]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_class]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_identifier_operating_class]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_identifier_channel_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_slot]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_rate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_power_lvl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expiry_time]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seq_number]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_bk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ available_spaces_be]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ medium_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ rand_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000]
c_identifier_channel (read             ) [ 000000000000000000]
c_identifier_operati (read             ) [ 000000000000000000]
s_class_read         (read             ) [ 000000000000000000]
up_read              (read             ) [ 001110000000000000]
llc_data             (alloca           ) [ 001110000000000000]
mac_data             (alloca           ) [ 001111100110110110]
tmp                  (bitselect        ) [ 000000000000000000]
xor_ln14             (xor              ) [ 000000000000000000]
or_ln14              (or               ) [ 011111111111111111]
br_ln14              (br               ) [ 000000000000000000]
icmp_ln22            (icmp             ) [ 000000000000000000]
icmp_ln22_1          (icmp             ) [ 000000000000000000]
and_ln22             (and              ) [ 011111111111111111]
br_ln22              (br               ) [ 000000000000000000]
d_rate_read          (read             ) [ 000000000000000000]
empty                (icmp             ) [ 000000000000000000]
empty_9              (icmp             ) [ 000000000000000000]
empty_10             (or               ) [ 000000000000000000]
empty_11             (icmp             ) [ 000000000000000000]
empty_12             (or               ) [ 011111111111111111]
br_ln26              (br               ) [ 000000000000000000]
tx_power_lvl_read    (read             ) [ 000000000000000000]
empty_13             (icmp             ) [ 000000000000000000]
empty_14             (icmp             ) [ 000000000000000000]
empty_15             (or               ) [ 000000000000000000]
empty_16             (icmp             ) [ 000000000000000000]
empty_17             (or               ) [ 000000000000000000]
empty_18             (icmp             ) [ 000000000000000000]
empty_19             (or               ) [ 000000000000000000]
empty_20             (icmp             ) [ 000000000000000000]
empty_21             (or               ) [ 000000000000000000]
empty_22             (icmp             ) [ 000000000000000000]
empty_23             (or               ) [ 000000000000000000]
empty_24             (icmp             ) [ 000000000000000000]
empty_25             (or               ) [ 000000000000000000]
empty_26             (icmp             ) [ 000000000000000000]
empty_27             (or               ) [ 011111111111111111]
br_ln26              (br               ) [ 000000000000000000]
br_ln34              (br               ) [ 011100000000000000]
br_ln28              (br               ) [ 000000000000000000]
i_0                  (phi              ) [ 001000000000000000]
icmp_ln34            (icmp             ) [ 001100000000000000]
empty_28             (speclooptripcount) [ 000000000000000000]
i                    (add              ) [ 011100000000000000]
br_ln34              (br               ) [ 000000000000000000]
zext_ln35            (zext             ) [ 000100000000000000]
data_addr            (getelementptr    ) [ 000100000000000000]
seq_number_load      (load             ) [ 000011111111111111]
data_load            (load             ) [ 000000000000000000]
llc_data_addr        (getelementptr    ) [ 000000000000000000]
store_ln35           (store            ) [ 000000000000000000]
br_ln34              (br               ) [ 011100000000000000]
call_ln38            (call             ) [ 000000000000000000]
add_ln40             (add              ) [ 000000000000000000]
tmp_1                (partselect       ) [ 000000000000000000]
icmp_ln40            (icmp             ) [ 000011111111111111]
br_ln40              (br               ) [ 000000000000000000]
empty_30             (icmp             ) [ 000000000000000000]
empty_31             (icmp             ) [ 000000000000000000]
empty_32             (or               ) [ 000011111111111111]
br_ln0               (br               ) [ 000000000000000000]
trunc_ln66           (trunc            ) [ 000000000000000000]
icmp_ln66            (icmp             ) [ 000011111111111111]
br_ln66              (br               ) [ 000000000000000000]
add_ln79             (add              ) [ 000000000000000000]
tmp_3                (partselect       ) [ 000000000000000000]
icmp_ln79            (icmp             ) [ 000011111111111111]
br_ln79              (br               ) [ 000000000000000000]
enqueue_res_vo       (call             ) [ 000000111000000000]
br_ln81              (br               ) [ 000000000000000000]
medium_state_load_3  (load             ) [ 000000111000000000]
br_ln82              (br               ) [ 000000000000000000]
rand_state_load_3    (load             ) [ 000000000000000000]
low_6                (trunc            ) [ 000000000000000000]
zext_ln5_3           (zext             ) [ 000000000000000000]
low_7                (mul              ) [ 000000010000000000]
high_6               (partselect       ) [ 000000000000000000]
high_10              (zext             ) [ 000000000000000000]
high_11              (mul              ) [ 000000010000000000]
trunc_ln10_3         (partselect       ) [ 000000010000000000]
specfucore_ln7       (specfucore       ) [ 000000000000000000]
trunc_ln9_3          (trunc            ) [ 000000000000000000]
zext_ln10_6          (zext             ) [ 000000000000000000]
add_ln10_3           (add              ) [ 000000000000000000]
zext_ln10_7          (zext             ) [ 000000000000000000]
x_9                  (shl              ) [ 000000000000000000]
x_10                 (add              ) [ 000000000000000000]
trunc_ln11_3         (trunc            ) [ 000000001000000000]
tmp_6                (bitselect        ) [ 000000001000000000]
tmp_i_i2             (specregionbegin  ) [ 000000000000000000]
empty_35             (specregionend    ) [ 000000000000000000]
zext_ln12_3          (zext             ) [ 000000000000000000]
zext_ln12_7          (zext             ) [ 000000000000000000]
x_11                 (add              ) [ 000000000000000000]
store_ln13           (store            ) [ 000000000000000000]
br_ln84              (br               ) [ 000000000000000000]
add_ln86             (add              ) [ 000000000000000000]
store_ln86           (store            ) [ 000000000000000000]
br_ln87              (br               ) [ 000000000000000000]
tmp_i_i1             (specregionbegin  ) [ 000000000000000000]
empty_34             (specregionend    ) [ 000000000000000000]
zext_ln12_2          (zext             ) [ 000000000000000000]
zext_ln12_6          (zext             ) [ 000000000000000000]
x_8                  (add              ) [ 000000000000000000]
store_ln13           (store            ) [ 000000000000000000]
br_ln71              (br               ) [ 000000000000000000]
add_ln73             (add              ) [ 000000000000000000]
store_ln73           (store            ) [ 000000000000000000]
br_ln74              (br               ) [ 000000000000000000]
tmp_i_i3             (specregionbegin  ) [ 000000000000000000]
empty_33             (specregionend    ) [ 000000000000000000]
zext_ln12_1          (zext             ) [ 000000000000000000]
zext_ln12_5          (zext             ) [ 000000000000000000]
x_5                  (add              ) [ 000000000000000000]
store_ln13           (store            ) [ 000000000000000000]
br_ln58              (br               ) [ 000000000000000000]
add_ln60             (add              ) [ 000000000000000000]
store_ln60           (store            ) [ 000000000000000000]
br_ln61              (br               ) [ 000000000000000000]
tmp_i_i              (specregionbegin  ) [ 000000000000000000]
empty_29             (specregionend    ) [ 000000000000000000]
zext_ln12            (zext             ) [ 000000000000000000]
zext_ln12_4          (zext             ) [ 000000000000000000]
x_2                  (add              ) [ 000000000000000000]
store_ln13           (store            ) [ 000000000000000000]
br_ln45              (br               ) [ 000000000000000000]
add_ln47             (add              ) [ 000000000000000000]
store_ln47           (store            ) [ 000000000000000000]
br_ln48              (br               ) [ 000000000000000000]
ret_ln94             (ret              ) [ 000000000000000000]
enqueue_res_vi       (call             ) [ 000000001011000000]
br_ln68              (br               ) [ 000000000000000000]
medium_state_load_2  (load             ) [ 000000001011000000]
br_ln69              (br               ) [ 000000000000000000]
rand_state_load_2    (load             ) [ 000000000000000000]
low_4                (trunc            ) [ 000000000000000000]
zext_ln5_2           (zext             ) [ 000000000000000000]
low_5                (mul              ) [ 000000000001000000]
high_4               (partselect       ) [ 000000000000000000]
high_8               (zext             ) [ 000000000000000000]
high_9               (mul              ) [ 000000000001000000]
trunc_ln10_2         (partselect       ) [ 000000000001000000]
specfucore_ln7       (specfucore       ) [ 000000000000000000]
trunc_ln9_2          (trunc            ) [ 000000000000000000]
zext_ln10_4          (zext             ) [ 000000000000000000]
add_ln10_2           (add              ) [ 000000000000000000]
zext_ln10_5          (zext             ) [ 000000000000000000]
x_6                  (shl              ) [ 000000000000000000]
x_7                  (add              ) [ 000000000000000000]
trunc_ln11_2         (trunc            ) [ 000000001000000000]
tmp_5                (bitselect        ) [ 000000001000000000]
enqueue_res_be       (call             ) [ 000000001000011000]
br_ln55              (br               ) [ 000000000000000000]
medium_state_load_1  (load             ) [ 000000001000011000]
br_ln56              (br               ) [ 000000000000000000]
rand_state_load_1    (load             ) [ 000000000000000000]
low_2                (trunc            ) [ 000000000000000000]
zext_ln5_1           (zext             ) [ 000000000000000000]
low_3                (mul              ) [ 000000000000001000]
high_2               (partselect       ) [ 000000000000000000]
high_5               (zext             ) [ 000000000000000000]
high_7               (mul              ) [ 000000000000001000]
trunc_ln10_1         (partselect       ) [ 000000000000001000]
specfucore_ln7       (specfucore       ) [ 000000000000000000]
trunc_ln9_1          (trunc            ) [ 000000000000000000]
zext_ln10_2          (zext             ) [ 000000000000000000]
add_ln10_1           (add              ) [ 000000000000000000]
zext_ln10_3          (zext             ) [ 000000000000000000]
x_3                  (shl              ) [ 000000000000000000]
x_4                  (add              ) [ 000000000000000000]
trunc_ln11_1         (trunc            ) [ 000000001000000000]
tmp_4                (bitselect        ) [ 000000001000000000]
enqueue_res_bk       (call             ) [ 000000001000000011]
br_ln42              (br               ) [ 000000000000000000]
medium_state_load    (load             ) [ 000000001000000011]
br_ln43              (br               ) [ 000000000000000000]
rand_state_load      (load             ) [ 000000000000000000]
low                  (trunc            ) [ 000000000000000000]
zext_ln5             (zext             ) [ 000000000000000000]
low_1                (mul              ) [ 000000000000000001]
high                 (partselect       ) [ 000000000000000000]
high_1               (zext             ) [ 000000000000000000]
high_3               (mul              ) [ 000000000000000001]
trunc_ln1            (partselect       ) [ 000000000000000001]
specfucore_ln7       (specfucore       ) [ 000000000000000000]
trunc_ln9            (trunc            ) [ 000000000000000000]
zext_ln10            (zext             ) [ 000000000000000000]
add_ln10             (add              ) [ 000000000000000000]
zext_ln10_1          (zext             ) [ 000000000000000000]
x                    (shl              ) [ 000000000000000000]
x_1                  (add              ) [ 000000000000000000]
trunc_ln11           (trunc            ) [ 000000001000000000]
tmp_2                (bitselect        ) [ 000000001000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="source_addr_mac">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="source_addr_mac"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dest_addr_mac">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_addr_mac"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="up">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_class">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_class"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_identifier_operating_class">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_identifier_operating_class"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c_identifier_channel_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_identifier_channel_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_slot">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_slot"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_rate">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_rate"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_power_lvl">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_power_lvl"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="expiry_time">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="expiry_time"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="seq_number">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq_number"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="edca_queues">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="available_spaces_be">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="write_pointer_be">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="medium_state">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="medium_state"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rand_state">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_state"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma_unitdatax_request_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compose_mac_frame"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enqueue_dequeue_fram"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="llc_data_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="llc_data/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mac_data_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mac_data/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_identifier_channel_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_identifier_channel/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="c_identifier_operati_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_identifier_operati/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="s_class_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_class_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="up_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="4" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="up_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="d_rate_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_rate_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tx_power_lvl_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_power_lvl_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="7" slack="0"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="llc_data_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="1"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llc_data_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln35_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="1"/>
<pin id="234" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_enqueue_dequeue_fram_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="247" dir="0" index="3" bw="3" slack="0"/>
<pin id="248" dir="0" index="4" bw="2" slack="0"/>
<pin id="249" dir="0" index="5" bw="8" slack="0"/>
<pin id="250" dir="0" index="6" bw="3" slack="0"/>
<pin id="251" dir="0" index="7" bw="2" slack="0"/>
<pin id="252" dir="0" index="8" bw="3" slack="0"/>
<pin id="253" dir="0" index="9" bw="2" slack="0"/>
<pin id="254" dir="0" index="10" bw="3" slack="0"/>
<pin id="255" dir="0" index="11" bw="2" slack="0"/>
<pin id="256" dir="1" index="12" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="enqueue_res_vo/5 enqueue_res_vi/9 enqueue_res_be/12 enqueue_res_bk/15 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_compose_mac_frame_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="12" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="1"/>
<pin id="275" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="276" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="277" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="medium_state_load_3/6 medium_state_load_2/10 medium_state_load_1/13 medium_state_load/16 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rand_state_load_3/6 rand_state_load_2/10 rand_state_load_1/13 rand_state_load/16 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="17" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="high_6/6 high_4/10 high_2/13 high/16 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="5"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/8 add_ln73/8 add_ln60/8 add_ln47/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/8 store_ln73/8 store_ln60/8 store_ln47/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="0" index="2" bw="3" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln14_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln22_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln22_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln22_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_9_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_10_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="empty_11_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="empty_12_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="empty_13_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_13/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="empty_14_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="2" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="empty_15_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="empty_16_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_17_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="empty_18_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="empty_19_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_19/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="empty_20_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="empty_21_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="empty_22_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="empty_23_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="empty_24_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_25_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="empty_26_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="empty_27_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln34_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="7" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln35_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="seq_number_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq_number_load/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln40_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="2"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="0" index="3" bw="3" slack="0"/>
<pin id="498" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln40_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="empty_30_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="2"/>
<pin id="511" dir="0" index="1" bw="3" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_30/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="empty_31_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="2"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_31/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="empty_32_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_32/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="trunc_ln66_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="2"/>
<pin id="527" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln66_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln79_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="2"/>
<pin id="536" dir="0" index="1" bw="4" slack="0"/>
<pin id="537" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_3_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="0" index="1" bw="4" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="0" index="3" bw="3" slack="0"/>
<pin id="544" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln79_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="low_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low_6/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln5_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_3/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="low_7_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="0"/>
<pin id="565" dir="0" index="1" bw="17" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_7/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="high_10_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="17" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_10/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln10_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="6" slack="0"/>
<pin id="577" dir="0" index="3" bw="6" slack="0"/>
<pin id="578" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_3/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln9_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_3/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln10_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_6/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln10_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="1"/>
<pin id="592" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_3/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln10_7_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_7/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="x_9_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x_9/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="x_10_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_10/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln11_3_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_3/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln12_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="31" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln12_7_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_7/8 "/>
</bind>
</comp>

<comp id="627" class="1004" name="x_11_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="31" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_11/8 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln13_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln12_2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="31" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/8 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln12_6_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_6/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="x_8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="31" slack="0"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_8/8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln13_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/8 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln12_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="31" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln12_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_5/8 "/>
</bind>
</comp>

<comp id="663" class="1004" name="x_5_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="31" slack="0"/>
<pin id="666" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="store_ln13_store_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln12_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="31" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/8 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln12_4_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_4/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="x_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="31" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln13_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="low_4_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low_4/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln5_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="15" slack="0"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="low_5_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="15" slack="0"/>
<pin id="703" dir="0" index="1" bw="17" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_5/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="high_8_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="17" slack="0"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_8/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="trunc_ln10_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="0" index="3" bw="6" slack="0"/>
<pin id="716" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_2/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="trunc_ln9_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_2/11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln10_4_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="0"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_4/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln10_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="0" index="1" bw="16" slack="1"/>
<pin id="730" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_2/11 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln10_5_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_5/11 "/>
</bind>
</comp>

<comp id="736" class="1004" name="x_6_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="0" index="1" bw="16" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x_6/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="x_7_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_7/11 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln11_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_2/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="6" slack="0"/>
<pin id="755" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="759" class="1004" name="low_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low_2/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln5_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="15" slack="0"/>
<pin id="765" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="low_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="15" slack="0"/>
<pin id="769" dir="0" index="1" bw="17" slack="0"/>
<pin id="770" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_3/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="high_5_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="17" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_5/13 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln10_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="0" index="2" bw="6" slack="0"/>
<pin id="781" dir="0" index="3" bw="6" slack="0"/>
<pin id="782" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_1/13 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln9_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_1/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln10_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/14 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln10_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="0"/>
<pin id="795" dir="0" index="1" bw="16" slack="1"/>
<pin id="796" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/14 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln10_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="0"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_3/14 "/>
</bind>
</comp>

<comp id="802" class="1004" name="x_3_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="0" index="1" bw="16" slack="0"/>
<pin id="805" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x_3/14 "/>
</bind>
</comp>

<comp id="808" class="1004" name="x_4_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/14 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln11_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_1/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_4_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="6" slack="0"/>
<pin id="821" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="low_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low/16 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln5_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="15" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/16 "/>
</bind>
</comp>

<comp id="833" class="1004" name="low_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="15" slack="0"/>
<pin id="835" dir="0" index="1" bw="17" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_1/16 "/>
</bind>
</comp>

<comp id="839" class="1004" name="high_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="17" slack="0"/>
<pin id="841" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_1/16 "/>
</bind>
</comp>

<comp id="843" class="1004" name="trunc_ln1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="0" index="2" bw="6" slack="0"/>
<pin id="847" dir="0" index="3" bw="6" slack="0"/>
<pin id="848" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/16 "/>
</bind>
</comp>

<comp id="852" class="1004" name="trunc_ln9_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/17 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln10_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="0"/>
<pin id="857" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/17 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln10_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="0"/>
<pin id="861" dir="0" index="1" bw="16" slack="1"/>
<pin id="862" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/17 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln10_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="0"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="x_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="0"/>
<pin id="870" dir="0" index="1" bw="16" slack="0"/>
<pin id="871" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x/17 "/>
</bind>
</comp>

<comp id="874" class="1004" name="x_1_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/17 "/>
</bind>
</comp>

<comp id="879" class="1004" name="trunc_ln11_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/17 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_2_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="0" index="2" bw="6" slack="0"/>
<pin id="887" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="891" class="1007" name="high_11_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="17" slack="0"/>
<pin id="894" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_11/6 "/>
</bind>
</comp>

<comp id="898" class="1007" name="high_9_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="17" slack="0"/>
<pin id="901" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_9/10 "/>
</bind>
</comp>

<comp id="905" class="1007" name="high_7_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="0" index="1" bw="17" slack="0"/>
<pin id="908" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_7/13 "/>
</bind>
</comp>

<comp id="912" class="1007" name="high_3_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="0" index="1" bw="17" slack="0"/>
<pin id="915" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_3/16 "/>
</bind>
</comp>

<comp id="919" class="1005" name="up_read_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="1"/>
<pin id="921" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="up_read "/>
</bind>
</comp>

<comp id="929" class="1005" name="or_ln14_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="6"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln14 "/>
</bind>
</comp>

<comp id="933" class="1005" name="and_ln22_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="6"/>
<pin id="935" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln22 "/>
</bind>
</comp>

<comp id="937" class="1005" name="empty_12_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="6"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="941" class="1005" name="empty_27_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="6"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="948" class="1005" name="i_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="7" slack="0"/>
<pin id="950" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="953" class="1005" name="zext_ln35_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="64" slack="1"/>
<pin id="955" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="958" class="1005" name="data_addr_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="7" slack="1"/>
<pin id="960" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="963" class="1005" name="seq_number_load_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="12" slack="1"/>
<pin id="965" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="seq_number_load "/>
</bind>
</comp>

<comp id="969" class="1005" name="icmp_ln40_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="4"/>
<pin id="971" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="973" class="1005" name="empty_32_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="4"/>
<pin id="975" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="977" class="1005" name="icmp_ln66_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="4"/>
<pin id="979" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln66 "/>
</bind>
</comp>

<comp id="981" class="1005" name="icmp_ln79_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="4"/>
<pin id="983" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="985" class="1005" name="enqueue_res_vo_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="2"/>
<pin id="987" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enqueue_res_vo "/>
</bind>
</comp>

<comp id="989" class="1005" name="medium_state_load_3_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="2"/>
<pin id="991" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load_3 "/>
</bind>
</comp>

<comp id="993" class="1005" name="low_7_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_7 "/>
</bind>
</comp>

<comp id="998" class="1005" name="high_11_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_11 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="trunc_ln10_3_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="1"/>
<pin id="1005" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_3 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="trunc_ln11_3_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="31" slack="1"/>
<pin id="1010" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_3 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_6_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="enqueue_res_vi_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="2"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enqueue_res_vi "/>
</bind>
</comp>

<comp id="1022" class="1005" name="medium_state_load_2_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="2"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load_2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="low_5_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_5 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="high_9_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_9 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="trunc_ln10_2_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="1"/>
<pin id="1038" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_2 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="trunc_ln11_2_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="31" slack="1"/>
<pin id="1043" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_2 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="tmp_5_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="enqueue_res_be_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="2"/>
<pin id="1053" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enqueue_res_be "/>
</bind>
</comp>

<comp id="1055" class="1005" name="medium_state_load_1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="2"/>
<pin id="1057" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load_1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="low_3_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_3 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="high_7_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_7 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="trunc_ln10_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="1"/>
<pin id="1071" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="trunc_ln11_1_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="31" slack="1"/>
<pin id="1076" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_4_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="enqueue_res_bk_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="2"/>
<pin id="1086" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="enqueue_res_bk "/>
</bind>
</comp>

<comp id="1088" class="1005" name="medium_state_load_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="2"/>
<pin id="1090" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load "/>
</bind>
</comp>

<comp id="1092" class="1005" name="low_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="1"/>
<pin id="1094" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="high_3_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="1"/>
<pin id="1099" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_3 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="trunc_ln1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="1"/>
<pin id="1104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="trunc_ln11_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="31" slack="1"/>
<pin id="1109" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="1"/>
<pin id="1114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="165"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="78" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="106" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="106" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="213" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="257"><net_src comp="120" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="122" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="243" pin=5"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="243" pin=6"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="243" pin=7"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="243" pin=8"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="243" pin=9"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="243" pin=10"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="243" pin=11"/></net>

<net id="268"><net_src comp="156" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="269"><net_src comp="158" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="270"><net_src comp="160" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="278"><net_src comp="108" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="44" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="126" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="128" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="130" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="301"><net_src comp="154" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="188" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="182" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="308" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="176" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="170" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="68" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="328" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="194" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="194" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="346" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="194" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="76" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="358" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="200" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="80" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="200" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="376" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="200" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="84" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="200" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="400" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="200" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="88" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="412" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="200" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="90" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="200" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="92" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="200" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="94" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="448" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="236" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="98" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="236" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="104" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="236" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="486"><net_src comp="22" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="492"><net_src comp="80" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="501"><net_src comp="112" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="502"><net_src comp="62" pin="0"/><net_sink comp="493" pin=3"/></net>

<net id="507"><net_src comp="493" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="114" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="116" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="94" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="509" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="118" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="90" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="110" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="534" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="112" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="548"><net_src comp="62" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="553"><net_src comp="539" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="114" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="283" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="124" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="287" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="579"><net_src comp="132" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="134" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="581"><net_src comp="130" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="144" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="585" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="146" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="604" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="130" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="621" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="44" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="639" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="44" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="667"><net_src comp="660" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="657" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="44" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="44" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="283" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="693" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="124" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="287" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="132" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="134" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="719"><net_src comp="130" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="144" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="723" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="736" pin="2"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="146" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="742" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="130" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="762"><net_src comp="283" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="771"><net_src comp="763" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="124" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="776"><net_src comp="287" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="132" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="134" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="785"><net_src comp="130" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="792"><net_src comp="786" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="144" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="789" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="808" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="146" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="808" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="130" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="828"><net_src comp="283" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="124" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="287" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="849"><net_src comp="132" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="134" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="851"><net_src comp="130" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="144" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="859" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="855" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="868" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="882"><net_src comp="874" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="146" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="874" pin="2"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="130" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="895"><net_src comp="124" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="569" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="897"><net_src comp="891" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="902"><net_src comp="124" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="707" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="904"><net_src comp="898" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="909"><net_src comp="124" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="773" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="911"><net_src comp="905" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="916"><net_src comp="124" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="839" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="918"><net_src comp="912" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="922"><net_src comp="188" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="926"><net_src comp="919" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="927"><net_src comp="919" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="932"><net_src comp="322" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="340" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="370" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="460" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="951"><net_src comp="472" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="956"><net_src comp="478" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="961"><net_src comp="206" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="966"><net_src comp="483" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="972"><net_src comp="503" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="976"><net_src comp="519" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="528" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="549" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="243" pin="12"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="279" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="563" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1001"><net_src comp="891" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1006"><net_src comp="573" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1011"><net_src comp="609" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1016"><net_src comp="613" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1021"><net_src comp="243" pin="12"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="279" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="701" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1034"><net_src comp="898" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1039"><net_src comp="711" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1044"><net_src comp="747" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1049"><net_src comp="751" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1054"><net_src comp="243" pin="12"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="279" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="767" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1067"><net_src comp="905" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1072"><net_src comp="777" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1077"><net_src comp="813" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1082"><net_src comp="817" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1087"><net_src comp="243" pin="12"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="279" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="833" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1100"><net_src comp="912" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1105"><net_src comp="843" pin="4"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1110"><net_src comp="879" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1115"><net_src comp="883" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="678" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seq_number | {8 }
	Port: available_spaces_bk | {5 6 9 10 12 13 15 16 }
	Port: write_pointer_bk | {5 6 9 10 12 13 15 16 }
	Port: edca_queues | {5 6 9 10 12 13 15 16 }
	Port: available_spaces_be | {5 6 9 10 12 13 15 16 }
	Port: write_pointer_be | {5 6 9 10 12 13 15 16 }
	Port: available_spaces_vi | {5 6 9 10 12 13 15 16 }
	Port: write_pointer_vi | {5 6 9 10 12 13 15 16 }
	Port: available_spaces_vo | {5 6 9 10 12 13 15 16 }
	Port: write_pointer_vo | {5 6 9 10 12 13 15 16 }
	Port: rand_state | {8 }
 - Input state : 
	Port: ma_unitdatax_request : data | {2 3 }
	Port: ma_unitdatax_request : up | {1 }
	Port: ma_unitdatax_request : s_class | {1 }
	Port: ma_unitdatax_request : c_identifier_operating_class | {1 }
	Port: ma_unitdatax_request : c_identifier_channel_number | {1 }
	Port: ma_unitdatax_request : d_rate | {1 }
	Port: ma_unitdatax_request : tx_power_lvl | {1 }
	Port: ma_unitdatax_request : seq_number | {2 }
	Port: ma_unitdatax_request : available_spaces_bk | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : write_pointer_bk | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : available_spaces_be | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : write_pointer_be | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : available_spaces_vi | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : write_pointer_vi | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : available_spaces_vo | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : write_pointer_vo | {5 6 9 10 12 13 15 16 }
	Port: ma_unitdatax_request : medium_state | {6 10 13 16 }
	Port: ma_unitdatax_request : rand_state | {6 10 13 16 }
  - Chain level:
	State 1
		or_ln14 : 1
		br_ln14 : 1
		and_ln22 : 1
		br_ln22 : 1
		empty_10 : 1
		empty_12 : 1
		br_ln26 : 1
		empty_15 : 1
		empty_17 : 1
		empty_19 : 1
		empty_21 : 1
		empty_23 : 1
		empty_25 : 1
		empty_27 : 1
		br_ln26 : 1
	State 2
		icmp_ln34 : 1
		i : 1
		br_ln34 : 2
		zext_ln35 : 1
		data_addr : 2
		data_load : 3
		call_ln38 : 1
	State 3
		store_ln35 : 1
	State 4
		tmp_1 : 1
		icmp_ln40 : 2
		br_ln40 : 3
		empty_32 : 1
		br_ln0 : 1
		icmp_ln66 : 1
		br_ln66 : 2
		tmp_3 : 1
		icmp_ln79 : 2
		br_ln79 : 3
	State 5
	State 6
		br_ln81 : 1
		br_ln82 : 1
		low_6 : 1
		zext_ln5_3 : 2
		low_7 : 3
		high_6 : 1
		high_10 : 2
		high_11 : 3
		trunc_ln10_3 : 4
	State 7
		zext_ln10_6 : 1
		zext_ln10_7 : 1
		x_9 : 2
		x_10 : 3
		trunc_ln11_3 : 4
		tmp_6 : 4
	State 8
		empty_35 : 1
		x_11 : 1
		store_ln13 : 2
		store_ln86 : 1
		empty_34 : 1
		x_8 : 1
		store_ln13 : 2
		store_ln73 : 1
		empty_33 : 1
		x_5 : 1
		store_ln13 : 2
		store_ln60 : 1
		empty_29 : 1
		x_2 : 1
		store_ln13 : 2
		store_ln47 : 1
	State 9
	State 10
		br_ln68 : 1
		br_ln69 : 1
		low_4 : 1
		zext_ln5_2 : 2
		low_5 : 3
		high_4 : 1
		high_8 : 2
		high_9 : 3
		trunc_ln10_2 : 4
	State 11
		zext_ln10_4 : 1
		zext_ln10_5 : 1
		x_6 : 2
		x_7 : 3
		trunc_ln11_2 : 4
		tmp_5 : 4
	State 12
	State 13
		br_ln55 : 1
		br_ln56 : 1
		low_2 : 1
		zext_ln5_1 : 2
		low_3 : 3
		high_2 : 1
		high_5 : 2
		high_7 : 3
		trunc_ln10_1 : 4
	State 14
		zext_ln10_2 : 1
		zext_ln10_3 : 1
		x_3 : 2
		x_4 : 3
		trunc_ln11_1 : 4
		tmp_4 : 4
	State 15
	State 16
		br_ln42 : 1
		br_ln43 : 1
		low : 1
		zext_ln5 : 2
		low_1 : 3
		high : 1
		high_1 : 2
		high_3 : 3
		trunc_ln1 : 4
	State 17
		zext_ln10 : 1
		zext_ln10_1 : 1
		x : 2
		x_1 : 3
		trunc_ln11 : 4
		tmp_2 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |  grp_enqueue_dequeue_fram_fu_243 |    0    |  5.3115 |   177   |   609   |
|          |   grp_compose_mac_frame_fu_271   |    0    | 11.2355 |   120   |   544   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_297            |    0    |    0    |    0    |    19   |
|          |             i_fu_472             |    0    |    0    |    0    |    15   |
|          |          add_ln40_fu_488         |    0    |    0    |    0    |    13   |
|          |          add_ln79_fu_534         |    0    |    0    |    0    |    13   |
|          |         add_ln10_3_fu_589        |    0    |    0    |    0    |    23   |
|          |            x_10_fu_604           |    0    |    0    |    0    |    39   |
|          |            x_11_fu_627           |    0    |    0    |    0    |    38   |
|    add   |            x_8_fu_645            |    0    |    0    |    0    |    38   |
|          |            x_5_fu_663            |    0    |    0    |    0    |    38   |
|          |            x_2_fu_681            |    0    |    0    |    0    |    38   |
|          |         add_ln10_2_fu_727        |    0    |    0    |    0    |    23   |
|          |            x_7_fu_742            |    0    |    0    |    0    |    39   |
|          |         add_ln10_1_fu_793        |    0    |    0    |    0    |    23   |
|          |            x_4_fu_808            |    0    |    0    |    0    |    39   |
|          |          add_ln10_fu_859         |    0    |    0    |    0    |    23   |
|          |            x_1_fu_874            |    0    |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         icmp_ln22_fu_328         |    0    |    0    |    0    |    11   |
|          |        icmp_ln22_1_fu_334        |    0    |    0    |    0    |    11   |
|          |           empty_fu_346           |    0    |    0    |    0    |    11   |
|          |          empty_9_fu_352          |    0    |    0    |    0    |    11   |
|          |          empty_11_fu_364         |    0    |    0    |    0    |    11   |
|          |          empty_13_fu_376         |    0    |    0    |    0    |    9    |
|          |          empty_14_fu_382         |    0    |    0    |    0    |    9    |
|          |          empty_16_fu_394         |    0    |    0    |    0    |    9    |
|          |          empty_18_fu_406         |    0    |    0    |    0    |    9    |
|   icmp   |          empty_20_fu_418         |    0    |    0    |    0    |    9    |
|          |          empty_22_fu_430         |    0    |    0    |    0    |    9    |
|          |          empty_24_fu_442         |    0    |    0    |    0    |    9    |
|          |          empty_26_fu_454         |    0    |    0    |    0    |    9    |
|          |         icmp_ln34_fu_466         |    0    |    0    |    0    |    11   |
|          |         icmp_ln40_fu_503         |    0    |    0    |    0    |    9    |
|          |          empty_30_fu_509         |    0    |    0    |    0    |    9    |
|          |          empty_31_fu_514         |    0    |    0    |    0    |    9    |
|          |         icmp_ln66_fu_528         |    0    |    0    |    0    |    9    |
|          |         icmp_ln79_fu_549         |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            x_9_fu_598            |    0    |    0    |    0    |    35   |
|    shl   |            x_6_fu_736            |    0    |    0    |    0    |    35   |
|          |            x_3_fu_802            |    0    |    0    |    0    |    35   |
|          |             x_fu_868             |    0    |    0    |    0    |    35   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           low_7_fu_563           |    1    |    0    |    0    |    7    |
|          |           low_5_fu_701           |    1    |    0    |    0    |    7    |
|          |           low_3_fu_767           |    1    |    0    |    0    |    7    |
|    mul   |           low_1_fu_833           |    1    |    0    |    0    |    7    |
|          |          high_11_fu_891          |    1    |    0    |    0    |    0    |
|          |           high_9_fu_898          |    1    |    0    |    0    |    0    |
|          |           high_7_fu_905          |    1    |    0    |    0    |    0    |
|          |           high_3_fu_912          |    1    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln14_fu_322          |    0    |    0    |    0    |    2    |
|          |          empty_10_fu_358         |    0    |    0    |    0    |    2    |
|          |          empty_12_fu_370         |    0    |    0    |    0    |    2    |
|          |          empty_15_fu_388         |    0    |    0    |    0    |    2    |
|          |          empty_17_fu_400         |    0    |    0    |    0    |    2    |
|    or    |          empty_19_fu_412         |    0    |    0    |    0    |    2    |
|          |          empty_21_fu_424         |    0    |    0    |    0    |    2    |
|          |          empty_23_fu_436         |    0    |    0    |    0    |    2    |
|          |          empty_25_fu_448         |    0    |    0    |    0    |    2    |
|          |          empty_27_fu_460         |    0    |    0    |    0    |    2    |
|          |          empty_32_fu_519         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    xor   |          xor_ln14_fu_316         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    and   |          and_ln22_fu_340         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          | c_identifier_channel_read_fu_170 |    0    |    0    |    0    |    0    |
|          | c_identifier_operati_read_fu_176 |    0    |    0    |    0    |    0    |
|   read   |     s_class_read_read_fu_182     |    0    |    0    |    0    |    0    |
|          |        up_read_read_fu_188       |    0    |    0    |    0    |    0    |
|          |      d_rate_read_read_fu_194     |    0    |    0    |    0    |    0    |
|          |   tx_power_lvl_read_read_fu_200  |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_287            |    0    |    0    |    0    |    0    |
|          |           tmp_1_fu_493           |    0    |    0    |    0    |    0    |
|          |           tmp_3_fu_539           |    0    |    0    |    0    |    0    |
|partselect|        trunc_ln10_3_fu_573       |    0    |    0    |    0    |    0    |
|          |        trunc_ln10_2_fu_711       |    0    |    0    |    0    |    0    |
|          |        trunc_ln10_1_fu_777       |    0    |    0    |    0    |    0    |
|          |         trunc_ln1_fu_843         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_308            |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_613           |    0    |    0    |    0    |    0    |
| bitselect|           tmp_5_fu_751           |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_817           |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_883           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln35_fu_478         |    0    |    0    |    0    |    0    |
|          |         zext_ln5_3_fu_559        |    0    |    0    |    0    |    0    |
|          |          high_10_fu_569          |    0    |    0    |    0    |    0    |
|          |        zext_ln10_6_fu_585        |    0    |    0    |    0    |    0    |
|          |        zext_ln10_7_fu_594        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_3_fu_621        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_7_fu_624        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_2_fu_639        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_6_fu_642        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_1_fu_657        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_5_fu_660        |    0    |    0    |    0    |    0    |
|          |         zext_ln12_fu_675         |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln12_4_fu_678        |    0    |    0    |    0    |    0    |
|          |         zext_ln5_2_fu_697        |    0    |    0    |    0    |    0    |
|          |           high_8_fu_707          |    0    |    0    |    0    |    0    |
|          |        zext_ln10_4_fu_723        |    0    |    0    |    0    |    0    |
|          |        zext_ln10_5_fu_732        |    0    |    0    |    0    |    0    |
|          |         zext_ln5_1_fu_763        |    0    |    0    |    0    |    0    |
|          |           high_5_fu_773          |    0    |    0    |    0    |    0    |
|          |        zext_ln10_2_fu_789        |    0    |    0    |    0    |    0    |
|          |        zext_ln10_3_fu_798        |    0    |    0    |    0    |    0    |
|          |          zext_ln5_fu_829         |    0    |    0    |    0    |    0    |
|          |           high_1_fu_839          |    0    |    0    |    0    |    0    |
|          |         zext_ln10_fu_855         |    0    |    0    |    0    |    0    |
|          |        zext_ln10_1_fu_864        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln66_fu_525        |    0    |    0    |    0    |    0    |
|          |           low_6_fu_555           |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_3_fu_582        |    0    |    0    |    0    |    0    |
|          |        trunc_ln11_3_fu_609       |    0    |    0    |    0    |    0    |
|          |           low_4_fu_693           |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_2_fu_720        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln11_2_fu_747       |    0    |    0    |    0    |    0    |
|          |           low_2_fu_759           |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_1_fu_786        |    0    |    0    |    0    |    0    |
|          |        trunc_ln11_1_fu_813       |    0    |    0    |    0    |    0    |
|          |            low_fu_825            |    0    |    0    |    0    |    0    |
|          |         trunc_ln9_fu_852         |    0    |    0    |    0    |    0    |
|          |         trunc_ln11_fu_879        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    8    |  16.547 |   297   |   1990  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|edca_queues|    1   |    0   |    0   |    0   |
|  llc_data |    0   |   16   |    9   |    0   |
|  mac_data |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   16   |    9   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      and_ln22_reg_933      |    1   |
|      data_addr_reg_958     |    7   |
|      empty_12_reg_937      |    1   |
|      empty_27_reg_941      |    1   |
|      empty_32_reg_973      |    1   |
|   enqueue_res_be_reg_1051  |    1   |
|   enqueue_res_bk_reg_1084  |    1   |
|   enqueue_res_vi_reg_1018  |    1   |
|   enqueue_res_vo_reg_985   |    1   |
|       high_11_reg_998      |   32   |
|       high_3_reg_1097      |   32   |
|       high_7_reg_1064      |   32   |
|       high_9_reg_1031      |   32   |
|         i_0_reg_232        |    7   |
|          i_reg_948         |    7   |
|      icmp_ln40_reg_969     |    1   |
|      icmp_ln66_reg_977     |    1   |
|      icmp_ln79_reg_981     |    1   |
|       low_1_reg_1092       |   32   |
|       low_3_reg_1059       |   32   |
|       low_5_reg_1026       |   32   |
|        low_7_reg_993       |   32   |
|medium_state_load_1_reg_1055|    1   |
|medium_state_load_2_reg_1022|    1   |
| medium_state_load_3_reg_989|    1   |
| medium_state_load_reg_1088 |    1   |
|       or_ln14_reg_929      |    1   |
|   seq_number_load_reg_963  |   12   |
|       tmp_2_reg_1112       |    1   |
|       tmp_4_reg_1079       |    1   |
|       tmp_5_reg_1046       |    1   |
|       tmp_6_reg_1013       |    1   |
|    trunc_ln10_1_reg_1069   |   16   |
|    trunc_ln10_2_reg_1036   |   16   |
|    trunc_ln10_3_reg_1003   |   16   |
|    trunc_ln11_1_reg_1074   |   31   |
|    trunc_ln11_2_reg_1041   |   31   |
|    trunc_ln11_3_reg_1008   |   31   |
|     trunc_ln11_reg_1107    |   31   |
|     trunc_ln1_reg_1102     |   16   |
|       up_read_reg_919      |    4   |
|      zext_ln35_reg_953     |   64   |
+----------------------------+--------+
|            Total           |   565  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_213        |  p0  |   2  |   7  |   14   ||    9    |
| grp_enqueue_dequeue_fram_fu_243 |  p1  |   4  |   2  |    8   ||    9    |
|   grp_compose_mac_frame_fu_271  |  p1  |   2  |  12  |   24   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   46   ||  5.0815 ||    27   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   16   |   297  |  1990  |    -   |
|   Memory  |    2   |    -   |    -   |   16   |    9   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   565  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   21   |   878  |  2026  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
