{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564247985679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564247985684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 19:19:45 2019 " "Processing started: Sat Jul 27 19:19:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564247985684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564247985684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564247985684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564247986715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564247986715 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "mcu_system.qsys " "Elaborating Platform Designer system entity \"mcu_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248017681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:24 Progress: Loading Cyclone10GX_SoM_MAX10/mcu_system.qsys " "2019.07.27.19:20:24 Progress: Loading Cyclone10GX_SoM_MAX10/mcu_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248024242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:24 Progress: Reading input file " "2019.07.27.19:20:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248024766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:24 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.07.27.19:20:24 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248024850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:25 Progress: Parameterizing module clk_0 " "2019.07.27.19:20:25 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248025605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:25 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2019.07.27.19:20:25 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248025607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:25 Progress: Parameterizing module cpu " "2019.07.27.19:20:25 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248025824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:25 Progress: Adding i2c \[altera_avalon_i2c 18.1\] " "2019.07.27.19:20:25 Progress: Adding i2c \[altera_avalon_i2c 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248025830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Parameterizing module i2c " "2019.07.27.19:20:26 Progress: Parameterizing module i2c" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Adding jtag \[altera_avalon_jtag_uart 18.1\] " "2019.07.27.19:20:26 Progress: Adding jtag \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Parameterizing module jtag " "2019.07.27.19:20:26 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\] " "2019.07.27.19:20:26 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Parameterizing module ram " "2019.07.27.19:20:26 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Building connections " "2019.07.27.19:20:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Parameterizing connections " "2019.07.27.19:20:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:26 Progress: Validating " "2019.07.27.19:20:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248026618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.07.27.19:20:27 Progress: Done reading input file " "2019.07.27.19:20:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248027242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mcu_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Mcu_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248028134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mcu_system: Generating mcu_system \"mcu_system\" for QUARTUS_SYNTH " "Mcu_system: Generating mcu_system \"mcu_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248028724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"mcu_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"mcu_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248032641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c: \"mcu_system\" instantiated altera_avalon_i2c \"i2c\" " "I2c: \"mcu_system\" instantiated altera_avalon_i2c \"i2c\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248032703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'mcu_system_jtag' " "Jtag: Starting RTL generation for module 'mcu_system_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248032770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mcu_system_jtag --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0003_jtag_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0003_jtag_gen//mcu_system_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mcu_system_jtag --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0003_jtag_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0003_jtag_gen//mcu_system_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248032770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'mcu_system_jtag' " "Jtag: Done RTL generation for module 'mcu_system_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248033444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"mcu_system\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"mcu_system\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248033449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'mcu_system_ram' " "Ram: Starting RTL generation for module 'mcu_system_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248033470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mcu_system_ram --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0004_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0004_ram_gen//mcu_system_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mcu_system_ram --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0004_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0004_ram_gen//mcu_system_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248033470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'mcu_system_ram' " "Ram: Done RTL generation for module 'mcu_system_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248033741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"mcu_system\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"mcu_system\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248033746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248036021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248036297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248036576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248036854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"mcu_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"mcu_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248038313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"mcu_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"mcu_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248038337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"mcu_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"mcu_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248038366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'mcu_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'mcu_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248038400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mcu_system_cpu_cpu --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0007_cpu_gen//mcu_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mcu_system_cpu_cpu --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8104_7824851759113714327.dir/0007_cpu_gen//mcu_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248038400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:39 (*) Starting Nios II generation " "Cpu: # 2019.07.27 19:20:39 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:39 (*)   Checking for plaintext license. " "Cpu: # 2019.07.27 19:20:39 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:40 (*)   Plaintext license not found. " "Cpu: # 2019.07.27 19:20:40 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:40 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.07.27 19:20:40 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:40 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.07.27 19:20:40 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:40 (*)   Creating all objects for CPU " "Cpu: # 2019.07.27 19:20:40 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:41 (*)   Generating RTL from CPU objects " "Cpu: # 2019.07.27 19:20:41 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:41 (*)   Creating plain-text RTL " "Cpu: # 2019.07.27 19:20:41 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.07.27 19:20:41 (*) Done Nios II generation " "Cpu: # 2019.07.27 19:20:41 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'mcu_system_cpu_cpu' " "Cpu: Done RTL generation for module 'mcu_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248041993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248042008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248042016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248042506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248042523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mcu_system: Done \"mcu_system\" with 28 modules, 51 files " "Mcu_system: Done \"mcu_system\" with 28 modules, 51 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248042529 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "mcu_system.qsys " "Finished elaborating Platform Designer system entity \"mcu_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248043659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/mcu_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/mcu_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system " "Found entity 1: mcu_system" {  } { { "db/ip/mcu_system/mcu_system.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043850 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564248043853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248043853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043854 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564248043856 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564248043857 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564248043857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248043857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248043857 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248043857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564248043874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043884 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1564248043887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043902 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/mcu_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/mcu_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/mcu_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu " "Found entity 1: mcu_system_cpu" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_register_bank_a_module " "Found entity 1: mcu_system_cpu_cpu_register_bank_a_module" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_cpu_cpu_register_bank_b_module " "Found entity 2: mcu_system_cpu_cpu_register_bank_b_module" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "3 mcu_system_cpu_cpu_nios2_oci_debug " "Found entity 3: mcu_system_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "4 mcu_system_cpu_cpu_nios2_oci_break " "Found entity 4: mcu_system_cpu_cpu_nios2_oci_break" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "5 mcu_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: mcu_system_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "6 mcu_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: mcu_system_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "7 mcu_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: mcu_system_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "8 mcu_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: mcu_system_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "9 mcu_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: mcu_system_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "10 mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "11 mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "12 mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "13 mcu_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: mcu_system_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "14 mcu_system_cpu_cpu_nios2_oci_pib " "Found entity 14: mcu_system_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "15 mcu_system_cpu_cpu_nios2_oci_im " "Found entity 15: mcu_system_cpu_cpu_nios2_oci_im" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "16 mcu_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: mcu_system_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "17 mcu_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: mcu_system_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "18 mcu_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: mcu_system_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "19 mcu_system_cpu_cpu_nios2_ocimem " "Found entity 19: mcu_system_cpu_cpu_nios2_ocimem" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "20 mcu_system_cpu_cpu_nios2_oci " "Found entity 20: mcu_system_cpu_cpu_nios2_oci" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""} { "Info" "ISGN_ENTITY_NAME" "21 mcu_system_cpu_cpu " "Found entity 21: mcu_system_cpu_cpu" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: mcu_system_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248043995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248043995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_debug_slave_tck " "Found entity 1: mcu_system_cpu_cpu_debug_slave_tck" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: mcu_system_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_cpu_cpu_test_bench " "Found entity 1: mcu_system_cpu_cpu_test_bench" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_irq_mapper " "Found entity 1: mcu_system_irq_mapper" {  } { { "db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/mcu_system/submodules/mcu_system_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_jtag_sim_scfifo_w " "Found entity 1: mcu_system_jtag_sim_scfifo_w" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044027 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_jtag_scfifo_w " "Found entity 2: mcu_system_jtag_scfifo_w" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044027 ""} { "Info" "ISGN_ENTITY_NAME" "3 mcu_system_jtag_sim_scfifo_r " "Found entity 3: mcu_system_jtag_sim_scfifo_r" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044027 ""} { "Info" "ISGN_ENTITY_NAME" "4 mcu_system_jtag_scfifo_r " "Found entity 4: mcu_system_jtag_scfifo_r" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044027 ""} { "Info" "ISGN_ENTITY_NAME" "5 mcu_system_jtag " "Found entity 5: mcu_system_jtag" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0 " "Found entity 1: mcu_system_mm_interconnect_0" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mcu_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_demux " "Found entity 1: mcu_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: mcu_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_mux " "Found entity 1: mcu_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: mcu_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044073 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router " "Found entity 2: mcu_system_mm_interconnect_0_router" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044081 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router_001 " "Found entity 2: mcu_system_mm_interconnect_0_router_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044087 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router_002 " "Found entity 2: mcu_system_mm_interconnect_0_router_002" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mcu_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mcu_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at mcu_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564248044090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: mcu_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044094 ""} { "Info" "ISGN_ENTITY_NAME" "2 mcu_system_mm_interconnect_0_router_003 " "Found entity 2: mcu_system_mm_interconnect_0_router_003" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_demux " "Found entity 1: mcu_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: mcu_system_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_mux " "Found entity 1: mcu_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: mcu_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mcu_system/submodules/mcu_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mcu_system/submodules/mcu_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_system_ram " "Found entity 1: mcu_system_ram" {  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564248044338 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nSTATUS 0 top.sv(28) " "Net \"nSTATUS\" at top.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564248044339 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED2 top.sv(22) " "Output port \"LED2\" at top.sv(22) has no driver" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564248044339 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system mcu_system:cpu " "Elaborating entity \"mcu_system\" for hierarchy \"mcu_system:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu mcu_system:cpu\|mcu_system_cpu:cpu " "Elaborating entity \"mcu_system_cpu\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\"" {  } { { "db/ip/mcu_system/mcu_system.v" "cpu" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu " "Elaborating entity \"mcu_system_cpu_cpu\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu.v" "cpu" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_test_bench mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_test_bench:the_mcu_system_cpu_cpu_test_bench " "Elaborating entity \"mcu_system_cpu_cpu_test_bench\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_test_bench:the_mcu_system_cpu_cpu_test_bench\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_test_bench" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_register_bank_a_module mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a " "Elaborating entity \"mcu_system_cpu_cpu_register_bank_a_module\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_register_bank_a" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248044705 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248044705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248044778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248044778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_a_module:mcu_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_register_bank_b_module mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b " "Elaborating entity \"mcu_system_cpu_cpu_register_bank_b_module\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_register_bank_b_module:mcu_system_cpu_cpu_register_bank_b\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_register_bank_b" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_debug mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_debug" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248044989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045006 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248045006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_break mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_break\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_break:the_mcu_system_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_break" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_xbrk mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_xbrk:the_mcu_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_dbrk mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dbrk:the_mcu_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_itrace mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_itrace:the_mcu_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_itrace:the_mcu_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_dtrace mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_td_mode mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace\|mcu_system_cpu_cpu_nios2_oci_td_mode:mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_dtrace:the_mcu_system_cpu_cpu_nios2_oci_dtrace\|mcu_system_cpu_cpu_nios2_oci_td_mode:mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_fifo mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_fifo:the_mcu_system_cpu_cpu_nios2_oci_fifo\|mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_pib mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_pib:the_mcu_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_pib:the_mcu_system_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_pib" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_oci_im mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_im:the_mcu_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"mcu_system_cpu_cpu_nios2_oci_im\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_im:the_mcu_system_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_oci_im" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_avalon_reg mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"mcu_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_avalon_reg:the_mcu_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_nios2_ocimem mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"mcu_system_cpu_cpu_nios2_ocimem\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_nios2_ocimem" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_ociram_sp_ram_module mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"mcu_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "mcu_system_cpu_cpu_ociram_sp_ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045484 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248045484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248045542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248045542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_ocimem:the_mcu_system_cpu_cpu_nios2_ocimem\|mcu_system_cpu_cpu_ociram_sp_ram_module:mcu_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_debug_slave_wrapper mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"mcu_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "the_mcu_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_debug_slave_tck mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"mcu_system_cpu_cpu_debug_slave_tck\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_tck:the_mcu_system_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "the_mcu_system_cpu_cpu_debug_slave_tck" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_cpu_cpu_debug_slave_sysclk mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"mcu_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|mcu_system_cpu_cpu_debug_slave_sysclk:the_mcu_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "the_mcu_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "mcu_system_cpu_cpu_debug_slave_phy" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248045760 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248045760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248045783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_debug_slave_wrapper:the_mcu_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:mcu_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c mcu_system:cpu\|altera_avalon_i2c:i2c " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\"" {  } { { "db/ip/mcu_system/mcu_system.v" "i2c" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564248046788 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564248046788 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564248046788 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564248046788 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564248046788 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564248046788 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046969 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564248046970 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248046997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047016 ""}  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248047016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33b1 " "Found entity 1: altsyncram_33b1" {  } { { "db/altsyncram_33b1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_33b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33b1 mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated " "Elaborating entity \"altsyncram_33b1\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_33b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047108 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1564248047109 "|top|mcu_system:cpu|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047189 ""}  } { { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248047189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h0b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h0b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h0b1 " "Found entity 1: altsyncram_h0b1" {  } { { "db/altsyncram_h0b1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_h0b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h0b1 mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated " "Elaborating entity \"altsyncram_h0b1\" for hierarchy \"mcu_system:cpu\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_h0b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_jtag mcu_system:cpu\|mcu_system_jtag:jtag " "Elaborating entity \"mcu_system_jtag\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\"" {  } { { "db/ip/mcu_system/mcu_system.v" "jtag" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_jtag_scfifo_w mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w " "Elaborating entity \"mcu_system_jtag_scfifo_w\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "the_mcu_system_jtag_scfifo_w" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "wfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248047577 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248047577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248047968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248047968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_w:the_mcu_system_jtag_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248047975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_jtag_scfifo_r mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r " "Elaborating entity \"mcu_system_jtag_scfifo_r\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|mcu_system_jtag_scfifo_r:the_mcu_system_jtag_scfifo_r\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "the_mcu_system_jtag_scfifo_r" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "mcu_system_jtag_alt_jtag_atlantic" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048400 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248048400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mcu_system:cpu\|mcu_system_jtag:jtag\|alt_jtag_atlantic:mcu_system_jtag_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_ram mcu_system:cpu\|mcu_system_ram:ram " "Elaborating entity \"mcu_system_ram\" for hierarchy \"mcu_system:cpu\|mcu_system_ram:ram\"" {  } { { "db/ip/mcu_system/mcu_system.v" "ram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "the_altsyncram" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mcu_system_ram.hex " "Parameter \"init_file\" = \"mcu_system_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564248048523 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_ram.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564248048523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qif1 " "Found entity 1: altsyncram_qif1" {  } { { "db/altsyncram_qif1.tdf" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/altsyncram_qif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248048585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248048585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qif1 mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_qif1:auto_generated " "Elaborating entity \"altsyncram_qif1\" for hierarchy \"mcu_system:cpu\|mcu_system_ram:ram\|altsyncram:the_altsyncram\|altsyncram_qif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mcu_system_mm_interconnect_0\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/mcu_system/mcu_system.v" "mm_interconnect_0" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248048885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "i2c_csr_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "i2c_csr_agent_rsp_fifo" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router " "Elaborating entity \"mcu_system_mm_interconnect_0_router\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router\|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router:router\|mcu_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_router_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_001_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001\|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_001:router_001\|mcu_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_002 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"mcu_system_mm_interconnect_0_router_002\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router_002" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_002_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002\|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_002:router_002\|mcu_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_003 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"mcu_system_mm_interconnect_0_router_003\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "router_003" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_router_003_default_decode mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003\|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"mcu_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_router_003:router_003\|mcu_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_demux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_demux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_demux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_mux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_mux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_cmd_mux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_demux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_demux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_demux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_mux mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_mux\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_rsp_mux_001 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"mcu_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_avalon_st_adapter mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"mcu_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"mcu_system:cpu\|mcu_system_mm_interconnect_0:mm_interconnect_0\|mcu_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mcu_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcu_system_irq_mapper mcu_system:cpu\|mcu_system_irq_mapper:irq_mapper " "Elaborating entity \"mcu_system_irq_mapper\" for hierarchy \"mcu_system:cpu\|mcu_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/mcu_system/mcu_system.v" "irq_mapper" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mcu_system:cpu\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mcu_system:cpu\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/mcu_system/mcu_system.v" "rst_controller" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/mcu_system.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mcu_system:cpu\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248049938 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564248050755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.07.27.19:20:59 Progress: Loading sld667b28e8/alt_sld_fab_wrapper_hw.tcl " "2019.07.27.19:20:59 Progress: Loading sld667b28e8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248060006 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248062551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248062711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248065001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248065160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248065319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248065495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248065507 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248065516 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564248066213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld667b28e8/alt_sld_fab.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248066476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248066476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248066564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248066564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248066574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248066574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248066635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248066635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248066713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248066713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248066713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/sld667b28e8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564248066780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248066780 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564248069787 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 3500 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 398 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2878 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 3878 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_jtag.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_jtag.v" 352 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 2099 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } } { "db/ip/mcu_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1564248069922 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1564248069923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DEVCLRn VCC " "Pin \"DEVCLRn\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|DEVCLRn"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_1 GND " "Pin \"DIS_1\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|DIS_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_2 GND " "Pin \"DIS_2\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|DIS_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_3 GND " "Pin \"DIS_3\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|DIS_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIS_4 GND " "Pin \"DIS_4\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|DIS_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_0V9 VCC " "Pin \"EN_0V9\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|EN_0V9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSEL0 VCC " "Pin \"MSEL0\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|MSEL0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSEL1 VCC " "Pin \"MSEL1\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|MSEL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "nSTATUS GND " "Pin \"nSTATUS\" is stuck at GND" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|nSTATUS"} { "Warning" "WMLS_MLS_STUCK_PIN" "PLL_RST VCC " "Pin \"PLL_RST\" is stuck at VCC" {  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564248070763 "|top|PLL_RST"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564248070763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248070917 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564248072269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.map.smsg " "Generated suppressed messages file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248072765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564248073917 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564248073917 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2564 " "Implemented 2564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564248074214 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564248074214 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1564248074214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2352 " "Implemented 2352 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564248074214 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564248074214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564248074214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564248074283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 19:21:14 2019 " "Processing ended: Sat Jul 27 19:21:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564248074283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564248074283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:02 " "Total CPU time (on all processors): 00:02:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564248074283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564248074283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1564248075827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564248075834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 19:21:15 2019 " "Processing started: Sat Jul 27 19:21:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564248075834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1564248075834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1564248075834 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1564248076589 ""}
{ "Info" "0" "" "Project  = Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Project  = Cyclone10GX_SoM_MAX10" 0 0 "Fitter" 0 0 1564248076589 ""}
{ "Info" "0" "" "Revision = Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Revision = Cyclone10GX_SoM_MAX10" 0 0 "Fitter" 0 0 1564248076589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1564248076735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1564248076735 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Cyclone10GX_SoM_MAX10 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"Cyclone10GX_SoM_MAX10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1564248076783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564248076818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1564248076818 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1564248076958 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1564248077383 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1564248077405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1564248077405 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1564248077405 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1564248077405 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_JTAGEN~ E5 " "Pin ~ALTERA_JTAGEN~ is reserved at location E5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_JTAGEN~ } } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 7389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564248077412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 7391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564248077412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 7393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564248077412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 7395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564248077412 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 7397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1564248077412 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1564248077412 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1564248077414 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1564248077414 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1564248077414 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1564248077414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1564248077416 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1564248077462 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 45 " "No exact pin location assignment(s) for 4 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1564248077648 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248078265 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1564248078265 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564248078292 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.sdc " "Reading SDC File: 'c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1564248078299 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "M10_CLK " "Node: M10_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|monitor_ready M10_CLK " "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|monitor_ready is being clocked by M10_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564248078323 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1564248078323 "|top|M10_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564248078323 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1564248078323 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248078352 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248078352 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248078352 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1564248078352 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1564248078353 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564248078353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564248078353 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1564248078353 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1564248078353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "M10_CLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node M10_CLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564248078593 ""}  } { { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 7378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564248078593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564248078593 ""}  } { { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 6888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564248078593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mcu_system:cpu\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node mcu_system:cpu\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564248078593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_system:cpu\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node mcu_system:cpu\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 3067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564248078593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|W_rf_wren " "Destination node mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 2237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564248078593 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 1484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1564248078593 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1564248078593 ""}  } { { "db/ip/mcu_system/submodules/altera_reset_controller.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564248078593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1564248078594 ""}  } { { "db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.v" 186 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|mcu_system_cpu_cpu_nios2_oci:the_mcu_system_cpu_cpu_nios2_oci\|mcu_system_cpu_cpu_nios2_oci_debug:the_mcu_system_cpu_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 1489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1564248078594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1564248079195 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564248079198 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1564248079199 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564248079203 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1564248079208 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1564248079214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1564248079214 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1564248079217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1564248079297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1564248079302 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1564248079302 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 3 1 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 3 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1564248079321 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1564248079321 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1564248079321 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1564248079322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 5 5 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1564248079322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 1.8V 7 9 " "I/O bank number 2 does not use VREF pins and has 1.8V VCCIO pins. 7 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1564248079322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 1.8V 8 22 " "I/O bank number 3 does not use VREF pins and has 1.8V VCCIO pins. 8 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1564248079322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 8 8 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1564248079322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 11 11 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1564248079322 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 11 17 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1564248079322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1564248079322 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1564248079322 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564248079416 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1564248079427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1564248080168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564248080548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1564248080577 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1564248081148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564248081148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1564248081950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y13 X31_Y25 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25" {  } { { "loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y13 to location X31_Y25"} { { 12 { 0 ""} 21 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1564248082810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1564248082810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1564248083026 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1564248083026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1564248083026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564248083028 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1564248083265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564248083290 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564248084276 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1564248084278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1564248085489 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1564248086409 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 MAX 10 " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BASE_BTN1 3.3-V LVTTL C9 " "Pin BASE_BTN1 uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { BASE_BTN1 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BASE_BTN1" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BASE_BTN2 3.3-V LVTTL B3 " "Pin BASE_BTN2 uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { BASE_BTN2 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BASE_BTN2" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PG_0V9 3.3-V LVTTL E10 " "Pin PG_0V9 uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PG_0V9 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PG_0V9" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PG_0V95 3.3-V LVTTL H10 " "Pin PG_0V95 uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PG_0V95 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PG_0V95" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PG_1V8 3.3-V LVTTL F8 " "Pin PG_1V8 uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PG_1V8 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PG_1V8" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK_IN 3.3-V LVTTL H2 " "Pin TCK_IN uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TCK_IN } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK_IN" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI_IN 3.3-V LVTTL A2 " "Pin TDI_IN uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TDI_IN } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI_IN" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TMS_IN 3.3-V LVTTL H3 " "Pin TMS_IN uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TMS_IN } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMS_IN" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TXD_IN 3.3-V LVTTL B10 " "Pin TXD_IN uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TXD_IN } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD_IN" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "M10_CLK 3.3-V LVTTL G9 " "Pin M10_CLK uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { M10_CLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10_CLK" } } } } { "top.sv" "" { Text "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/top.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1564248086613 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1564248086613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.fit.smsg " "Generated suppressed messages file C:/Developer/fpga/Cyclone10GX_SoM_MAX10/output_files/Cyclone10GX_SoM_MAX10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1564248086801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1597 " "Peak virtual memory: 1597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564248087876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 19:21:27 2019 " "Processing ended: Sat Jul 27 19:21:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564248087876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564248087876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564248087876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1564248087876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1564248089101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564248089109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 19:21:28 2019 " "Processing started: Sat Jul 27 19:21:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564248089109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1564248089109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1564248089109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1564248089483 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1564248090215 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1564248090249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564248090657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 19:21:30 2019 " "Processing ended: Sat Jul 27 19:21:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564248090657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564248090657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564248090657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1564248090657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1564248091792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564248091798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 19:21:31 2019 " "Processing started: Sat Jul 27 19:21:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564248091798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1564248091798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1564248091798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1564248092167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1564248092173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1564248092173 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248092643 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1564248092643 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1564248092665 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.sdc " "Reading SDC File: 'c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1564248092671 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "M10_CLK " "Node: M10_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled M10_CLK " "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled is being clocked by M10_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564248092686 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1564248092686 "|top|M10_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564248092686 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Power Analyzer" 0 -1 1564248092686 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248092707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248092707 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248092707 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1564248092707 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1564248092735 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1564248092740 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1564248092773 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1564248092976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1564248093041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1564248094339 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.193 millions of transitions / sec " "Average toggle rate for this design is 0.193 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1564248100530 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "136.51 mW " "Total thermal power estimate for the design is 136.51 mW" {  } { { "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1564248100791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "784 " "Peak virtual memory: 784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564248101036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 19:21:41 2019 " "Processing ended: Sat Jul 27 19:21:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564248101036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564248101036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564248101036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1564248101036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1564248102512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564248102518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 27 19:21:42 2019 " "Processing started: Sat Jul 27 19:21:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564248102518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1564248102518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10 " "Command: quartus_sta Cyclone10GX_SoM_MAX10 -c Cyclone10GX_SoM_MAX10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1564248102518 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1564248102691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1564248103131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1564248103131 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248103163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248103163 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1564248103431 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1564248103431 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564248103452 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.sdc " "Reading SDC File: 'c:/developer/fpga/cyclone10gx_som_max10/db/ip/mcu_system/submodules/mcu_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1564248103464 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "M10_CLK " "Node: M10_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled M10_CLK " "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled is being clocked by M10_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564248103485 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1564248103485 "|top|M10_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564248103486 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1564248103486 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248103502 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248103502 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248103502 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1564248103502 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1564248103503 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1564248103518 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1564248103530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.785 " "Worst-case setup slack is 44.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.785               0.000 altera_reserved_tck  " "   44.785               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248103539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248103547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.727 " "Worst-case recovery slack is 47.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.727               0.000 altera_reserved_tck  " "   47.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248103554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.368 " "Worst-case removal slack is 1.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.368               0.000 altera_reserved_tck  " "    1.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248103562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.606 " "Worst-case minimum pulse width slack is 49.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.606               0.000 altera_reserved_tck  " "   49.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248103567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248103567 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.747 ns " "Worst Case Available Settling Time: 196.747 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248103584 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564248103584 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1564248103591 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1564248103621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1564248104949 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "M10_CLK " "Node: M10_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled M10_CLK " "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled is being clocked by M10_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564248105146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1564248105146 "|top|M10_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564248105146 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1564248105146 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248105148 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248105148 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248105148 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1564248105148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.048 " "Worst-case setup slack is 45.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.048               0.000 altera_reserved_tck  " "   45.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.860 " "Worst-case recovery slack is 47.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.860               0.000 altera_reserved_tck  " "   47.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.227 " "Worst-case removal slack is 1.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 altera_reserved_tck  " "    1.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.628 " "Worst-case minimum pulse width slack is 49.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105195 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.977 ns " "Worst Case Available Settling Time: 196.977 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105208 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564248105208 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1564248105216 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "M10_CLK " "Node: M10_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled M10_CLK " "Register mcu_system:cpu\|mcu_system_cpu:cpu\|mcu_system_cpu_cpu:cpu\|hbreak_enabled is being clocked by M10_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1564248105429 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1564248105429 "|top|M10_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1564248105430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1564248105430 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248105431 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248105431 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1564248105431 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1564248105431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.366 " "Worst-case setup slack is 48.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.366               0.000 altera_reserved_tck  " "   48.366               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 altera_reserved_tck  " "    0.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.441 " "Worst-case recovery slack is 49.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.441               0.000 altera_reserved_tck  " "   49.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.553 " "Worst-case removal slack is 0.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 altera_reserved_tck  " "    0.553               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.282 " "Worst-case minimum pulse width slack is 49.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 altera_reserved_tck  " "   49.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1564248105474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1564248105474 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.747 ns " "Worst Case Available Settling Time: 198.747 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1564248105486 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1564248105486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1564248106292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1564248106293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564248106388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 27 19:21:46 2019 " "Processing ended: Sat Jul 27 19:21:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564248106388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564248106388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564248106388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1564248106388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1564248107156 ""}
