<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineVerifier.cpp source code [llvm/llvm/lib/CodeGen/MachineVerifier.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachineVerifier.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachineVerifier.cpp.html'>MachineVerifier.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachineVerifier.cpp - Machine Code Verifier ------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Pass to verify generated machine code. The following is checked:</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// Operand counts: All explicit operands must be present.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>// Register classes: All physical and virtual register operands must be</i></td></tr>
<tr><th id="14">14</th><td><i>// compatible with the register class required by the instruction descriptor.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>// Register live intervals: Registers must be defined only once, and must be</i></td></tr>
<tr><th id="17">17</th><td><i>// defined before use.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// The machine code verifier is enabled from LLVMTargetMachine.cpp with the</i></td></tr>
<tr><th id="20">20</th><td><i>// command-line option -verify-machineinstrs, or by defining the environment</i></td></tr>
<tr><th id="21">21</th><td><i>// variable LLVM_VERIFY_MACHINEINSTRS to the name of a file that will receive</i></td></tr>
<tr><th id="22">22</th><td><i>// the verifier errors.</i></td></tr>
<tr><th id="23">23</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="LiveRangeCalc.h.html">"LiveRangeCalc.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/ADT/DepthFirstIterator.h.html">"llvm/ADT/DepthFirstIterator.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/ADT/SetOperations.h.html">"llvm/ADT/SetOperations.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/ADT/Twine.h.html">"llvm/ADT/Twine.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/Analysis/EHPersonalities.h.html">"llvm/Analysis/EHPersonalities.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html">"llvm/CodeGen/GlobalISel/RegisterBank.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveStacks.h.html">"llvm/CodeGen/LiveStacks.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstrBundle.h.html">"llvm/CodeGen/MachineInstrBundle.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../include/llvm/IR/BasicBlock.h.html">"llvm/IR/BasicBlock.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../include/llvm/IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../include/llvm/MC/LaneBitmask.h.html">"llvm/MC/LaneBitmask.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../include/llvm/MC/MCTargetOptions.h.html">"llvm/MC/MCTargetOptions.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="70">70</th><td><u>#include <a href="../../include/llvm/Support/LowLevelTypeImpl.h.html">"llvm/Support/LowLevelTypeImpl.h"</a></u></td></tr>
<tr><th id="71">71</th><td><u>#include <a href="../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="72">72</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="73">73</th><td><u>#include <a href="../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="74">74</th><td><u>#include <a href="../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="75">75</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="76">76</th><td><u>#include <a href="../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="77">77</th><td><u>#include <a href="../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="78">78</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="79">79</th><td><u>#include <a href="../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="80">80</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><b>namespace</b> {</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</dfn> {</td></tr>
<tr><th id="87">87</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifierC1EPN4llvm4PassEPKc" title='(anonymous namespace)::MachineVerifier::MachineVerifier' data-type='void (anonymous namespace)::MachineVerifier::MachineVerifier(llvm::Pass * pass, const char * b)' data-ref="_ZN12_GLOBAL__N_115MachineVerifierC1EPN4llvm4PassEPKc">MachineVerifier</dfn>(<a class="type" href="../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="local col1 decl" id="1pass" title='pass' data-type='llvm::Pass *' data-ref="1pass">pass</dfn>, <em>const</em> <em>char</em> *<dfn class="local col2 decl" id="2b" title='b' data-type='const char *' data-ref="2b">b</dfn>) : <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::PASS" title='(anonymous namespace)::MachineVerifier::PASS' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::PASS">PASS</a>(<a class="local col1 ref" href="#1pass" title='pass' data-ref="1pass">pass</a>), <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Banner" title='(anonymous namespace)::MachineVerifier::Banner' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::Banner">Banner</a>(<a class="local col2 ref" href="#2b" title='b' data-ref="2b">b</a>) {}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <em>unsigned</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::verify' data-type='unsigned int (anonymous namespace)::MachineVerifier::verify(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE">verify</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    <a class="type" href="../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<em>const</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::PASS" title='(anonymous namespace)::MachineVerifier::PASS' data-type='llvm::Pass *const' data-ref="(anonymousnamespace)::MachineVerifier::PASS">PASS</dfn>;</td></tr>
<tr><th id="92">92</th><td>    <em>const</em> <em>char</em> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::Banner" title='(anonymous namespace)::MachineVerifier::Banner' data-type='const char *' data-ref="(anonymousnamespace)::MachineVerifier::Banner">Banner</dfn>;</td></tr>
<tr><th id="93">93</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-type='const llvm::MachineFunction *' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</dfn>;</td></tr>
<tr><th id="94">94</th><td>    <em>const</em> <a class="type" href="../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::TM" title='(anonymous namespace)::MachineVerifier::TM' data-type='const llvm::TargetMachine *' data-ref="(anonymousnamespace)::MachineVerifier::TM">TM</dfn>;</td></tr>
<tr><th id="95">95</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</dfn>;</td></tr>
<tr><th id="96">96</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</dfn>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::foundErrors" title='(anonymous namespace)::MachineVerifier::foundErrors' data-type='unsigned int' data-ref="(anonymousnamespace)::MachineVerifier::foundErrors">foundErrors</dfn>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>    <i  data-doc="(anonymousnamespace)::MachineVerifier::isFunctionRegBankSelected">// Avoid querying the MachineFunctionProperties for each operand.</i></td></tr>
<tr><th id="102">102</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::isFunctionRegBankSelected" title='(anonymous namespace)::MachineVerifier::isFunctionRegBankSelected' data-type='bool' data-ref="(anonymousnamespace)::MachineVerifier::isFunctionRegBankSelected">isFunctionRegBankSelected</dfn>;</td></tr>
<tr><th id="103">103</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::isFunctionSelected" title='(anonymous namespace)::MachineVerifier::isFunctionSelected' data-type='bool' data-ref="(anonymousnamespace)::MachineVerifier::isFunctionSelected">isFunctionSelected</dfn>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineVerifier::RegVector" title='(anonymous namespace)::MachineVerifier::RegVector' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegVector">RegVector</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt;;</td></tr>
<tr><th id="106">106</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineVerifier::RegMaskVector" title='(anonymous namespace)::MachineVerifier::RegMaskVector' data-type='SmallVector&lt;const uint32_t *, 4&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegMaskVector">RegMaskVector</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *, <var>4</var>&gt;;</td></tr>
<tr><th id="107">107</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</dfn> = <a class="type" href="../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt;;</td></tr>
<tr><th id="108">108</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineVerifier::RegMap" title='(anonymous namespace)::MachineVerifier::RegMap' data-type='DenseMap&lt;unsigned int, const llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegMap">RegMap</dfn> = <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="109">109</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineVerifier::BlockSet" title='(anonymous namespace)::MachineVerifier::BlockSet' data-type='SmallPtrSet&lt;const llvm::MachineBasicBlock *, 8&gt;' data-ref="(anonymousnamespace)::MachineVerifier::BlockSet">BlockSet</dfn> = <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt;;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::FirstNonPHI" title='(anonymous namespace)::MachineVerifier::FirstNonPHI' data-type='const llvm::MachineInstr *' data-ref="(anonymousnamespace)::MachineVerifier::FirstNonPHI">FirstNonPHI</dfn>;</td></tr>
<tr><th id="112">112</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::FirstTerminator" title='(anonymous namespace)::MachineVerifier::FirstTerminator' data-type='const llvm::MachineInstr *' data-ref="(anonymousnamespace)::MachineVerifier::FirstTerminator">FirstTerminator</dfn>;</td></tr>
<tr><th id="113">113</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::BlockSet" title='(anonymous namespace)::MachineVerifier::BlockSet' data-type='SmallPtrSet&lt;const llvm::MachineBasicBlock *, 8&gt;' data-ref="(anonymousnamespace)::MachineVerifier::BlockSet">BlockSet</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::FunctionBlocks" title='(anonymous namespace)::MachineVerifier::FunctionBlocks' data-type='BlockSet' data-ref="(anonymousnamespace)::MachineVerifier::FunctionBlocks">FunctionBlocks</dfn>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::regsReserved" title='(anonymous namespace)::MachineVerifier::regsReserved' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::MachineVerifier::regsReserved">regsReserved</dfn>;</td></tr>
<tr><th id="116">116</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-type='RegSet' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</dfn>;</td></tr>
<tr><th id="117">117</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegVector" title='(anonymous namespace)::MachineVerifier::RegVector' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegVector">RegVector</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::regsDefined" title='(anonymous namespace)::MachineVerifier::regsDefined' data-type='RegVector' data-ref="(anonymousnamespace)::MachineVerifier::regsDefined">regsDefined</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::regsDead" title='(anonymous namespace)::MachineVerifier::regsDead' data-type='RegVector' data-ref="(anonymousnamespace)::MachineVerifier::regsDead">regsDead</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::regsKilled" title='(anonymous namespace)::MachineVerifier::regsKilled' data-type='RegVector' data-ref="(anonymousnamespace)::MachineVerifier::regsKilled">regsKilled</dfn>;</td></tr>
<tr><th id="118">118</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegMaskVector" title='(anonymous namespace)::MachineVerifier::RegMaskVector' data-type='SmallVector&lt;const uint32_t *, 4&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegMaskVector">RegMaskVector</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::regMasks" title='(anonymous namespace)::MachineVerifier::regMasks' data-type='RegMaskVector' data-ref="(anonymousnamespace)::MachineVerifier::regMasks">regMasks</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-type='llvm::SlotIndex' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</dfn>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj">// Add Reg and any sub-registers to RV</i></td></tr>
<tr><th id="123">123</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj" title='(anonymous namespace)::MachineVerifier::addRegWithSubRegs' data-type='void (anonymous namespace)::MachineVerifier::addRegWithSubRegs(RegVector &amp; RV, unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj">addRegWithSubRegs</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegVector" title='(anonymous namespace)::MachineVerifier::RegVector' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegVector">RegVector</a> &amp;<dfn class="local col4 decl" id="4RV" title='RV' data-type='RegVector &amp;' data-ref="4RV">RV</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='unsigned int' data-ref="5Reg">Reg</dfn>) {</td></tr>
<tr><th id="124">124</th><td>      <a class="local col4 ref" href="#4RV" title='RV' data-ref="4RV">RV</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg">Reg</a>);</td></tr>
<tr><th id="125">125</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg">Reg</a>))</td></tr>
<tr><th id="126">126</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col6 decl" id="6SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="6SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#5Reg" title='Reg' data-ref="5Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>); <a class="local col6 ref" href="#6SubRegs" title='SubRegs' data-ref="6SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#6SubRegs" title='SubRegs' data-ref="6SubRegs">SubRegs</a>)</td></tr>
<tr><th id="127">127</th><td>          <a class="local col4 ref" href="#4RV" title='RV' data-ref="4RV">RV</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#6SubRegs" title='SubRegs' data-ref="6SubRegs">SubRegs</a>);</td></tr>
<tr><th id="128">128</th><td>    }</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</dfn> {</td></tr>
<tr><th id="131">131</th><td>      <i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">// Is this MBB reachable from the MF entry point?</i></td></tr>
<tr><th id="132">132</th><td>      <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::reachable" title='(anonymous namespace)::MachineVerifier::BBInfo::reachable' data-type='bool' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">reachable</dfn> = <b>false</b>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>      <i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn">// Vregs that must be live in because they are used without being</i></td></tr>
<tr><th id="135">135</th><td><i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn">      // defined. Map value is the user.</i></td></tr>
<tr><th id="136">136</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegMap" title='(anonymous namespace)::MachineVerifier::RegMap' data-type='DenseMap&lt;unsigned int, const llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegMap">RegMap</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsLiveIn' data-type='RegMap' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn">vregsLiveIn</dfn>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>      <i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled">// Regs killed in MBB. They may be defined again, and will then be in both</i></td></tr>
<tr><th id="139">139</th><td><i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled">      // regsKilled and regsLiveOut.</i></td></tr>
<tr><th id="140">140</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled" title='(anonymous namespace)::MachineVerifier::BBInfo::regsKilled' data-type='RegSet' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled">regsKilled</dfn>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>      <i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">// Regs defined in MBB and live out. Note that vregs passing through may</i></td></tr>
<tr><th id="143">143</th><td><i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">      // be live out without being mentioned here.</i></td></tr>
<tr><th id="144">144</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut" title='(anonymous namespace)::MachineVerifier::BBInfo::regsLiveOut' data-type='RegSet' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">regsLiveOut</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>      <i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed">// Vregs that pass through MBB untouched. This set is disjoint from</i></td></tr>
<tr><th id="147">147</th><td><i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed">      // regsKilled and regsLiveOut.</i></td></tr>
<tr><th id="148">148</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsPassed' data-type='RegSet' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed">vregsPassed</dfn>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>      <i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">// Vregs that must pass through MBB because they are needed by a successor</i></td></tr>
<tr><th id="151">151</th><td><i  data-doc="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">      // block. This set is disjoint from regsLiveOut.</i></td></tr>
<tr><th id="152">152</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-type='RegSet' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>      <i>// Set versions of block's predecessor and successor lists.</i></td></tr>
<tr><th id="155">155</th><td>      <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::BlockSet" title='(anonymous namespace)::MachineVerifier::BlockSet' data-type='SmallPtrSet&lt;const llvm::MachineBasicBlock *, 8&gt;' data-ref="(anonymousnamespace)::MachineVerifier::BlockSet">BlockSet</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::Preds" title='(anonymous namespace)::MachineVerifier::BBInfo::Preds' data-type='BlockSet' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Preds">Preds</dfn>, <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::BBInfo::Succs" title='(anonymous namespace)::MachineVerifier::BBInfo::Succs' data-type='BlockSet' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Succs">Succs</dfn>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>      <dfn class="tu decl" id="_ZN12_GLOBAL__N_115MachineVerifier6BBInfoC1Ev" title='(anonymous namespace)::MachineVerifier::BBInfo::BBInfo' data-type='void (anonymous namespace)::MachineVerifier::BBInfo::BBInfo()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfoC1Ev">BBInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>      <i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedEj">// Add register to vregsPassed if it belongs there. Return true if</i></td></tr>
<tr><th id="160">160</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedEj">      // anything changed.</i></td></tr>
<tr><th id="161">161</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedEj" title='(anonymous namespace)::MachineVerifier::BBInfo::addPassed' data-type='bool (anonymous namespace)::MachineVerifier::BBInfo::addPassed(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedEj">addPassed</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7Reg" title='Reg' data-type='unsigned int' data-ref="7Reg">Reg</dfn>) {</td></tr>
<tr><th id="162">162</th><td>        <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>))</td></tr>
<tr><th id="163">163</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled" title='(anonymous namespace)::MachineVerifier::BBInfo::regsKilled' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled">regsKilled</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>) || <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut" title='(anonymous namespace)::MachineVerifier::BBInfo::regsLiveOut' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">regsLiveOut</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>))</td></tr>
<tr><th id="165">165</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="166">166</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsPassed' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed">vregsPassed</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col7 ref" href="#7Reg" title='Reg' data-ref="7Reg">Reg</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="167">167</th><td>      }</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>      <i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE">// Same for a full set.</i></td></tr>
<tr><th id="170">170</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE" title='(anonymous namespace)::MachineVerifier::BBInfo::addPassed' data-type='bool (anonymous namespace)::MachineVerifier::BBInfo::addPassed(const RegSet &amp; RS)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE">addPassed</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a> &amp;<dfn class="local col8 decl" id="8RS" title='RS' data-type='const RegSet &amp;' data-ref="8RS">RS</dfn>) {</td></tr>
<tr><th id="171">171</th><td>        <em>bool</em> <dfn class="local col9 decl" id="9changed" title='changed' data-type='bool' data-ref="9changed">changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="172">172</th><td>        <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a>::<a class="typedef" href="../../include/llvm/ADT/DenseSet.h.html#llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa6399136" title='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::const_iterator' data-type='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::ConstIterator' data-ref="llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa6399136">const_iterator</a> <dfn class="local col0 decl" id="10I" title='I' data-type='RegSet::const_iterator' data-ref="10I">I</dfn> = <a class="local col8 ref" href="#8RS" title='RS' data-ref="8RS">RS</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5beginEv" title='llvm::detail::DenseSetImpl::begin' data-ref="_ZNK4llvm6detail12DenseSetImpl5beginEv">begin</a>(), <dfn class="local col1 decl" id="11E" title='E' data-type='RegSet::const_iterator' data-ref="11E">E</dfn> = <a class="local col8 ref" href="#8RS" title='RS' data-ref="8RS">RS</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl3endEv" title='llvm::detail::DenseSetImpl::end' data-ref="_ZNK4llvm6detail12DenseSetImpl3endEv">end</a>(); <a class="local col0 ref" href="#10I" title='I' data-ref="10I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl13ConstIteratorneERKS2_" title='llvm::detail::DenseSetImpl::ConstIterator::operator!=' data-ref="_ZNK4llvm6detail12DenseSetImpl13ConstIteratorneERKS2_">!=</a> <a class="local col1 ref" href="#11E" title='E' data-ref="11E">E</a>; <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl13ConstIteratorppEv" title='llvm::detail::DenseSetImpl::ConstIterator::operator++' data-ref="_ZN4llvm6detail12DenseSetImpl13ConstIteratorppEv">++</a><a class="local col0 ref" href="#10I" title='I' data-ref="10I">I</a>)</td></tr>
<tr><th id="173">173</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedEj" title='(anonymous namespace)::MachineVerifier::BBInfo::addPassed' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedEj">addPassed</a>(<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl13ConstIteratordeEv" title='llvm::detail::DenseSetImpl::ConstIterator::operator*' data-ref="_ZNK4llvm6detail12DenseSetImpl13ConstIteratordeEv">*</a><a class="local col0 ref" href="#10I" title='I' data-ref="10I">I</a>))</td></tr>
<tr><th id="174">174</th><td>            <a class="local col9 ref" href="#9changed" title='changed' data-ref="9changed">changed</a> = <b>true</b>;</td></tr>
<tr><th id="175">175</th><td>        <b>return</b> <a class="local col9 ref" href="#9changed" title='changed' data-ref="9changed">changed</a>;</td></tr>
<tr><th id="176">176</th><td>      }</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>      <i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj">// Add register to vregsRequired if it belongs there. Return true if</i></td></tr>
<tr><th id="179">179</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj">      // anything changed.</i></td></tr>
<tr><th id="180">180</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj" title='(anonymous namespace)::MachineVerifier::BBInfo::addRequired' data-type='bool (anonymous namespace)::MachineVerifier::BBInfo::addRequired(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj">addRequired</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='unsigned int' data-ref="12Reg">Reg</dfn>) {</td></tr>
<tr><th id="181">181</th><td>        <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>))</td></tr>
<tr><th id="182">182</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="183">183</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut" title='(anonymous namespace)::MachineVerifier::BBInfo::regsLiveOut' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">regsLiveOut</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>))</td></tr>
<tr><th id="184">184</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="185">185</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>).<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="186">186</th><td>      }</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>      <i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE">// Same for a full set.</i></td></tr>
<tr><th id="189">189</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE" title='(anonymous namespace)::MachineVerifier::BBInfo::addRequired' data-type='bool (anonymous namespace)::MachineVerifier::BBInfo::addRequired(const RegSet &amp; RS)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE">addRequired</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a> &amp;<dfn class="local col3 decl" id="13RS" title='RS' data-type='const RegSet &amp;' data-ref="13RS">RS</dfn>) {</td></tr>
<tr><th id="190">190</th><td>        <em>bool</em> <dfn class="local col4 decl" id="14changed" title='changed' data-type='bool' data-ref="14changed">changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="191">191</th><td>        <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a>::<a class="typedef" href="../../include/llvm/ADT/DenseSet.h.html#llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa6399136" title='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::const_iterator' data-type='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::ConstIterator' data-ref="llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa6399136">const_iterator</a> <dfn class="local col5 decl" id="15I" title='I' data-type='RegSet::const_iterator' data-ref="15I">I</dfn> = <a class="local col3 ref" href="#13RS" title='RS' data-ref="13RS">RS</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5beginEv" title='llvm::detail::DenseSetImpl::begin' data-ref="_ZNK4llvm6detail12DenseSetImpl5beginEv">begin</a>(), <dfn class="local col6 decl" id="16E" title='E' data-type='RegSet::const_iterator' data-ref="16E">E</dfn> = <a class="local col3 ref" href="#13RS" title='RS' data-ref="13RS">RS</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl3endEv" title='llvm::detail::DenseSetImpl::end' data-ref="_ZNK4llvm6detail12DenseSetImpl3endEv">end</a>(); <a class="local col5 ref" href="#15I" title='I' data-ref="15I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl13ConstIteratorneERKS2_" title='llvm::detail::DenseSetImpl::ConstIterator::operator!=' data-ref="_ZNK4llvm6detail12DenseSetImpl13ConstIteratorneERKS2_">!=</a> <a class="local col6 ref" href="#16E" title='E' data-ref="16E">E</a>; <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl13ConstIteratorppEv" title='llvm::detail::DenseSetImpl::ConstIterator::operator++' data-ref="_ZN4llvm6detail12DenseSetImpl13ConstIteratorppEv">++</a><a class="local col5 ref" href="#15I" title='I' data-ref="15I">I</a>)</td></tr>
<tr><th id="192">192</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj" title='(anonymous namespace)::MachineVerifier::BBInfo::addRequired' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj">addRequired</a>(<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl13ConstIteratordeEv" title='llvm::detail::DenseSetImpl::ConstIterator::operator*' data-ref="_ZNK4llvm6detail12DenseSetImpl13ConstIteratordeEv">*</a><a class="local col5 ref" href="#15I" title='I' data-ref="15I">I</a>))</td></tr>
<tr><th id="193">193</th><td>            <a class="local col4 ref" href="#14changed" title='changed' data-ref="14changed">changed</a> = <b>true</b>;</td></tr>
<tr><th id="194">194</th><td>        <b>return</b> <a class="local col4 ref" href="#14changed" title='changed' data-ref="14changed">changed</a>;</td></tr>
<tr><th id="195">195</th><td>      }</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>      <i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseMapIjPKNS2_12MachineInstrENS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjS6_EEEE">// Same for a full map.</i></td></tr>
<tr><th id="198">198</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseMapIjPKNS2_12MachineInstrENS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjS6_EEEE" title='(anonymous namespace)::MachineVerifier::BBInfo::addRequired' data-type='bool (anonymous namespace)::MachineVerifier::BBInfo::addRequired(const RegMap &amp; RM)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseMapIjPKNS2_12MachineInstrENS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjS6_EEEE">addRequired</dfn>(<em>const</em> <a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegMap" title='(anonymous namespace)::MachineVerifier::RegMap' data-type='DenseMap&lt;unsigned int, const llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegMap">RegMap</a> &amp;<dfn class="local col7 decl" id="17RM" title='RM' data-type='const RegMap &amp;' data-ref="17RM">RM</dfn>) {</td></tr>
<tr><th id="199">199</th><td>        <em>bool</em> <dfn class="local col8 decl" id="18changed" title='changed' data-type='bool' data-ref="18changed">changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="200">200</th><td>        <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegMap" title='(anonymous namespace)::MachineVerifier::RegMap' data-type='DenseMap&lt;unsigned int, const llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegMap">RegMap</a>::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,constllvm::MachineInstr*,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,constllv1906264" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, const llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, const llvm::MachineInstr *&gt; &gt;, unsigned int, const llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, const llvm::MachineInstr *&gt; &gt;::const_iterator' data-type='DenseMapIterator&lt;unsigned int, const llvm::MachineInstr *, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, const llvm::MachineInstr *&gt;, true&gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,constllvm::MachineInstr*,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,constllv1906264">const_iterator</a> <dfn class="local col9 decl" id="19I" title='I' data-type='RegMap::const_iterator' data-ref="19I">I</dfn> = <a class="local col7 ref" href="#17RM" title='RM' data-ref="17RM">RM</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5beginEv" title='llvm::DenseMapBase::begin' data-ref="_ZNK4llvm12DenseMapBase5beginEv">begin</a>(), <dfn class="local col0 decl" id="20E" title='E' data-type='RegMap::const_iterator' data-ref="20E">E</dfn> = <a class="local col7 ref" href="#17RM" title='RM' data-ref="17RM">RM</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZNK4llvm12DenseMapBase3endEv">end</a>(); <a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="local col0 ref" href="#20E" title='E' data-ref="20E">E</a>; <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorppEv" title='llvm::DenseMapIterator::operator++' data-ref="_ZN4llvm16DenseMapIteratorppEv">++</a><a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a>)</td></tr>
<tr><th id="201">201</th><td>          <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj" title='(anonymous namespace)::MachineVerifier::BBInfo::addRequired' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredEj">addRequired</a>(<a class="local col9 ref" href="#19I" title='I' data-ref="19I">I</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, const llvm::MachineInstr *&gt;::first' data-ref="std::pair::first">first</a>))</td></tr>
<tr><th id="202">202</th><td>            <a class="local col8 ref" href="#18changed" title='changed' data-ref="18changed">changed</a> = <b>true</b>;</td></tr>
<tr><th id="203">203</th><td>        <b>return</b> <a class="local col8 ref" href="#18changed" title='changed' data-ref="18changed">changed</a>;</td></tr>
<tr><th id="204">204</th><td>      }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>      <i  data-doc="_ZNK12_GLOBAL__N_115MachineVerifier6BBInfo9isLiveOutEj">// Live-out registers are either in regsLiveOut or vregsPassed.</i></td></tr>
<tr><th id="207">207</th><td>      <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier6BBInfo9isLiveOutEj" title='(anonymous namespace)::MachineVerifier::BBInfo::isLiveOut' data-type='bool (anonymous namespace)::MachineVerifier::BBInfo::isLiveOut(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier6BBInfo9isLiveOutEj">isLiveOut</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='unsigned int' data-ref="21Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="208">208</th><td>        <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut" title='(anonymous namespace)::MachineVerifier::BBInfo::regsLiveOut' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">regsLiveOut</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col1 ref" href="#21Reg" title='Reg' data-ref="21Reg">Reg</a>) || <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsPassed' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed">vregsPassed</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col1 ref" href="#21Reg" title='Reg' data-ref="21Reg">Reg</a>);</td></tr>
<tr><th id="209">209</th><td>      }</td></tr>
<tr><th id="210">210</th><td>    };</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <i  data-doc="(anonymousnamespace)::MachineVerifier::MBBInfoMap">// Extra register info per MBB.</i></td></tr>
<tr><th id="213">213</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-type='DenseMap&lt;const llvm::MachineBasicBlock *, (anonymous namespace)::MachineVerifier::BBInfo&gt;' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</dfn>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier10isReservedEj" title='(anonymous namespace)::MachineVerifier::isReserved' data-type='bool (anonymous namespace)::MachineVerifier::isReserved(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier10isReservedEj">isReserved</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22Reg" title='Reg' data-type='unsigned int' data-ref="22Reg">Reg</dfn>) {</td></tr>
<tr><th id="216">216</th><td>      <b>return</b> <a class="local col2 ref" href="#22Reg" title='Reg' data-ref="22Reg">Reg</a> &lt; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsReserved" title='(anonymous namespace)::MachineVerifier::regsReserved' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsReserved">regsReserved</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv">size</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsReserved" title='(anonymous namespace)::MachineVerifier::regsReserved' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsReserved">regsReserved</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#22Reg" title='Reg' data-ref="22Reg">Reg</a>);</td></tr>
<tr><th id="217">217</th><td>    }</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier13isAllocatableEj" title='(anonymous namespace)::MachineVerifier::isAllocatable' data-type='bool (anonymous namespace)::MachineVerifier::isAllocatable(unsigned int Reg) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier13isAllocatableEj">isAllocatable</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23Reg" title='Reg' data-type='unsigned int' data-ref="23Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="220">220</th><td>      <b>return</b> <a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a> &lt; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj" title='llvm::TargetRegisterInfo::isInAllocatableClass' data-ref="_ZNK4llvm18TargetRegisterInfo20isInAllocatableClassEj">isInAllocatableClass</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="221">221</th><td>        !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsReserved" title='(anonymous namespace)::MachineVerifier::regsReserved' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsReserved">regsReserved</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col3 ref" href="#23Reg" title='Reg' data-ref="23Reg">Reg</a>);</td></tr>
<tr><th id="222">222</th><td>    }</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <i  data-doc="(anonymousnamespace)::MachineVerifier::LiveVars">// Analysis information if available</i></td></tr>
<tr><th id="225">225</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-type='llvm::LiveVariables *' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</dfn>;</td></tr>
<tr><th id="226">226</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</dfn>;</td></tr>
<tr><th id="227">227</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::LiveStks" title='(anonymous namespace)::MachineVerifier::LiveStks' data-type='llvm::LiveStacks *' data-ref="(anonymousnamespace)::MachineVerifier::LiveStks">LiveStks</dfn>;</td></tr>
<tr><th id="228">228</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-type='llvm::SlotIndexes *' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</dfn>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier26visitMachineFunctionBeforeEv" title='(anonymous namespace)::MachineVerifier::visitMachineFunctionBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineFunctionBefore()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier26visitMachineFunctionBeforeEv">visitMachineFunctionBefore</a>();</td></tr>
<tr><th id="231">231</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::visitMachineBasicBlockBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBasicBlockBefore(const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE">visitMachineBasicBlockBefore</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="24MBB">MBB</dfn>);</td></tr>
<tr><th id="232">232</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineBundleBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBundleBefore(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE">visitMachineBundleBefore</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="25MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="25MI">MI</dfn>);</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyVectorElementMatch' data-type='bool (anonymous namespace)::MachineVerifier::verifyVectorElementMatch(llvm::LLT Ty0, llvm::LLT Ty1, const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">verifyVectorElementMatch</a>(<a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="26Ty0" title='Ty0' data-type='llvm::LLT' data-ref="26Ty0">Ty0</dfn>, <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="27Ty1" title='Ty1' data-type='llvm::LLT' data-ref="27Ty1">Ty1</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="28MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="28MI">MI</dfn>);</td></tr>
<tr><th id="235">235</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyPreISelGenericInstruction' data-type='void (anonymous namespace)::MachineVerifier::verifyPreISelGenericInstruction(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE">verifyPreISelGenericInstruction</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="29MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="29MI">MI</dfn>);</td></tr>
<tr><th id="236">236</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineInstrBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineInstrBefore(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE">visitMachineInstrBefore</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="30MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="30MI">MI</dfn>);</td></tr>
<tr><th id="237">237</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj" title='(anonymous namespace)::MachineVerifier::visitMachineOperand' data-type='void (anonymous namespace)::MachineVerifier::visitMachineOperand(const llvm::MachineOperand * MO, unsigned int MONum)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj">visitMachineOperand</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="31MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="31MO">MO</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="32MONum" title='MONum' data-type='unsigned int' data-ref="32MONum">MONum</dfn>);</td></tr>
<tr><th id="238">238</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier22visitMachineInstrAfterEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineInstrAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineInstrAfter(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier22visitMachineInstrAfterEPKN4llvm12MachineInstrE">visitMachineInstrAfter</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="33MI">MI</dfn>);</td></tr>
<tr><th id="239">239</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineBundleAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBundleAfter(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">visitMachineBundleAfter</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="34MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="34MI">MI</dfn>);</td></tr>
<tr><th id="240">240</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier27visitMachineBasicBlockAfterEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::visitMachineBasicBlockAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBasicBlockAfter(const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier27visitMachineBasicBlockAfterEPKN4llvm17MachineBasicBlockE">visitMachineBasicBlockAfter</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="35MBB">MBB</dfn>);</td></tr>
<tr><th id="241">241</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier25visitMachineFunctionAfterEv" title='(anonymous namespace)::MachineVerifier::visitMachineFunctionAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineFunctionAfter()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier25visitMachineFunctionAfterEv">visitMachineFunctionAfter</a>();</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineFunction * MF)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<em>const</em> <em>char</em> *<dfn class="local col6 decl" id="36msg" title='msg' data-type='const char *' data-ref="36msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col7 decl" id="37MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="37MF">MF</dfn>);</td></tr>
<tr><th id="244">244</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<em>const</em> <em>char</em> *<dfn class="local col8 decl" id="38msg" title='msg' data-type='const char *' data-ref="38msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="39MBB">MBB</dfn>);</td></tr>
<tr><th id="245">245</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<em>const</em> <em>char</em> *<dfn class="local col0 decl" id="40msg" title='msg' data-type='const char *' data-ref="40msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="41MI">MI</dfn>);</td></tr>
<tr><th id="246">246</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineOperand * MO, unsigned int MONum, llvm::LLT MOVRegType = llvm::LLT{})' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<em>const</em> <em>char</em> *<dfn class="local col2 decl" id="42msg" title='msg' data-type='const char *' data-ref="42msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="43MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="43MO">MO</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="44MONum" title='MONum' data-type='unsigned int' data-ref="44MONum">MONum</dfn>,</td></tr>
<tr><th id="247">247</th><td>                <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="45MOVRegType" title='MOVRegType' data-type='llvm::LLT' data-ref="45MOVRegType">MOVRegType</dfn> = <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a><a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev">{</a>});</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const llvm::LiveInterval &amp; LI) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE">report_context</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="46LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="46LI">LI</dfn>) <em>const</em>;</td></tr>
<tr><th id="250">250</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const llvm::LiveRange &amp; LR, unsigned int VRegUnit, llvm::LaneBitmask LaneMask) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="47LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="47LR">LR</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="48VRegUnit" title='VRegUnit' data-type='unsigned int' data-ref="48VRegUnit">VRegUnit</dfn>,</td></tr>
<tr><th id="251">251</th><td>                        <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="49LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="49LaneMask">LaneMask</dfn>) <em>const</em>;</td></tr>
<tr><th id="252">252</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const LiveRange::Segment &amp; S) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col0 decl" id="50S" title='S' data-type='const LiveRange::Segment &amp;' data-ref="50S">S</dfn>) <em>const</em>;</td></tr>
<tr><th id="253">253</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const llvm::VNInfo &amp; VNI) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> &amp;<dfn class="local col1 decl" id="51VNI" title='VNI' data-type='const llvm::VNInfo &amp;' data-ref="51VNI">VNI</dfn>) <em>const</em>;</td></tr>
<tr><th id="254">254</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(llvm::SlotIndex Pos) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE">report_context</a>(<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col2 decl" id="52Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="52Pos">Pos</dfn>) <em>const</em>;</td></tr>
<tr><th id="255">255</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEt" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(MCPhysReg PhysReg) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEt">report_context</a>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="53PhysReg" title='PhysReg' data-type='MCPhysReg' data-ref="53PhysReg">PhysReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="256">256</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-type='void (anonymous namespace)::MachineVerifier::report_context_liverange(const llvm::LiveRange &amp; LR) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="54LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="54LR">LR</dfn>) <em>const</em>;</td></tr>
<tr><th id="257">257</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context_lanemask' data-type='void (anonymous namespace)::MachineVerifier::report_context_lanemask(llvm::LaneBitmask LaneMask) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE">report_context_lanemask</a>(<a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col5 decl" id="55LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="55LaneMask">LaneMask</dfn>) <em>const</em>;</td></tr>
<tr><th id="258">258</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg' data-type='void (anonymous namespace)::MachineVerifier::report_context_vreg(unsigned int VReg) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj">report_context_vreg</a>(<em>unsigned</em> <dfn class="local col6 decl" id="56VReg" title='VReg' data-type='unsigned int' data-ref="56VReg">VReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="259">259</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-type='void (anonymous namespace)::MachineVerifier::report_context_vreg_regunit(unsigned int VRegOrUnit) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</a>(<em>unsigned</em> <dfn class="local col7 decl" id="57VRegOrUnit" title='VRegOrUnit' data-type='unsigned int' data-ref="57VRegOrUnit">VRegOrUnit</dfn>) <em>const</em>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyInlineAsm' data-type='void (anonymous namespace)::MachineVerifier::verifyInlineAsm(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE">verifyInlineAsm</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="58MI">MI</dfn>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj" title='(anonymous namespace)::MachineVerifier::checkLiveness' data-type='void (anonymous namespace)::MachineVerifier::checkLiveness(const llvm::MachineOperand * MO, unsigned int MONum)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj">checkLiveness</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="59MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="59MO">MO</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="60MONum" title='MONum' data-type='unsigned int' data-ref="60MONum">MONum</dfn>);</td></tr>
<tr><th id="264">264</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtUse' data-type='void (anonymous namespace)::MachineVerifier::checkLivenessAtUse(const llvm::MachineOperand * MO, unsigned int MONum, llvm::SlotIndex UseIdx, const llvm::LiveRange &amp; LR, unsigned int VRegOrUnit, llvm::LaneBitmask LaneMask = LaneBitmask::getNone())' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE">checkLivenessAtUse</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="61MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="61MO">MO</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="62MONum" title='MONum' data-type='unsigned int' data-ref="62MONum">MONum</dfn>,</td></tr>
<tr><th id="265">265</th><td>                            <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="63UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="63UseIdx">UseIdx</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="64LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="64LR">LR</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65VRegOrUnit" title='VRegOrUnit' data-type='unsigned int' data-ref="65VRegOrUnit">VRegOrUnit</dfn>,</td></tr>
<tr><th id="266">266</th><td>                            <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="66LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="66LaneMask">LaneMask</dfn> = <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>());</td></tr>
<tr><th id="267">267</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtDef' data-type='void (anonymous namespace)::MachineVerifier::checkLivenessAtDef(const llvm::MachineOperand * MO, unsigned int MONum, llvm::SlotIndex DefIdx, const llvm::LiveRange &amp; LR, unsigned int VRegOrUnit, bool SubRangeCheck = false, llvm::LaneBitmask LaneMask = LaneBitmask::getNone())' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE">checkLivenessAtDef</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="67MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="67MO">MO</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68MONum" title='MONum' data-type='unsigned int' data-ref="68MONum">MONum</dfn>,</td></tr>
<tr><th id="268">268</th><td>                            <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="69DefIdx" title='DefIdx' data-type='llvm::SlotIndex' data-ref="69DefIdx">DefIdx</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col0 decl" id="70LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="70LR">LR</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="71VRegOrUnit" title='VRegOrUnit' data-type='unsigned int' data-ref="71VRegOrUnit">VRegOrUnit</dfn>,</td></tr>
<tr><th id="269">269</th><td>                            <em>bool</em> <dfn class="local col2 decl" id="72SubRangeCheck" title='SubRangeCheck' data-type='bool' data-ref="72SubRangeCheck">SubRangeCheck</dfn> = <b>false</b>,</td></tr>
<tr><th id="270">270</th><td>                            <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="73LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="73LaneMask">LaneMask</dfn> = <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>());</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::markReachable' data-type='void (anonymous namespace)::MachineVerifier::markReachable(const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE">markReachable</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="74MBB">MBB</dfn>);</td></tr>
<tr><th id="273">273</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv" title='(anonymous namespace)::MachineVerifier::calcRegsPassed' data-type='void (anonymous namespace)::MachineVerifier::calcRegsPassed()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv">calcRegsPassed</a>();</td></tr>
<tr><th id="274">274</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::checkPHIOps' data-type='void (anonymous namespace)::MachineVerifier::checkPHIOps(const llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE">checkPHIOps</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="75MBB">MBB</dfn>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv" title='(anonymous namespace)::MachineVerifier::calcRegsRequired' data-type='void (anonymous namespace)::MachineVerifier::calcRegsRequired()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv">calcRegsRequired</a>();</td></tr>
<tr><th id="277">277</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv" title='(anonymous namespace)::MachineVerifier::verifyLiveVariables' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveVariables()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv">verifyLiveVariables</a>();</td></tr>
<tr><th id="278">278</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv" title='(anonymous namespace)::MachineVerifier::verifyLiveIntervals' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveIntervals()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv">verifyLiveIntervals</a>();</td></tr>
<tr><th id="279">279</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::verifyLiveInterval' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveInterval(const llvm::LiveInterval &amp; )' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE">verifyLiveInterval</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>&amp;);</td></tr>
<tr><th id="280">280</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRangeValue' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveRangeValue(const llvm::LiveRange &amp; , const llvm::VNInfo * , unsigned int , llvm::LaneBitmask )' data-ref="_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE">verifyLiveRangeValue</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>&amp;, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a>*, <em>unsigned</em>,</td></tr>
<tr><th id="281">281</th><td>                              <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>);</td></tr>
<tr><th id="282">282</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRangeSegment' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveRangeSegment(const llvm::LiveRange &amp; , const LiveRange::const_iterator I, unsigned int , llvm::LaneBitmask )' data-ref="_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE">verifyLiveRangeSegment</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>&amp;,</td></tr>
<tr><th id="283">283</th><td>                                <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="76I" title='I' data-type='const LiveRange::const_iterator' data-ref="76I">I</dfn>, <em>unsigned</em>,</td></tr>
<tr><th id="284">284</th><td>                                <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>);</td></tr>
<tr><th id="285">285</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRange' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveRange(const llvm::LiveRange &amp; , unsigned int , llvm::LaneBitmask LaneMask = LaneBitmask::getNone())' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">verifyLiveRange</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>&amp;, <em>unsigned</em>,</td></tr>
<tr><th id="286">286</th><td>                         <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="77LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="77LaneMask">LaneMask</dfn> = <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>());</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv" title='(anonymous namespace)::MachineVerifier::verifyStackFrame' data-type='void (anonymous namespace)::MachineVerifier::verifyStackFrame()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv">verifyStackFrame</a>();</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>    <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115MachineVerifier17verifySlotIndexesEv" title='(anonymous namespace)::MachineVerifier::verifySlotIndexes' data-type='void (anonymous namespace)::MachineVerifier::verifySlotIndexes() const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier17verifySlotIndexesEv">verifySlotIndexes</a>() <em>const</em>;</td></tr>
<tr><th id="291">291</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115MachineVerifier16verifyPropertiesERKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::verifyProperties' data-type='void (anonymous namespace)::MachineVerifier::verifyProperties(const llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16verifyPropertiesERKN4llvm15MachineFunctionE">verifyProperties</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="78MF">MF</dfn>);</td></tr>
<tr><th id="292">292</th><td>  };</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineVerifierPass" title='(anonymous namespace)::MachineVerifierPass' data-ref="(anonymousnamespace)::MachineVerifierPass">MachineVerifierPass</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="295">295</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifierPass::ID" title='(anonymous namespace)::MachineVerifierPass::ID' data-type='char' data-ref="(anonymousnamespace)::MachineVerifierPass::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::MachineVerifierPass::ID">// Pass ID, replacement for typeid</i></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineVerifierPass::Banner" title='(anonymous namespace)::MachineVerifierPass::Banner' data-type='const std::string' data-ref="(anonymousnamespace)::MachineVerifierPass::Banner">Banner</dfn>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_119MachineVerifierPassC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::MachineVerifierPass::MachineVerifierPass' data-type='void (anonymous namespace)::MachineVerifierPass::MachineVerifierPass(std::string banner = std::string())' data-ref="_ZN12_GLOBAL__N_119MachineVerifierPassC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">MachineVerifierPass</dfn>(<span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col9 decl" id="79banner" title='banner' data-type='std::string' data-ref="79banner">banner</dfn> = <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev">(</a>))</td></tr>
<tr><th id="300">300</th><td>      : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MachineVerifierPass::ID" title='(anonymous namespace)::MachineVerifierPass::ID' data-use='a' data-ref="(anonymousnamespace)::MachineVerifierPass::ID">ID</a>), <a class="tu member" href="#(anonymousnamespace)::MachineVerifierPass::Banner" title='(anonymous namespace)::MachineVerifierPass::Banner' data-use='w' data-ref="(anonymousnamespace)::MachineVerifierPass::Banner">Banner</a><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EONS_12basic_stringIT_T0_T1_EE">(</a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#79banner" title='banner' data-ref="79banner">banner</a></span>)) {</td></tr>
<tr><th id="301">301</th><td>        <a class="ref" href="#321" title='llvm::initializeMachineVerifierPassPass' data-ref="_ZN4llvm33initializeMachineVerifierPassPassERNS_12PassRegistryE">initializeMachineVerifierPassPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="302">302</th><td>      }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_119MachineVerifierPass16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MachineVerifierPass::getAnalysisUsage' data-type='void (anonymous namespace)::MachineVerifierPass::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_119MachineVerifierPass16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col0 decl" id="80AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="80AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="305">305</th><td>      <a class="local col0 ref" href="#80AU" title='AU' data-ref="80AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="306">306</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col0 ref" href="#80AU" title='AU' data-ref="80AU">AU</a></span>);</td></tr>
<tr><th id="307">307</th><td>    }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>    <em>bool</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_119MachineVerifierPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifierPass::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineVerifierPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_119MachineVerifierPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="81MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="81MF">MF</dfn>) override {</td></tr>
<tr><th id="310">310</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="82FoundErrors" title='FoundErrors' data-type='unsigned int' data-ref="82FoundErrors">FoundErrors</dfn> = <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifierC1EPN4llvm4PassEPKc" title='(anonymous namespace)::MachineVerifier::MachineVerifier' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifierC1EPN4llvm4PassEPKc">(</a><b>this</b>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifierPass::Banner" title='(anonymous namespace)::MachineVerifierPass::Banner' data-use='m' data-ref="(anonymousnamespace)::MachineVerifierPass::Banner">Banner</a>.<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5c_strEv" title='std::__cxx11::basic_string::c_str' data-ref="_ZNKSt7__cxx1112basic_string5c_strEv">c_str</a>()).<a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::verify' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE">verify</a>(<span class='refarg'><a class="local col1 ref" href="#81MF" title='MF' data-ref="81MF">MF</a></span>);</td></tr>
<tr><th id="311">311</th><td>      <b>if</b> (<a class="local col2 ref" href="#82FoundErrors" title='FoundErrors' data-ref="82FoundErrors">FoundErrors</a>)</td></tr>
<tr><th id="312">312</th><td>        <a class="ref" href="../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNS_5TwineEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNS_5TwineEb">report_fatal_error</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Found "</q><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="local col2 ref" href="#82FoundErrors" title='FoundErrors' data-ref="82FoundErrors">FoundErrors</a>)<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" machine code errors."</q>);</td></tr>
<tr><th id="313">313</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td>  };</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifierPass" title='(anonymous namespace)::MachineVerifierPass' data-ref="(anonymousnamespace)::MachineVerifierPass">MachineVerifierPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MachineVerifierPass::ID" title='(anonymous namespace)::MachineVerifierPass::ID' data-type='char' data-ref="(anonymousnamespace)::MachineVerifierPass::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializeMachineVerifierPassPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Verify generated machine code&quot;, &quot;machineverifier&quot;, &amp;MachineVerifierPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MachineVerifierPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMachineVerifierPassPassFlag; void llvm::initializeMachineVerifierPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMachineVerifierPassPassFlag, initializeMachineVerifierPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::MachineVerifierPass" title='(anonymous namespace)::MachineVerifierPass' data-ref="(anonymousnamespace)::MachineVerifierPass">MachineVerifierPass</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"machineverifier"</q>,</td></tr>
<tr><th id="322">322</th><td>                <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify generated machine code"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><a class="type" href="../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createMachineVerifierPassERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::createMachineVerifierPass' data-ref="_ZN4llvm25createMachineVerifierPassERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">createMachineVerifierPass</dfn>(<em>const</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> &amp;<dfn class="local col3 decl" id="83Banner" title='Banner' data-type='const std::string &amp;' data-ref="83Banner">Banner</dfn>) {</td></tr>
<tr><th id="325">325</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::MachineVerifierPass" title='(anonymous namespace)::MachineVerifierPass' data-ref="(anonymousnamespace)::MachineVerifierPass">MachineVerifierPass</a><a class="tu ref" href="#_ZN12_GLOBAL__N_119MachineVerifierPassC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='(anonymous namespace)::MachineVerifierPass::MachineVerifierPass' data-use='c' data-ref="_ZN12_GLOBAL__N_119MachineVerifierPassC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col3 ref" href="#83Banner" title='Banner' data-ref="83Banner">Banner</a>);</td></tr>
<tr><th id="326">326</th><td>}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><em>bool</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<dfn class="decl def" id="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</dfn>(<a class="type" href="../../include/llvm/Pass.h.html#llvm::Pass" title='llvm::Pass' data-ref="llvm::Pass">Pass</a> *<dfn class="local col4 decl" id="84p" title='p' data-type='llvm::Pass *' data-ref="84p">p</dfn>, <em>const</em> <em>char</em> *<dfn class="local col5 decl" id="85Banner" title='Banner' data-type='const char *' data-ref="85Banner">Banner</dfn>, <em>bool</em> <dfn class="local col6 decl" id="86AbortOnErrors" title='AbortOnErrors' data-type='bool' data-ref="86AbortOnErrors">AbortOnErrors</dfn>)</td></tr>
<tr><th id="329">329</th><td>    <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="87MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="87MF">MF</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>&amp;&gt;(*<b>this</b>);</td></tr>
<tr><th id="331">331</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88FoundErrors" title='FoundErrors' data-type='unsigned int' data-ref="88FoundErrors">FoundErrors</dfn> = <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifierC1EPN4llvm4PassEPKc" title='(anonymous namespace)::MachineVerifier::MachineVerifier' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifierC1EPN4llvm4PassEPKc">(</a><a class="local col4 ref" href="#84p" title='p' data-ref="84p">p</a>, <a class="local col5 ref" href="#85Banner" title='Banner' data-ref="85Banner">Banner</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::verify' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE">verify</a>(<span class='refarg'><a class="local col7 ref" href="#87MF" title='MF' data-ref="87MF">MF</a></span>);</td></tr>
<tr><th id="332">332</th><td>  <b>if</b> (<a class="local col6 ref" href="#86AbortOnErrors" title='AbortOnErrors' data-ref="86AbortOnErrors">AbortOnErrors</a> &amp;&amp; <a class="local col8 ref" href="#88FoundErrors" title='FoundErrors' data-ref="88FoundErrors">FoundErrors</a>)</td></tr>
<tr><th id="333">333</th><td>    <a class="ref" href="../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNS_5TwineEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNS_5TwineEb">report_fatal_error</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Found "</q><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="type" href="../../include/llvm/ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine">Twine</a><a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1Ej" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1Ej">(</a><a class="local col8 ref" href="#88FoundErrors" title='FoundErrors' data-ref="88FoundErrors">FoundErrors</a>)<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a><a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" machine code errors."</q>);</td></tr>
<tr><th id="334">334</th><td>  <b>return</b> <a class="local col8 ref" href="#88FoundErrors" title='FoundErrors' data-ref="88FoundErrors">FoundErrors</a> == <var>0</var>;</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier17verifySlotIndexesEv" title='(anonymous namespace)::MachineVerifier::verifySlotIndexes' data-type='void (anonymous namespace)::MachineVerifier::verifySlotIndexes() const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier17verifySlotIndexesEv">verifySlotIndexes</dfn>() <em>const</em> {</td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a> == <b>nullptr</b>)</td></tr>
<tr><th id="339">339</th><td>    <b>return</b>;</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <i>// Ensure the IdxMBB list is sorted by slot indexes.</i></td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev"></a><dfn class="local col9 decl" id="89Last" title='Last' data-type='llvm::SlotIndex' data-ref="89Last">Last</dfn>;</td></tr>
<tr><th id="343">343</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>::<a class="typedef" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes::MBBIndexIterator" title='llvm::SlotIndexes::MBBIndexIterator' data-type='SmallVectorImpl&lt;IdxMBBPair&gt;::const_iterator' data-ref="llvm::SlotIndexes::MBBIndexIterator">MBBIndexIterator</a> <dfn class="local col0 decl" id="90I" title='I' data-type='SlotIndexes::MBBIndexIterator' data-ref="90I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes13MBBIndexBeginEv" title='llvm::SlotIndexes::MBBIndexBegin' data-ref="_ZNK4llvm11SlotIndexes13MBBIndexBeginEv">MBBIndexBegin</a>(),</td></tr>
<tr><th id="344">344</th><td>       <dfn class="local col1 decl" id="91E" title='E' data-type='SlotIndexes::MBBIndexIterator' data-ref="91E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes11MBBIndexEndEv" title='llvm::SlotIndexes::MBBIndexEnd' data-ref="_ZNK4llvm11SlotIndexes11MBBIndexEndEv">MBBIndexEnd</a>(); <a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a> != <a class="local col1 ref" href="#91E" title='E' data-ref="91E">E</a>; ++<a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a>) {</td></tr>
<tr><th id="345">345</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Last.isValid() || I-&gt;first &gt; Last) ? void (0) : __assert_fail (&quot;!Last.isValid() || I-&gt;first &gt; Last&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 345, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col9 ref" href="#89Last" title='Last' data-ref="89Last">Last</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isValidEv" title='llvm::SlotIndex::isValid' data-ref="_ZNK4llvm9SlotIndex7isValidEv">isValid</a>() || <a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first">first</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#89Last" title='Last' data-ref="89Last">Last</a>);</td></tr>
<tr><th id="346">346</th><td>    <a class="local col9 ref" href="#89Last" title='Last' data-ref="89Last">Last</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col0 ref" href="#90I" title='I' data-ref="90I">I</a>-&gt;<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SlotIndex, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="347">347</th><td>  }</td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier16verifyPropertiesERKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::verifyProperties' data-type='void (anonymous namespace)::MachineVerifier::verifyProperties(const llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16verifyPropertiesERKN4llvm15MachineFunctionE">verifyProperties</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="92MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="92MF">MF</dfn>) {</td></tr>
<tr><th id="351">351</th><td>  <i>// If a pass has introduced virtual registers without clearing the</i></td></tr>
<tr><th id="352">352</th><td><i>  // NoVRegs property (or set it without allocating the vregs)</i></td></tr>
<tr><th id="353">353</th><td><i>  // then report an error.</i></td></tr>
<tr><th id="354">354</th><td>  <b>if</b> (<a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZNK4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="355">355</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>) &amp;&amp;</td></tr>
<tr><th id="356">356</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>())</td></tr>
<tr><th id="357">357</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Function has NoVRegs property but there are VReg operands"</q>, &amp;<a class="local col2 ref" href="#92MF" title='MF' data-ref="92MF">MF</a>);</td></tr>
<tr><th id="358">358</th><td>}</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::verify' data-type='unsigned int (anonymous namespace)::MachineVerifier::verify(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6verifyERN4llvm15MachineFunctionE">verify</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="93MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="93MF">MF</dfn>) {</td></tr>
<tr><th id="361">361</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::foundErrors" title='(anonymous namespace)::MachineVerifier::foundErrors' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::foundErrors">foundErrors</a> = <var>0</var>;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a> = &amp;<a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>;</td></tr>
<tr><th id="364">364</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TM" title='(anonymous namespace)::MachineVerifier::TM' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::TM">TM</a> = &amp;<a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="365">365</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a> = <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="366">366</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a> = <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="367">367</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a> = &amp;<a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="94isFunctionFailedISel" title='isFunctionFailedISel' data-type='const bool' data-ref="94isFunctionFailedISel">isFunctionFailedISel</dfn> = <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="370">370</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::FailedISel" title='llvm::MachineFunctionProperties::Property::FailedISel' data-ref="llvm::MachineFunctionProperties::Property::FailedISel">FailedISel</a>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i>// If we're mid-GlobalISel and we already triggered the fallback path then</i></td></tr>
<tr><th id="373">373</th><td><i>  // it's expected that the MIR is somewhat broken but that's ok since we'll</i></td></tr>
<tr><th id="374">374</th><td><i>  // reset it and clear the FailedISel attribute in ResetMachineFunctions.</i></td></tr>
<tr><th id="375">375</th><td>  <b>if</b> (<a class="local col4 ref" href="#94isFunctionFailedISel" title='isFunctionFailedISel' data-ref="94isFunctionFailedISel">isFunctionFailedISel</a>)</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::foundErrors" title='(anonymous namespace)::MachineVerifier::foundErrors' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::foundErrors">foundErrors</a>;</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::isFunctionRegBankSelected" title='(anonymous namespace)::MachineVerifier::isFunctionRegBankSelected' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::isFunctionRegBankSelected">isFunctionRegBankSelected</a> =</td></tr>
<tr><th id="379">379</th><td>      !<a class="local col4 ref" href="#94isFunctionFailedISel" title='isFunctionFailedISel' data-ref="94isFunctionFailedISel">isFunctionFailedISel</a> &amp;&amp;</td></tr>
<tr><th id="380">380</th><td>      <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="381">381</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::RegBankSelected" title='llvm::MachineFunctionProperties::Property::RegBankSelected' data-ref="llvm::MachineFunctionProperties::Property::RegBankSelected">RegBankSelected</a>);</td></tr>
<tr><th id="382">382</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::isFunctionSelected" title='(anonymous namespace)::MachineVerifier::isFunctionSelected' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::isFunctionSelected">isFunctionSelected</a> = !<a class="local col4 ref" href="#94isFunctionFailedISel" title='isFunctionFailedISel' data-ref="94isFunctionFailedISel">isFunctionFailedISel</a> &amp;&amp;</td></tr>
<tr><th id="383">383</th><td>                       <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="384">384</th><td>                           <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::Selected" title='llvm::MachineFunctionProperties::Property::Selected' data-ref="llvm::MachineFunctionProperties::Property::Selected">Selected</a>);</td></tr>
<tr><th id="385">385</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</a> = <b>nullptr</b>;</td></tr>
<tr><th id="386">386</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a> = <b>nullptr</b>;</td></tr>
<tr><th id="387">387</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveStks" title='(anonymous namespace)::MachineVerifier::LiveStks' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::LiveStks">LiveStks</a> = <b>nullptr</b>;</td></tr>
<tr><th id="388">388</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a> = <b>nullptr</b>;</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::PASS" title='(anonymous namespace)::MachineVerifier::PASS' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::PASS">PASS</a>) {</td></tr>
<tr><th id="390">390</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::PASS" title='(anonymous namespace)::MachineVerifier::PASS' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::PASS">PASS</a>-&gt;<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="391">391</th><td>    <i>// We don't want to verify LiveVariables if LiveIntervals is available.</i></td></tr>
<tr><th id="392">392</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>)</td></tr>
<tr><th id="393">393</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</a> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::PASS" title='(anonymous namespace)::MachineVerifier::PASS' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::PASS">PASS</a>-&gt;<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>&gt;();</td></tr>
<tr><th id="394">394</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveStks" title='(anonymous namespace)::MachineVerifier::LiveStks' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::LiveStks">LiveStks</a> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::PASS" title='(anonymous namespace)::MachineVerifier::PASS' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::PASS">PASS</a>-&gt;<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a>&gt;();</td></tr>
<tr><th id="395">395</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::PASS" title='(anonymous namespace)::MachineVerifier::PASS' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::PASS">PASS</a>-&gt;<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier17verifySlotIndexesEv" title='(anonymous namespace)::MachineVerifier::verifySlotIndexes' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier17verifySlotIndexesEv">verifySlotIndexes</a>();</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier16verifyPropertiesERKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::verifyProperties' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16verifyPropertiesERKN4llvm15MachineFunctionE">verifyProperties</a>(<a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>);</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier26visitMachineFunctionBeforeEv" title='(anonymous namespace)::MachineVerifier::visitMachineFunctionBefore' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier26visitMachineFunctionBeforeEv">visitMachineFunctionBefore</a>();</td></tr>
<tr><th id="403">403</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col5 decl" id="95MFI" title='MFI' data-type='MachineFunction::const_iterator' data-ref="95MFI">MFI</dfn> = <a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col6 decl" id="96MFE" title='MFE' data-type='MachineFunction::const_iterator' data-ref="96MFE">MFE</dfn> = <a class="ref fake" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ERKNS_14ilist_iteratorIT_XT0_EXT_EEENSt9enable_ifIXooT1_ntT_EPvE4typeE"></a><a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="404">404</th><td>       <a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a><a class="local col6 ref" href="#96MFE" title='MFE' data-ref="96MFE">MFE</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a>) {</td></tr>
<tr><th id="405">405</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::visitMachineBasicBlockBefore' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE">visitMachineBasicBlockBefore</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a>);</td></tr>
<tr><th id="406">406</th><td>    <i>// Keep track of the current bundle header.</i></td></tr>
<tr><th id="407">407</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="97CurBundle" title='CurBundle' data-type='const llvm::MachineInstr *' data-ref="97CurBundle">CurBundle</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="408">408</th><td>    <i>// Do we expect the next instruction to be part of the same bundle?</i></td></tr>
<tr><th id="409">409</th><td>    <em>bool</em> <dfn class="local col8 decl" id="98InBundle" title='InBundle' data-type='bool' data-ref="98InBundle">InBundle</dfn> = <b>false</b>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator">const_instr_iterator</a> <dfn class="local col9 decl" id="99MBBI" title='MBBI' data-type='MachineBasicBlock::const_instr_iterator' data-ref="99MBBI">MBBI</dfn> = <a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZNK4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(),</td></tr>
<tr><th id="412">412</th><td>           <dfn class="local col0 decl" id="100MBBE" title='MBBE' data-type='MachineBasicBlock::const_instr_iterator' data-ref="100MBBE">MBBE</dfn> = <a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZNK4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#100MBBE" title='MBBE' data-ref="100MBBE">MBBE</a>; <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>) {</td></tr>
<tr><th id="413">413</th><td>      <b>if</b> (<a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>() != &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a>) {</td></tr>
<tr><th id="414">414</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Bad instruction parent pointer"</q>, &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a>);</td></tr>
<tr><th id="415">415</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>;</td></tr>
<tr><th id="416">416</th><td>        <b>continue</b>;</td></tr>
<tr><th id="417">417</th><td>      }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>      <i>// Check for consistent bundle flags.</i></td></tr>
<tr><th id="420">420</th><td>      <b>if</b> (<a class="local col8 ref" href="#98InBundle" title='InBundle' data-ref="98InBundle">InBundle</a> &amp;&amp; !<a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>())</td></tr>
<tr><th id="421">421</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Missing BundledPred flag, "</q></td></tr>
<tr><th id="422">422</th><td>               <q>"BundledSucc was set on predecessor"</q>,</td></tr>
<tr><th id="423">423</th><td>               &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>);</td></tr>
<tr><th id="424">424</th><td>      <b>if</b> (!<a class="local col8 ref" href="#98InBundle" title='InBundle' data-ref="98InBundle">InBundle</a> &amp;&amp; <a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>())</td></tr>
<tr><th id="425">425</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"BundledPred flag is set, "</q></td></tr>
<tr><th id="426">426</th><td>               <q>"but BundledSucc not set on predecessor"</q>,</td></tr>
<tr><th id="427">427</th><td>               &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>);</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>      <i>// Is this a bundle header?</i></td></tr>
<tr><th id="430">430</th><td>      <b>if</b> (!<a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="431">431</th><td>        <b>if</b> (<a class="local col7 ref" href="#97CurBundle" title='CurBundle' data-ref="97CurBundle">CurBundle</a>)</td></tr>
<tr><th id="432">432</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineBundleAfter' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">visitMachineBundleAfter</a>(<a class="local col7 ref" href="#97CurBundle" title='CurBundle' data-ref="97CurBundle">CurBundle</a>);</td></tr>
<tr><th id="433">433</th><td>        <a class="local col7 ref" href="#97CurBundle" title='CurBundle' data-ref="97CurBundle">CurBundle</a> = &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>;</td></tr>
<tr><th id="434">434</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineBundleBefore' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE">visitMachineBundleBefore</a>(<a class="local col7 ref" href="#97CurBundle" title='CurBundle' data-ref="97CurBundle">CurBundle</a>);</td></tr>
<tr><th id="435">435</th><td>      } <b>else</b> <b>if</b> (!<a class="local col7 ref" href="#97CurBundle" title='CurBundle' data-ref="97CurBundle">CurBundle</a>)</td></tr>
<tr><th id="436">436</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"No bundle header"</q>, &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>);</td></tr>
<tr><th id="437">437</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineInstrBefore' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE">visitMachineInstrBefore</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>);</td></tr>
<tr><th id="438">438</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="101I" title='I' data-type='unsigned int' data-ref="101I">I</dfn> = <var>0</var>, <dfn class="local col2 decl" id="102E" title='E' data-type='unsigned int' data-ref="102E">E</dfn> = <a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a> != <a class="local col2 ref" href="#102E" title='E' data-ref="102E">E</a>; ++<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>) {</td></tr>
<tr><th id="439">439</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="103MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="103MI">MI</dfn> = <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>;</td></tr>
<tr><th id="440">440</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="104Op">Op</dfn> = <a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>);</td></tr>
<tr><th id="441">441</th><td>        <b>if</b> (<a class="local col4 ref" href="#104Op" title='Op' data-ref="104Op">Op</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>() != &amp;<a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>) {</td></tr>
<tr><th id="442">442</th><td>          <i>// Make sure to use correct addOperand / RemoveOperand / ChangeTo</i></td></tr>
<tr><th id="443">443</th><td><i>          // functions when replacing operands of a MachineInstr.</i></td></tr>
<tr><th id="444">444</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Instruction has operand with wrong parent set"</q>, &amp;<a class="local col3 ref" href="#103MI" title='MI' data-ref="103MI">MI</a>);</td></tr>
<tr><th id="445">445</th><td>        }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj" title='(anonymous namespace)::MachineVerifier::visitMachineOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj">visitMachineOperand</a>(&amp;<a class="local col4 ref" href="#104Op" title='Op' data-ref="104Op">Op</a>, <a class="local col1 ref" href="#101I" title='I' data-ref="101I">I</a>);</td></tr>
<tr><th id="448">448</th><td>      }</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier22visitMachineInstrAfterEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineInstrAfter' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier22visitMachineInstrAfterEPKN4llvm12MachineInstrE">visitMachineInstrAfter</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a>);</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>      <i>// Was this the last bundled instruction?</i></td></tr>
<tr><th id="453">453</th><td>      <a class="local col8 ref" href="#98InBundle" title='InBundle' data-ref="98InBundle">InBundle</a> = <a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI">MBBI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithSuccEv" title='llvm::MachineInstr::isBundledWithSucc' data-ref="_ZNK4llvm12MachineInstr17isBundledWithSuccEv">isBundledWithSucc</a>();</td></tr>
<tr><th id="454">454</th><td>    }</td></tr>
<tr><th id="455">455</th><td>    <b>if</b> (<a class="local col7 ref" href="#97CurBundle" title='CurBundle' data-ref="97CurBundle">CurBundle</a>)</td></tr>
<tr><th id="456">456</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineBundleAfter' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">visitMachineBundleAfter</a>(<a class="local col7 ref" href="#97CurBundle" title='CurBundle' data-ref="97CurBundle">CurBundle</a>);</td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (<a class="local col8 ref" href="#98InBundle" title='InBundle' data-ref="98InBundle">InBundle</a>)</td></tr>
<tr><th id="458">458</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"BundledSucc flag set on last instruction in block"</q>, &amp;<a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>());</td></tr>
<tr><th id="459">459</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier27visitMachineBasicBlockAfterEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::visitMachineBasicBlockAfter' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier27visitMachineBasicBlockAfterEPKN4llvm17MachineBasicBlockE">visitMachineBasicBlockAfter</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#95MFI" title='MFI' data-ref="95MFI">MFI</a>);</td></tr>
<tr><th id="460">460</th><td>  }</td></tr>
<tr><th id="461">461</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier25visitMachineFunctionAfterEv" title='(anonymous namespace)::MachineVerifier::visitMachineFunctionAfter' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier25visitMachineFunctionAfterEv">visitMachineFunctionAfter</a>();</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <i>// Clean up.</i></td></tr>
<tr><th id="464">464</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="465">465</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDefined" title='(anonymous namespace)::MachineVerifier::regsDefined' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsDefined">regsDefined</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="466">466</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDead" title='(anonymous namespace)::MachineVerifier::regsDead' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsDead">regsDead</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="467">467</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsKilled" title='(anonymous namespace)::MachineVerifier::regsKilled' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsKilled">regsKilled</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="468">468</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regMasks" title='(anonymous namespace)::MachineVerifier::regMasks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regMasks">regMasks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="469">469</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a>.<a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-use='c' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::foundErrors" title='(anonymous namespace)::MachineVerifier::foundErrors' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::foundErrors">foundErrors</a>;</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineFunction * MF)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</dfn>(<em>const</em> <em>char</em> *<dfn class="local col5 decl" id="105msg" title='msg' data-type='const char *' data-ref="105msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="106MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="106MF">MF</dfn>) {</td></tr>
<tr><th id="475">475</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MF) ? void (0) : __assert_fail (&quot;MF&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 475, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#106MF" title='MF' data-ref="106MF">MF</a>);</td></tr>
<tr><th id="476">476</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="477">477</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::foundErrors" title='(anonymous namespace)::MachineVerifier::foundErrors' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::foundErrors">foundErrors</a>++) {</td></tr>
<tr><th id="478">478</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Banner" title='(anonymous namespace)::MachineVerifier::Banner' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Banner">Banner</a>)</td></tr>
<tr><th id="479">479</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"# "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Banner" title='(anonymous namespace)::MachineVerifier::Banner' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Banner">Banner</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="480">480</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a> != <b>nullptr</b>)</td></tr>
<tr><th id="481">481</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE" title='llvm::LiveIntervals::print' data-ref="_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>);</td></tr>
<tr><th id="482">482</th><td>    <b>else</b></td></tr>
<tr><th id="483">483</th><td>      <a class="local col6 ref" href="#106MF" title='MF' data-ref="106MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE" title='llvm::MachineFunction::print' data-ref="_ZNK4llvm15MachineFunction5printERNS_11raw_ostreamEPKNS_11SlotIndexesE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>);</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Bad machine code: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col5 ref" href="#105msg" title='msg' data-ref="105msg">msg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ***\n"</q></td></tr>
<tr><th id="486">486</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- function:    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col6 ref" href="#106MF" title='MF' data-ref="106MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="487">487</th><td>}</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</dfn>(<em>const</em> <em>char</em> *<dfn class="local col7 decl" id="107msg" title='msg' data-type='const char *' data-ref="107msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="108MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="108MBB">MBB</dfn>) {</td></tr>
<tr><th id="490">490</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MBB) ? void (0) : __assert_fail (&quot;MBB&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 490, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a>);</td></tr>
<tr><th id="491">491</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<a class="local col7 ref" href="#107msg" title='msg' data-ref="107msg">msg</a>, <a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>());</td></tr>
<tr><th id="492">492</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- basic block: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd></td></tr>
<tr><th id="493">493</th><td>         <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKv" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKv">&lt;&lt;</a> (<em>const</em> <em>void</em> *)<a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="494">494</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>)</td></tr>
<tr><th id="495">495</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ["</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBStartIdx' data-ref="_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(<a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a>)</td></tr>
<tr><th id="496">496</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>';'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBEndIdx' data-ref="_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>')'</kbd>;</td></tr>
<tr><th id="497">497</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</dfn>(<em>const</em> <em>char</em> *<dfn class="local col9 decl" id="109msg" title='msg' data-type='const char *' data-ref="109msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="110MI">MI</dfn>) {</td></tr>
<tr><th id="501">501</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI) ? void (0) : __assert_fail (&quot;MI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 501, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>);</td></tr>
<tr><th id="502">502</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<a class="local col9 ref" href="#109msg" title='msg' data-ref="109msg">msg</a>, <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="503">503</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- instruction: "</q>;</td></tr>
<tr><th id="504">504</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes8hasIndexERKNS_12MachineInstrE" title='llvm::SlotIndexes::hasIndex' data-ref="_ZNK4llvm11SlotIndexes8hasIndexERKNS_12MachineInstrE">hasIndex</a>(*<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>))</td></tr>
<tr><th id="505">505</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes19getInstructionIndexERKNS_12MachineInstrE" title='llvm::SlotIndexes::getInstructionIndex' data-ref="_ZNK4llvm11SlotIndexes19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd>;</td></tr>
<tr><th id="506">506</th><td>  <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE" title='llvm::MachineInstr::print' data-ref="_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamEbbbbPKNS_15TargetInstrInfoE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>, <i>/*SkipOpers=*/</i><b>true</b>);</td></tr>
<tr><th id="507">507</th><td>}</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-type='void (anonymous namespace)::MachineVerifier::report(const char * msg, const llvm::MachineOperand * MO, unsigned int MONum, llvm::LLT MOVRegType = llvm::LLT{})' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</dfn>(<em>const</em> <em>char</em> *<dfn class="local col1 decl" id="111msg" title='msg' data-type='const char *' data-ref="111msg">msg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col2 decl" id="112MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="112MO">MO</dfn>,</td></tr>
<tr><th id="510">510</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="113MONum" title='MONum' data-type='unsigned int' data-ref="113MONum">MONum</dfn>, <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="114MOVRegType" title='MOVRegType' data-type='llvm::LLT' data-ref="114MOVRegType">MOVRegType</dfn>) {</td></tr>
<tr><th id="511">511</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO) ? void (0) : __assert_fail (&quot;MO&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 511, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>);</td></tr>
<tr><th id="512">512</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<a class="local col1 ref" href="#111msg" title='msg' data-ref="111msg">msg</a>, <a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>());</td></tr>
<tr><th id="513">513</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- operand "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#113MONum" title='MONum' data-ref="113MONum">MONum</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":   "</q>;</td></tr>
<tr><th id="514">514</th><td>  <a class="local col2 ref" href="#112MO" title='MO' data-ref="112MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamENS_3LLTEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE" title='llvm::MachineOperand::print' data-ref="_ZNK4llvm14MachineOperand5printERNS_11raw_ostreamENS_3LLTEPKNS_18TargetRegisterInfoEPKNS_19TargetIntrinsicInfoE">print</a>(<span class='refarg'><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>()</span>, <a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#114MOVRegType" title='MOVRegType' data-ref="114MOVRegType">MOVRegType</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>);</td></tr>
<tr><th id="515">515</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="516">516</th><td>}</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(llvm::SlotIndex Pos) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE">report_context</dfn>(<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="115Pos" title='Pos' data-type='llvm::SlotIndex' data-ref="115Pos">Pos</dfn>) <em>const</em> {</td></tr>
<tr><th id="519">519</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- at:          "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#115Pos" title='Pos' data-ref="115Pos">Pos</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="520">520</th><td>}</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const llvm::LiveInterval &amp; LI) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE">report_context</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="116LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="116LI">LI</dfn>) <em>const</em> {</td></tr>
<tr><th id="523">523</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- interval:    "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col6 ref" href="#116LI" title='LI' data-ref="116LI">LI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const llvm::LiveRange &amp; LR, unsigned int VRegUnit, llvm::LaneBitmask LaneMask) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="117LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="117LR">LR</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="118VRegUnit" title='VRegUnit' data-type='unsigned int' data-ref="118VRegUnit">VRegUnit</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                     <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="119LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="119LaneMask">LaneMask</dfn>) <em>const</em> {</td></tr>
<tr><th id="528">528</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</a>(<a class="local col7 ref" href="#117LR" title='LR' data-ref="117LR">LR</a>);</td></tr>
<tr><th id="529">529</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</a>(<a class="local col8 ref" href="#118VRegUnit" title='VRegUnit' data-ref="118VRegUnit">VRegUnit</a>);</td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (<a class="local col9 ref" href="#119LaneMask" title='LaneMask' data-ref="119LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="531">531</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context_lanemask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE">report_context_lanemask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#119LaneMask" title='LaneMask' data-ref="119LaneMask">LaneMask</a>);</td></tr>
<tr><th id="532">532</th><td>}</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const LiveRange::Segment &amp; S) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col0 decl" id="120S" title='S' data-type='const LiveRange::Segment &amp;' data-ref="120S">S</dfn>) <em>const</em> {</td></tr>
<tr><th id="535">535</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- segment:     "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRange7SegmentE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRange7SegmentE">&lt;&lt;</a> <a class="local col0 ref" href="#120S" title='S' data-ref="120S">S</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="536">536</th><td>}</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(const llvm::VNInfo &amp; VNI) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> &amp;<dfn class="local col1 decl" id="121VNI" title='VNI' data-type='const llvm::VNInfo &amp;' data-ref="121VNI">VNI</dfn>) <em>const</em> {</td></tr>
<tr><th id="539">539</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- ValNo:       "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#121VNI" title='VNI' data-ref="121VNI">VNI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" (def "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#121VNI" title='VNI' data-ref="121VNI">VNI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>;</td></tr>
<tr><th id="540">540</th><td>}</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-type='void (anonymous namespace)::MachineVerifier::report_context_liverange(const llvm::LiveRange &amp; LR) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col2 decl" id="122LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="122LR">LR</dfn>) <em>const</em> {</td></tr>
<tr><th id="543">543</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- liverange:   "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9LiveRangeE">&lt;&lt;</a> <a class="local col2 ref" href="#122LR" title='LR' data-ref="122LR">LR</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="544">544</th><td>}</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEt" title='(anonymous namespace)::MachineVerifier::report_context' data-type='void (anonymous namespace)::MachineVerifier::report_context(MCPhysReg PReg) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEt">report_context</dfn>(<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="123PReg" title='PReg' data-type='MCPhysReg' data-ref="123PReg">PReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="547">547</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- p. register: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#123PReg" title='PReg' data-ref="123PReg">PReg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="548">548</th><td>}</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg' data-type='void (anonymous namespace)::MachineVerifier::report_context_vreg(unsigned int VReg) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj">report_context_vreg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="124VReg" title='VReg' data-type='unsigned int' data-ref="124VReg">VReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="551">551</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- v. register: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#124VReg" title='VReg' data-ref="124VReg">VReg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="552">552</th><td>}</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-type='void (anonymous namespace)::MachineVerifier::report_context_vreg_regunit(unsigned int VRegOrUnit) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="125VRegOrUnit" title='VRegOrUnit' data-type='unsigned int' data-ref="125VRegOrUnit">VRegOrUnit</dfn>) <em>const</em> {</td></tr>
<tr><th id="555">555</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#125VRegOrUnit" title='VRegOrUnit' data-ref="125VRegOrUnit">VRegOrUnit</a>)) {</td></tr>
<tr><th id="556">556</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj">report_context_vreg</a>(<a class="local col5 ref" href="#125VRegOrUnit" title='VRegOrUnit' data-ref="125VRegOrUnit">VRegOrUnit</a>);</td></tr>
<tr><th id="557">557</th><td>  } <b>else</b> {</td></tr>
<tr><th id="558">558</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- regunit:     "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE" title='llvm::printRegUnit' data-ref="_ZN4llvm12printRegUnitEjPKNS_18TargetRegisterInfoE">printRegUnit</a>(<a class="local col5 ref" href="#125VRegOrUnit" title='VRegOrUnit' data-ref="125VRegOrUnit">VRegOrUnit</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="559">559</th><td>  }</td></tr>
<tr><th id="560">560</th><td>}</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context_lanemask' data-type='void (anonymous namespace)::MachineVerifier::report_context_lanemask(llvm::LaneBitmask LaneMask) const' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE">report_context_lanemask</dfn>(<a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="126LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="126LaneMask">LaneMask</dfn>) <em>const</em> {</td></tr>
<tr><th id="563">563</th><td>  <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"- lanemask:    "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col6 ref" href="#126LaneMask" title='LaneMask' data-ref="126LaneMask">LaneMask</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="564">564</th><td>}</td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::markReachable' data-type='void (anonymous namespace)::MachineVerifier::markReachable(const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE">markReachable</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="127MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="127MBB">MBB</dfn>) {</td></tr>
<tr><th id="567">567</th><td>  <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col8 decl" id="128MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="128MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>]</a>;</td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (!<a class="local col8 ref" href="#128MInfo" title='MInfo' data-ref="128MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::reachable" title='(anonymous namespace)::MachineVerifier::BBInfo::reachable' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">reachable</a>) {</td></tr>
<tr><th id="569">569</th><td>    <a class="local col8 ref" href="#128MInfo" title='MInfo' data-ref="128MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::reachable" title='(anonymous namespace)::MachineVerifier::BBInfo::reachable' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">reachable</a> = <b>true</b>;</td></tr>
<tr><th id="570">570</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col9 decl" id="129SuI" title='SuI' data-type='MachineBasicBlock::const_succ_iterator' data-ref="129SuI">SuI</dfn> = <a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="571">571</th><td>           <dfn class="local col0 decl" id="130SuE" title='SuE' data-type='MachineBasicBlock::const_succ_iterator' data-ref="130SuE">SuE</dfn> = <a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col9 ref" href="#129SuI" title='SuI' data-ref="129SuI">SuI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#130SuE" title='SuE' data-ref="130SuE">SuE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#129SuI" title='SuI' data-ref="129SuI">SuI</a>)</td></tr>
<tr><th id="572">572</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::markReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE">markReachable</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#129SuI" title='SuI' data-ref="129SuI">SuI</a>);</td></tr>
<tr><th id="573">573</th><td>  }</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier26visitMachineFunctionBeforeEv" title='(anonymous namespace)::MachineVerifier::visitMachineFunctionBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineFunctionBefore()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier26visitMachineFunctionBeforeEv">visitMachineFunctionBefore</dfn>() {</td></tr>
<tr><th id="577">577</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a><a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndexC1Ev" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1Ev">(</a>);</td></tr>
<tr><th id="578">578</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsReserved" title='(anonymous namespace)::MachineVerifier::regsReserved' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::regsReserved">regsReserved</a> <a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectoraSERKS0_" title='llvm::BitVector::operator=' data-ref="_ZN4llvm9BitVectoraSERKS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv" title='llvm::MachineRegisterInfo::reservedRegsFrozen' data-ref="_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv">reservedRegsFrozen</a>() ? <a class="ref fake" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1ERKS0_" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv" title='llvm::MachineRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19MachineRegisterInfo15getReservedRegsEv">getReservedRegs</a>()</td></tr>
<tr><th id="579">579</th><td>                                           : <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm18TargetRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</a>(*<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5emptyEv" title='llvm::MachineFunction::empty' data-ref="_ZNK4llvm15MachineFunction5emptyEv">empty</a>())</td></tr>
<tr><th id="582">582</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::markReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier13markReachableEPKN4llvm17MachineBasicBlockE">markReachable</a>(&amp;<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZNK4llvm15MachineFunction5frontEv">front</a>());</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i>// Build a set of the basic blocks in the function.</i></td></tr>
<tr><th id="585">585</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FunctionBlocks" title='(anonymous namespace)::MachineVerifier::FunctionBlocks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::FunctionBlocks">FunctionBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="586">586</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="131MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="131MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>) {</td></tr>
<tr><th id="587">587</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FunctionBlocks" title='(anonymous namespace)::MachineVerifier::FunctionBlocks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::FunctionBlocks">FunctionBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>);</td></tr>
<tr><th id="588">588</th><td>    <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col2 decl" id="132MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="132MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>]</a>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <a class="local col2 ref" href="#132MInfo" title='MInfo' data-ref="132MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::Preds" title='(anonymous namespace)::MachineVerifier::BBInfo::Preds' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_S1_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_S1_">insert</a>(<a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(), <a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>());</td></tr>
<tr><th id="591">591</th><td>    <b>if</b> (<a class="local col2 ref" href="#132MInfo" title='MInfo' data-ref="132MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::Preds" title='(anonymous namespace)::MachineVerifier::BBInfo::Preds' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>() != <a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>())</td></tr>
<tr><th id="592">592</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB has duplicate entries in its predecessor list."</q>, &amp;<a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>);</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>    <a class="local col2 ref" href="#132MInfo" title='MInfo' data-ref="132MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::Succs" title='(anonymous namespace)::MachineVerifier::BBInfo::Succs' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_S1_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_S1_">insert</a>(<a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>());</td></tr>
<tr><th id="595">595</th><td>    <b>if</b> (<a class="local col2 ref" href="#132MInfo" title='MInfo' data-ref="132MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::Succs" title='(anonymous namespace)::MachineVerifier::BBInfo::Succs' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>() != <a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>())</td></tr>
<tr><th id="596">596</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB has duplicate entries in its successor list."</q>, &amp;<a class="local col1 ref" href="#131MBB" title='MBB' data-ref="131MBB">MBB</a>);</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <i>// Check that the register use lists are sane.</i></td></tr>
<tr><th id="600">600</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14verifyUseListsEv" title='llvm::MachineRegisterInfo::verifyUseLists' data-ref="_ZNK4llvm19MachineRegisterInfo14verifyUseListsEv">verifyUseLists</a>();</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5emptyEv" title='llvm::MachineFunction::empty' data-ref="_ZNK4llvm15MachineFunction5emptyEv">empty</a>())</td></tr>
<tr><th id="603">603</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv" title='(anonymous namespace)::MachineVerifier::verifyStackFrame' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv">verifyStackFrame</a>();</td></tr>
<tr><th id="604">604</th><td>}</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><i  data-doc="_ZL9matchPairN9__gnu_cxx17__normal_iteratorIPKPN4llvm17MachineBasicBlockESt6vectorIS3_SaIS3_EEEEPKS2_SB_">// Does iterator point to a and b as the first two elements?</i></td></tr>
<tr><th id="607">607</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9matchPairN9__gnu_cxx17__normal_iteratorIPKPN4llvm17MachineBasicBlockESt6vectorIS3_SaIS3_EEEEPKS2_SB_" title='matchPair' data-type='bool matchPair(MachineBasicBlock::const_succ_iterator i, const llvm::MachineBasicBlock * a, const llvm::MachineBasicBlock * b)' data-ref="_ZL9matchPairN9__gnu_cxx17__normal_iteratorIPKPN4llvm17MachineBasicBlockESt6vectorIS3_SaIS3_EEEEPKS2_SB_">matchPair</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col3 decl" id="133i" title='i' data-type='MachineBasicBlock::const_succ_iterator' data-ref="133i">i</dfn>,</td></tr>
<tr><th id="608">608</th><td>                      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="134a" title='a' data-type='const llvm::MachineBasicBlock *' data-ref="134a">a</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="135b" title='b' data-type='const llvm::MachineBasicBlock *' data-ref="135b">b</dfn>) {</td></tr>
<tr><th id="609">609</th><td>  <b>if</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#133i" title='i' data-ref="133i">i</a> == <a class="local col4 ref" href="#134a" title='a' data-ref="134a">a</a>)</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#133i" title='i' data-ref="133i">i</a> == <a class="local col5 ref" href="#135b" title='b' data-ref="135b">b</a>;</td></tr>
<tr><th id="611">611</th><td>  <b>if</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col3 ref" href="#133i" title='i' data-ref="133i">i</a> == <a class="local col5 ref" href="#135b" title='b' data-ref="135b">b</a>)</td></tr>
<tr><th id="612">612</th><td>    <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col3 ref" href="#133i" title='i' data-ref="133i">i</a> == <a class="local col4 ref" href="#134a" title='a' data-ref="134a">a</a>;</td></tr>
<tr><th id="613">613</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="614">614</th><td>}</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><em>void</em></td></tr>
<tr><th id="617">617</th><td><a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::visitMachineBasicBlockBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBasicBlockBefore(const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier28visitMachineBasicBlockBeforeEPKN4llvm17MachineBasicBlockE">visitMachineBasicBlockBefore</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="136MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="136MBB">MBB</dfn>) {</td></tr>
<tr><th id="618">618</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstTerminator" title='(anonymous namespace)::MachineVerifier::FirstTerminator' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::FirstTerminator">FirstTerminator</a> = <b>nullptr</b>;</td></tr>
<tr><th id="619">619</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstNonPHI" title='(anonymous namespace)::MachineVerifier::FirstNonPHI' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::FirstNonPHI">FirstNonPHI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZNK4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="622">622</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoPHIs" title='llvm::MachineFunctionProperties::Property::NoPHIs' data-ref="llvm::MachineFunctionProperties::Property::NoPHIs">NoPHIs</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</a>()) {</td></tr>
<tr><th id="623">623</th><td>    <i>// If this block has allocatable physical registers live-in, check that</i></td></tr>
<tr><th id="624">624</th><td><i>    // it is an entry block or landing pad.</i></td></tr>
<tr><th id="625">625</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="137LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="137LI">LI</dfn> : <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="626">626</th><td>      <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier13isAllocatableEj" title='(anonymous namespace)::MachineVerifier::isAllocatable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier13isAllocatableEj">isAllocatable</a>(<a class="local col7 ref" href="#137LI" title='LI' data-ref="137LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>) &amp;&amp; !<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>() &amp;&amp;</td></tr>
<tr><th id="627">627</th><td>          <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>() <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZNK4llvm15MachineFunction5beginEv">begin</a>()) {</td></tr>
<tr><th id="628">628</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB has allocatable live-in, but isn't entry or landing-pad."</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="629">629</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEt" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEt">report_context</a>(<a class="local col7 ref" href="#137LI" title='LI' data-ref="137LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="630">630</th><td>      }</td></tr>
<tr><th id="631">631</th><td>    }</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <i>// Count the number of landing pad successors.</i></td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col8 decl" id="138LandingPadSuccs" title='LandingPadSuccs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="138LandingPadSuccs">LandingPadSuccs</dfn>;</td></tr>
<tr><th id="636">636</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col9 decl" id="139I" title='I' data-type='MachineBasicBlock::const_succ_iterator' data-ref="139I">I</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="637">637</th><td>       <dfn class="local col0 decl" id="140E" title='E' data-type='MachineBasicBlock::const_succ_iterator' data-ref="140E">E</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#140E" title='E' data-ref="140E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a>) {</td></tr>
<tr><th id="638">638</th><td>    <b>if</b> ((<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="639">639</th><td>      <a class="local col8 ref" href="#138LandingPadSuccs" title='LandingPadSuccs' data-ref="138LandingPadSuccs">LandingPadSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a>);</td></tr>
<tr><th id="640">640</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FunctionBlocks" title='(anonymous namespace)::MachineVerifier::FunctionBlocks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::FunctionBlocks">FunctionBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a>))</td></tr>
<tr><th id="641">641</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB has successor that isn't part of the function."</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="642">642</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::Preds" title='(anonymous namespace)::MachineVerifier::BBInfo::Preds' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Preds">Preds</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>)) {</td></tr>
<tr><th id="643">643</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Inconsistent CFG"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="644">644</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MBB is not in the predecessor list of the successor "</q></td></tr>
<tr><th id="645">645</th><td>             <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#139I" title='I' data-ref="139I">I</a>)) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>;</td></tr>
<tr><th id="646">646</th><td>    }</td></tr>
<tr><th id="647">647</th><td>  }</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <i>// Check the predecessor list.</i></td></tr>
<tr><th id="650">650</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator">const_pred_iterator</a> <dfn class="local col1 decl" id="141I" title='I' data-type='MachineBasicBlock::const_pred_iterator' data-ref="141I">I</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="651">651</th><td>       <dfn class="local col2 decl" id="142E" title='E' data-type='MachineBasicBlock::const_pred_iterator' data-ref="142E">E</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#142E" title='E' data-ref="142E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a>) {</td></tr>
<tr><th id="652">652</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FunctionBlocks" title='(anonymous namespace)::MachineVerifier::FunctionBlocks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::FunctionBlocks">FunctionBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a>))</td></tr>
<tr><th id="653">653</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB has predecessor that isn't part of the function."</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="654">654</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::Succs" title='(anonymous namespace)::MachineVerifier::BBInfo::Succs' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::Succs">Succs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>)) {</td></tr>
<tr><th id="655">655</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Inconsistent CFG"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="656">656</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MBB is not in the successor list of the predecessor "</q></td></tr>
<tr><th id="657">657</th><td>             <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#141I" title='I' data-ref="141I">I</a>)) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>".\n"</q>;</td></tr>
<tr><th id="658">658</th><td>    }</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="local col3 decl" id="143AsmInfo" title='AsmInfo' data-type='const llvm::MCAsmInfo *' data-ref="143AsmInfo">AsmInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TM" title='(anonymous namespace)::MachineVerifier::TM' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TM">TM</a>-&gt;<a class="ref" href="../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>();</td></tr>
<tr><th id="662">662</th><td>  <em>const</em> <a class="type" href="../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col4 decl" id="144BB" title='BB' data-type='const llvm::BasicBlock *' data-ref="144BB">BB</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="663">663</th><td>  <em>const</em> <a class="type" href="../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;<dfn class="local col5 decl" id="145F" title='F' data-type='const llvm::Function &amp;' data-ref="145F">F</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="664">664</th><td>  <b>if</b> (<a class="local col8 ref" href="#138LandingPadSuccs" title='LandingPadSuccs' data-ref="138LandingPadSuccs">LandingPadSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>() &gt; <var>1</var> &amp;&amp;</td></tr>
<tr><th id="665">665</th><td>      !(<a class="local col3 ref" href="#143AsmInfo" title='AsmInfo' data-ref="143AsmInfo">AsmInfo</a> &amp;&amp;</td></tr>
<tr><th id="666">666</th><td>        <a class="local col3 ref" href="#143AsmInfo" title='AsmInfo' data-ref="143AsmInfo">AsmInfo</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo24getExceptionHandlingTypeEv" title='llvm::MCAsmInfo::getExceptionHandlingType' data-ref="_ZNK4llvm9MCAsmInfo24getExceptionHandlingTypeEv">getExceptionHandlingType</a>() == <a class="type" href="../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling" title='llvm::ExceptionHandling' data-ref="llvm::ExceptionHandling">ExceptionHandling</a>::<a class="enum" href="../../include/llvm/MC/MCTargetOptions.h.html#llvm::ExceptionHandling::SjLj" title='llvm::ExceptionHandling::SjLj' data-ref="llvm::ExceptionHandling::SjLj">SjLj</a> &amp;&amp;</td></tr>
<tr><th id="667">667</th><td>        <a class="local col4 ref" href="#144BB" title='BB' data-ref="144BB">BB</a> &amp;&amp; <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../include/llvm/IR/Instructions.h.html#llvm::SwitchInst" title='llvm::SwitchInst' data-ref="llvm::SwitchInst">SwitchInst</a>&gt;(<a class="local col4 ref" href="#144BB" title='BB' data-ref="144BB">BB</a>-&gt;<a class="ref" href="../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock13getTerminatorEv" title='llvm::BasicBlock::getTerminator' data-ref="_ZNK4llvm10BasicBlock13getTerminatorEv">getTerminator</a>())) &amp;&amp;</td></tr>
<tr><th id="668">668</th><td>      !<a class="ref" href="../../include/llvm/Analysis/EHPersonalities.h.html#_ZN4llvm21isScopedEHPersonalityENS_13EHPersonalityE" title='llvm::isScopedEHPersonality' data-ref="_ZN4llvm21isScopedEHPersonalityENS_13EHPersonalityE">isScopedEHPersonality</a>(<a class="ref" href="../../include/llvm/Analysis/EHPersonalities.h.html#_ZN4llvm21classifyEHPersonalityEPKNS_5ValueE" title='llvm::classifyEHPersonality' data-ref="_ZN4llvm21classifyEHPersonalityEPKNS_5ValueE">classifyEHPersonality</a>(<a class="local col5 ref" href="#145F" title='F' data-ref="145F">F</a>.<a class="ref" href="../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function16getPersonalityFnEv" title='llvm::Function::getPersonalityFn' data-ref="_ZNK4llvm8Function16getPersonalityFnEv">getPersonalityFn</a>())))</td></tr>
<tr><th id="669">669</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB has more than one landing pad successor"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <i>// Call AnalyzeBranch. If it succeeds, there several more conditions to check.</i></td></tr>
<tr><th id="672">672</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="146TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="146TBB">TBB</dfn> = <b>nullptr</b>, *<dfn class="local col7 decl" id="147FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="147FBB">FBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="673">673</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="148Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="148Cond">Cond</dfn>;</td></tr>
<tr><th id="674">674</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<b>const_cast</b>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;(<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>)</span>, <span class='refarg'><a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#147FBB" title='FBB' data-ref="147FBB">FBB</a></span>,</td></tr>
<tr><th id="675">675</th><td>                          <span class='refarg'><a class="local col8 ref" href="#148Cond" title='Cond' data-ref="148Cond">Cond</a></span>)) {</td></tr>
<tr><th id="676">676</th><td>    <i>// Ok, AnalyzeBranch thinks it knows what's going on with this block. Let's</i></td></tr>
<tr><th id="677">677</th><td><i>    // check whether its answers match up with reality.</i></td></tr>
<tr><th id="678">678</th><td>    <b>if</b> (!<a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a> &amp;&amp; !<a class="local col7 ref" href="#147FBB" title='FBB' data-ref="147FBB">FBB</a>) {</td></tr>
<tr><th id="679">679</th><td>      <i>// Block falls through to its successor.</i></td></tr>
<tr><th id="680">680</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="149MBBI" title='MBBI' data-type='MachineFunction::const_iterator' data-ref="149MBBI">MBBI</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="681">681</th><td>      <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a>;</td></tr>
<tr><th id="682">682</th><td>      <b>if</b> (<a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZNK4llvm15MachineFunction3endEv">end</a>()) {</td></tr>
<tr><th id="683">683</th><td>        <i>// It's possible that the block legitimately ends with a noreturn</i></td></tr>
<tr><th id="684">684</th><td><i>        // call or an unreachable, in which case it won't actually fall</i></td></tr>
<tr><th id="685">685</th><td><i>        // out the bottom of the function.</i></td></tr>
<tr><th id="686">686</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <a class="local col8 ref" href="#138LandingPadSuccs" title='LandingPadSuccs' data-ref="138LandingPadSuccs">LandingPadSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>()) {</td></tr>
<tr><th id="687">687</th><td>        <i>// It's possible that the block legitimately ends with a noreturn</i></td></tr>
<tr><th id="688">688</th><td><i>        // call or an unreachable, in which case it won't actually fall</i></td></tr>
<tr><th id="689">689</th><td><i>        // out of the block.</i></td></tr>
<tr><th id="690">690</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var>+<a class="local col8 ref" href="#138LandingPadSuccs" title='LandingPadSuccs' data-ref="138LandingPadSuccs">LandingPadSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>()) {</td></tr>
<tr><th id="691">691</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional fall-through but doesn't have "</q></td></tr>
<tr><th id="692">692</th><td>               <q>"exactly one CFG successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="693">693</th><td>      } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#149MBBI" title='MBBI' data-ref="149MBBI">MBBI</a>)) {</td></tr>
<tr><th id="694">694</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional fall-through but its successor "</q></td></tr>
<tr><th id="695">695</th><td>               <q>"differs from its CFG successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="696">696</th><td>      }</td></tr>
<tr><th id="697">697</th><td>      <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp; <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>() &amp;&amp;</td></tr>
<tr><th id="698">698</th><td>          !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>())) {</td></tr>
<tr><th id="699">699</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional fall-through but ends with a "</q></td></tr>
<tr><th id="700">700</th><td>               <q>"barrier instruction!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="701">701</th><td>      }</td></tr>
<tr><th id="702">702</th><td>      <b>if</b> (!<a class="local col8 ref" href="#148Cond" title='Cond' data-ref="148Cond">Cond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="703">703</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional fall-through but has a condition!"</q>,</td></tr>
<tr><th id="704">704</th><td>               <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="705">705</th><td>      }</td></tr>
<tr><th id="706">706</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a> &amp;&amp; !<a class="local col7 ref" href="#147FBB" title='FBB' data-ref="147FBB">FBB</a> &amp;&amp; <a class="local col8 ref" href="#148Cond" title='Cond' data-ref="148Cond">Cond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="707">707</th><td>      <i>// Block unconditionally branches somewhere.</i></td></tr>
<tr><th id="708">708</th><td><i>      // If the block has exactly one successor, that happens to be a</i></td></tr>
<tr><th id="709">709</th><td><i>      // landingpad, accept it as valid control flow.</i></td></tr>
<tr><th id="710">710</th><td>      <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var>+<a class="local col8 ref" href="#138LandingPadSuccs" title='LandingPadSuccs' data-ref="138LandingPadSuccs">LandingPadSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>() &amp;&amp;</td></tr>
<tr><th id="711">711</th><td>          (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var> || <a class="local col8 ref" href="#138LandingPadSuccs" title='LandingPadSuccs' data-ref="138LandingPadSuccs">LandingPadSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase4sizeEv" title='llvm::SmallPtrSetImplBase::size' data-ref="_ZNK4llvm19SmallPtrSetImplBase4sizeEv">size</a>() != <var>1</var> ||</td></tr>
<tr><th id="712">712</th><td>           <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>() != <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col8 ref" href="#138LandingPadSuccs" title='LandingPadSuccs' data-ref="138LandingPadSuccs">LandingPadSuccs</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5beginEv" title='llvm::SmallPtrSetImpl::begin' data-ref="_ZNK4llvm15SmallPtrSetImpl5beginEv">begin</a>())) {</td></tr>
<tr><th id="713">713</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional branch but doesn't have "</q></td></tr>
<tr><th id="714">714</th><td>               <q>"exactly one CFG successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="715">715</th><td>      } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a>)) {</td></tr>
<tr><th id="716">716</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional branch but the CFG "</q></td></tr>
<tr><th id="717">717</th><td>               <q>"successor doesn't match the actual successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="718">718</th><td>      }</td></tr>
<tr><th id="719">719</th><td>      <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="720">720</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional branch but doesn't contain "</q></td></tr>
<tr><th id="721">721</th><td>               <q>"any instructions!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="722">722</th><td>      } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>()) {</td></tr>
<tr><th id="723">723</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional branch but doesn't end with a "</q></td></tr>
<tr><th id="724">724</th><td>               <q>"barrier instruction!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="725">725</th><td>      } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="726">726</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via unconditional branch but the branch isn't a "</q></td></tr>
<tr><th id="727">727</th><td>               <q>"terminator instruction!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="728">728</th><td>      }</td></tr>
<tr><th id="729">729</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a> &amp;&amp; !<a class="local col7 ref" href="#147FBB" title='FBB' data-ref="147FBB">FBB</a> &amp;&amp; !<a class="local col8 ref" href="#148Cond" title='Cond' data-ref="148Cond">Cond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="730">730</th><td>      <i>// Block conditionally branches somewhere, otherwise falls through.</i></td></tr>
<tr><th id="731">731</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col0 decl" id="150MBBI" title='MBBI' data-type='MachineFunction::const_iterator' data-ref="150MBBI">MBBI</dfn> = <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="732">732</th><td>      <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#150MBBI" title='MBBI' data-ref="150MBBI">MBBI</a>;</td></tr>
<tr><th id="733">733</th><td>      <b>if</b> (<a class="local col0 ref" href="#150MBBI" title='MBBI' data-ref="150MBBI">MBBI</a> <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZNK4llvm15MachineFunction3endEv">end</a>()) {</td></tr>
<tr><th id="734">734</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB conditionally falls through out of function!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="735">735</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var>) {</td></tr>
<tr><th id="736">736</th><td>        <i>// A conditional branch with only one successor is weird, but allowed.</i></td></tr>
<tr><th id="737">737</th><td>        <b>if</b> (&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#150MBBI" title='MBBI' data-ref="150MBBI">MBBI</a> != <a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a>)</td></tr>
<tr><th id="738">738</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/fall-through but only has "</q></td></tr>
<tr><th id="739">739</th><td>                 <q>"one CFG successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="740">740</th><td>        <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a> != <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>())</td></tr>
<tr><th id="741">741</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/fall-through but the CFG "</q></td></tr>
<tr><th id="742">742</th><td>                 <q>"successor don't match the actual successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="743">743</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>) {</td></tr>
<tr><th id="744">744</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/fall-through but doesn't have "</q></td></tr>
<tr><th id="745">745</th><td>               <q>"exactly two CFG successors!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="746">746</th><td>      } <b>else</b> <b>if</b> (!<a class="tu ref" href="#_ZL9matchPairN9__gnu_cxx17__normal_iteratorIPKPN4llvm17MachineBasicBlockESt6vectorIS3_SaIS3_EEEEPKS2_SB_" title='matchPair' data-use='c' data-ref="_ZL9matchPairN9__gnu_cxx17__normal_iteratorIPKPN4llvm17MachineBasicBlockESt6vectorIS3_SaIS3_EEEEPKS2_SB_">matchPair</a>(<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a>, &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#150MBBI" title='MBBI' data-ref="150MBBI">MBBI</a>)) {</td></tr>
<tr><th id="747">747</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/fall-through but the CFG "</q></td></tr>
<tr><th id="748">748</th><td>               <q>"successors don't match the actual successors!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="749">749</th><td>      }</td></tr>
<tr><th id="750">750</th><td>      <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="751">751</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/fall-through but doesn't "</q></td></tr>
<tr><th id="752">752</th><td>               <q>"contain any instructions!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="753">753</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>()) {</td></tr>
<tr><th id="754">754</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/fall-through but ends with a "</q></td></tr>
<tr><th id="755">755</th><td>               <q>"barrier instruction!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="756">756</th><td>      } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="757">757</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/fall-through but the branch "</q></td></tr>
<tr><th id="758">758</th><td>               <q>"isn't a terminator instruction!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="759">759</th><td>      }</td></tr>
<tr><th id="760">760</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a> &amp;&amp; <a class="local col7 ref" href="#147FBB" title='FBB' data-ref="147FBB">FBB</a>) {</td></tr>
<tr><th id="761">761</th><td>      <i>// Block conditionally branches somewhere, otherwise branches</i></td></tr>
<tr><th id="762">762</th><td><i>      // somewhere else.</i></td></tr>
<tr><th id="763">763</th><td>      <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() == <var>1</var>) {</td></tr>
<tr><th id="764">764</th><td>        <i>// A conditional branch with only one successor is weird, but allowed.</i></td></tr>
<tr><th id="765">765</th><td>        <b>if</b> (<a class="local col7 ref" href="#147FBB" title='FBB' data-ref="147FBB">FBB</a> != <a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a>)</td></tr>
<tr><th id="766">766</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch through but only has "</q></td></tr>
<tr><th id="767">767</th><td>                 <q>"one CFG successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="768">768</th><td>        <b>else</b> <b>if</b> (<a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a> != <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>())</td></tr>
<tr><th id="769">769</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch through but the CFG "</q></td></tr>
<tr><th id="770">770</th><td>                 <q>"successor don't match the actual successor!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="771">771</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>) {</td></tr>
<tr><th id="772">772</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch but doesn't have "</q></td></tr>
<tr><th id="773">773</th><td>               <q>"exactly two CFG successors!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="774">774</th><td>      } <b>else</b> <b>if</b> (!<a class="tu ref" href="#_ZL9matchPairN9__gnu_cxx17__normal_iteratorIPKPN4llvm17MachineBasicBlockESt6vectorIS3_SaIS3_EEEEPKS2_SB_" title='matchPair' data-use='c' data-ref="_ZL9matchPairN9__gnu_cxx17__normal_iteratorIPKPN4llvm17MachineBasicBlockESt6vectorIS3_SaIS3_EEEEPKS2_SB_">matchPair</a>(<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col6 ref" href="#146TBB" title='TBB' data-ref="146TBB">TBB</a>, <a class="local col7 ref" href="#147FBB" title='FBB' data-ref="147FBB">FBB</a>)) {</td></tr>
<tr><th id="775">775</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch but the CFG "</q></td></tr>
<tr><th id="776">776</th><td>               <q>"successors don't match the actual successors!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="777">777</th><td>      }</td></tr>
<tr><th id="778">778</th><td>      <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) {</td></tr>
<tr><th id="779">779</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch but doesn't "</q></td></tr>
<tr><th id="780">780</th><td>               <q>"contain any instructions!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="781">781</th><td>      } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE" title='llvm::MachineInstr::isBarrier' data-ref="_ZNK4llvm12MachineInstr9isBarrierENS0_9QueryTypeE">isBarrier</a>()) {</td></tr>
<tr><th id="782">782</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch but doesn't end with a "</q></td></tr>
<tr><th id="783">783</th><td>               <q>"barrier instruction!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="784">784</th><td>      } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="785">785</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch but the branch "</q></td></tr>
<tr><th id="786">786</th><td>               <q>"isn't a terminator instruction!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="787">787</th><td>      }</td></tr>
<tr><th id="788">788</th><td>      <b>if</b> (<a class="local col8 ref" href="#148Cond" title='Cond' data-ref="148Cond">Cond</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="789">789</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB exits via conditional branch/branch but there's no "</q></td></tr>
<tr><th id="790">790</th><td>               <q>"condition!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="791">791</th><td>      }</td></tr>
<tr><th id="792">792</th><td>    } <b>else</b> {</td></tr>
<tr><th id="793">793</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"AnalyzeBranch returned invalid data!"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="794">794</th><td>    }</td></tr>
<tr><th id="795">795</th><td>  }</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="798">798</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</a>()) {</td></tr>
<tr><th id="799">799</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="151LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="151LI">LI</dfn> : <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="800">800</th><td>      <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col1 ref" href="#151LI" title='LI' data-ref="151LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>)) {</td></tr>
<tr><th id="801">801</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"MBB live-in list contains non-physical register"</q>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="802">802</th><td>        <b>continue</b>;</td></tr>
<tr><th id="803">803</th><td>      }</td></tr>
<tr><th id="804">804</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col2 decl" id="152SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="152SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col1 ref" href="#151LI" title='LI' data-ref="151LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="805">805</th><td>           <a class="local col2 ref" href="#152SubRegs" title='SubRegs' data-ref="152SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col2 ref" href="#152SubRegs" title='SubRegs' data-ref="152SubRegs">SubRegs</a>)</td></tr>
<tr><th id="806">806</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col2 ref" href="#152SubRegs" title='SubRegs' data-ref="152SubRegs">SubRegs</a>);</td></tr>
<tr><th id="807">807</th><td>    }</td></tr>
<tr><th id="808">808</th><td>  }</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="153MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="153MFI">MFI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZNK4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="811">811</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col4 decl" id="154PR" title='PR' data-type='llvm::BitVector' data-ref="154PR">PR</dfn> = <a class="local col3 ref" href="#153MFI" title='MFI' data-ref="153MFI">MFI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE" title='llvm::MachineFrameInfo::getPristineRegs' data-ref="_ZNK4llvm16MachineFrameInfo15getPristineRegsERKNS_15MachineFunctionE">getPristineRegs</a>(*<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="812">812</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="155I" title='I' data-type='unsigned int' data-ref="155I">I</dfn> : <a class="local col4 ref" href="#154PR" title='PR' data-ref="154PR">PR</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector8set_bitsEv" title='llvm::BitVector::set_bits' data-ref="_ZNK4llvm9BitVector8set_bitsEv">set_bits</a>()) {</td></tr>
<tr><th id="813">813</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col6 decl" id="156SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="156SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col5 ref" href="#155I" title='I' data-ref="155I">I</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="814">814</th><td>         <a class="local col6 ref" href="#156SubRegs" title='SubRegs' data-ref="156SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#156SubRegs" title='SubRegs' data-ref="156SubRegs">SubRegs</a>)</td></tr>
<tr><th id="815">815</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#156SubRegs" title='SubRegs' data-ref="156SubRegs">SubRegs</a>);</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsKilled" title='(anonymous namespace)::MachineVerifier::regsKilled' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsKilled">regsKilled</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="819">819</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDefined" title='(anonymous namespace)::MachineVerifier::regsDefined' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsDefined">regsDefined</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>)</td></tr>
<tr><th id="822">822</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBStartIdx' data-ref="_ZNK4llvm11SlotIndexes14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB">MBB</a>);</td></tr>
<tr><th id="823">823</th><td>}</td></tr>
<tr><th id="824">824</th><td></td></tr>
<tr><th id="825">825</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE">// This function gets called for all bundle headers, including normal</i></td></tr>
<tr><th id="826">826</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE">// stand-alone unbundled instructions.</i></td></tr>
<tr><th id="827">827</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineBundleBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBundleBefore(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24visitMachineBundleBeforeEPKN4llvm12MachineInstrE">visitMachineBundleBefore</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="157MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="157MI">MI</dfn>) {</td></tr>
<tr><th id="828">828</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes8hasIndexERKNS_12MachineInstrE" title='llvm::SlotIndexes::hasIndex' data-ref="_ZNK4llvm11SlotIndexes8hasIndexERKNS_12MachineInstrE">hasIndex</a>(*<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>)) {</td></tr>
<tr><th id="829">829</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="158idx" title='idx' data-type='llvm::SlotIndex' data-ref="158idx">idx</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes19getInstructionIndexERKNS_12MachineInstrE" title='llvm::SlotIndexes::getInstructionIndex' data-ref="_ZNK4llvm11SlotIndexes19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>);</td></tr>
<tr><th id="830">830</th><td>    <b>if</b> (!(<a class="local col8 ref" href="#158idx" title='idx' data-ref="158idx">idx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a>)) {</td></tr>
<tr><th id="831">831</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Instruction index out of order"</q>, <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>);</td></tr>
<tr><th id="832">832</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Last instruction was at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="833">833</th><td>    }</td></tr>
<tr><th id="834">834</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col8 ref" href="#158idx" title='idx' data-ref="158idx">idx</a>;</td></tr>
<tr><th id="835">835</th><td>  }</td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td>  <i>// Ensure non-terminators don't follow terminators.</i></td></tr>
<tr><th id="838">838</th><td><i>  // Ignore predicated terminators formed by if conversion.</i></td></tr>
<tr><th id="839">839</th><td><i>  // FIXME: If conversion shouldn't need to violate this rule.</i></td></tr>
<tr><th id="840">840</th><td>  <b>if</b> (<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isPredicated' data-ref="_ZNK4llvm15TargetInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(*<a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>)) {</td></tr>
<tr><th id="841">841</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstTerminator" title='(anonymous namespace)::MachineVerifier::FirstTerminator' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::FirstTerminator">FirstTerminator</a>)</td></tr>
<tr><th id="842">842</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstTerminator" title='(anonymous namespace)::MachineVerifier::FirstTerminator' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::FirstTerminator">FirstTerminator</a> = <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>;</td></tr>
<tr><th id="843">843</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstTerminator" title='(anonymous namespace)::MachineVerifier::FirstTerminator' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::FirstTerminator">FirstTerminator</a>) {</td></tr>
<tr><th id="844">844</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Non-terminator instruction after the first terminator"</q>, <a class="local col7 ref" href="#157MI" title='MI' data-ref="157MI">MI</a>);</td></tr>
<tr><th id="845">845</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"First terminator was:\t"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstTerminator" title='(anonymous namespace)::MachineVerifier::FirstTerminator' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::FirstTerminator">FirstTerminator</a>;</td></tr>
<tr><th id="846">846</th><td>  }</td></tr>
<tr><th id="847">847</th><td>}</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE">// The operands on an INLINEASM instruction must follow a template.</i></td></tr>
<tr><th id="850">850</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE">// Verify that the flag operands make sense.</i></td></tr>
<tr><th id="851">851</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyInlineAsm' data-type='void (anonymous namespace)::MachineVerifier::verifyInlineAsm(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE">verifyInlineAsm</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="159MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="159MI">MI</dfn>) {</td></tr>
<tr><th id="852">852</th><td>  <i>// The first two operands on INLINEASM are the asm string and global flags.</i></td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <var>2</var>) {</td></tr>
<tr><th id="854">854</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Too few operands on inline asm"</q>, <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>);</td></tr>
<tr><th id="855">855</th><td>    <b>return</b>;</td></tr>
<tr><th id="856">856</th><td>  }</td></tr>
<tr><th id="857">857</th><td>  <b>if</b> (!<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isSymbolEv" title='llvm::MachineOperand::isSymbol' data-ref="_ZNK4llvm14MachineOperand8isSymbolEv">isSymbol</a>())</td></tr>
<tr><th id="858">858</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Asm string must be an external symbol"</q>, <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>);</td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (!<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="860">860</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Asm flags must be an immediate"</q>, <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>);</td></tr>
<tr><th id="861">861</th><td>  <i>// Allowed flags are Extra_HasSideEffects = 1, Extra_IsAlignStack = 2,</i></td></tr>
<tr><th id="862">862</th><td><i>  // Extra_AsmDialect = 4, Extra_MayLoad = 8, and Extra_MayStore = 16,</i></td></tr>
<tr><th id="863">863</th><td><i>  // and Extra_IsConvergent = 32.</i></td></tr>
<tr><th id="864">864</th><td>  <b>if</b> (!<a class="ref" href="../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>6</var>&gt;(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()))</td></tr>
<tr><th id="865">865</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Unknown asm flags"</q>, &amp;<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <var>1</var>);</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <b>static_assert</b>(<a class="type" href="../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_FirstOperand" title='llvm::InlineAsm::MIOp_FirstOperand' data-ref="llvm::InlineAsm::MIOp_FirstOperand">MIOp_FirstOperand</a> == <var>2</var>, <q>"Asm format changed"</q>);</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="160OpNo" title='OpNo' data-type='unsigned int' data-ref="160OpNo">OpNo</dfn> = <a class="type" href="../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::MIOp_FirstOperand" title='llvm::InlineAsm::MIOp_FirstOperand' data-ref="llvm::InlineAsm::MIOp_FirstOperand">MIOp_FirstOperand</a>;</td></tr>
<tr><th id="870">870</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161NumOps" title='NumOps' data-type='unsigned int' data-ref="161NumOps">NumOps</dfn>;</td></tr>
<tr><th id="871">871</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="162e" title='e' data-type='unsigned int' data-ref="162e">e</dfn> = <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a> &lt; <a class="local col2 ref" href="#162e" title='e' data-ref="162e">e</a>; <a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a> += <a class="local col1 ref" href="#161NumOps" title='NumOps' data-ref="161NumOps">NumOps</a>) {</td></tr>
<tr><th id="872">872</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="163MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="163MO">MO</dfn> = <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a>);</td></tr>
<tr><th id="873">873</th><td>    <i>// There may be implicit ops after the fixed operands.</i></td></tr>
<tr><th id="874">874</th><td>    <b>if</b> (!<a class="local col3 ref" href="#163MO" title='MO' data-ref="163MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="875">875</th><td>      <b>break</b>;</td></tr>
<tr><th id="876">876</th><td>    <a class="local col1 ref" href="#161NumOps" title='NumOps' data-ref="161NumOps">NumOps</a> = <var>1</var> + <a class="type" href="../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getNumOperandRegistersEj" title='llvm::InlineAsm::getNumOperandRegisters' data-ref="_ZN4llvm9InlineAsm22getNumOperandRegistersEj">getNumOperandRegisters</a>(<a class="local col3 ref" href="#163MO" title='MO' data-ref="163MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="877">877</th><td>  }</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  <b>if</b> (<a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a> &gt; <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="880">880</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Missing operands in last group"</q>, <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>);</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>  <i>// An optional MDNode follows the groups.</i></td></tr>
<tr><th id="883">883</th><td>  <b>if</b> (<a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a> &lt; <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isMetadataEv" title='llvm::MachineOperand::isMetadata' data-ref="_ZNK4llvm14MachineOperand10isMetadataEv">isMetadata</a>())</td></tr>
<tr><th id="884">884</th><td>    ++<a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a>;</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <i>// All trailing operands must be implicit registers.</i></td></tr>
<tr><th id="887">887</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="164e" title='e' data-type='unsigned int' data-ref="164e">e</dfn> = <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a> &lt; <a class="local col4 ref" href="#164e" title='e' data-ref="164e">e</a>; ++<a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a>) {</td></tr>
<tr><th id="888">888</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="165MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="165MO">MO</dfn> = <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a>);</td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (!<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="890">890</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Expected implicit register after groups"</q>, &amp;<a class="local col5 ref" href="#165MO" title='MO' data-ref="165MO">MO</a>, <a class="local col0 ref" href="#160OpNo" title='OpNo' data-ref="160OpNo">OpNo</a>);</td></tr>
<tr><th id="891">891</th><td>  }</td></tr>
<tr><th id="892">892</th><td>}</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">/// Check that types are consistent when two operands need to have the same</i></td></tr>
<tr><th id="895">895</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">/// number of vector elements.</i></td></tr>
<tr><th id="896">896</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">/// <span class="command">\return</span> true if the types are valid.</i></td></tr>
<tr><th id="897">897</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyVectorElementMatch' data-type='bool (anonymous namespace)::MachineVerifier::verifyVectorElementMatch(llvm::LLT Ty0, llvm::LLT Ty1, const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">verifyVectorElementMatch</dfn>(<a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="166Ty0" title='Ty0' data-type='llvm::LLT' data-ref="166Ty0">Ty0</dfn>, <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="167Ty1" title='Ty1' data-type='llvm::LLT' data-ref="167Ty1">Ty1</dfn>,</td></tr>
<tr><th id="898">898</th><td>                                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="168MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="168MI">MI</dfn>) {</td></tr>
<tr><th id="899">899</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Ty0" title='Ty0' data-ref="166Ty0">Ty0</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() != <a class="local col7 ref" href="#167Ty1" title='Ty1' data-ref="167Ty1">Ty1</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="900">900</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"operand types must be all-vector or all-scalar"</q>, <a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>);</td></tr>
<tr><th id="901">901</th><td>    <i>// Generally we try to report as many issues as possible at once, but in</i></td></tr>
<tr><th id="902">902</th><td><i>    // this case it's not clear what should we be comparing the size of the</i></td></tr>
<tr><th id="903">903</th><td><i>    // scalar with: the size of the whole vector or its lane. Instead of</i></td></tr>
<tr><th id="904">904</th><td><i>    // making an arbitrary choice and emitting not so helpful message, let's</i></td></tr>
<tr><th id="905">905</th><td><i>    // avoid the extra noise and stop here.</i></td></tr>
<tr><th id="906">906</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="907">907</th><td>  }</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (<a class="local col6 ref" href="#166Ty0" title='Ty0' data-ref="166Ty0">Ty0</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col6 ref" href="#166Ty0" title='Ty0' data-ref="166Ty0">Ty0</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() != <a class="local col7 ref" href="#167Ty1" title='Ty1' data-ref="167Ty1">Ty1</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>()) {</td></tr>
<tr><th id="910">910</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"operand types must preserve number of vector elements"</q>, <a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI">MI</a>);</td></tr>
<tr><th id="911">911</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="912">912</th><td>  }</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="915">915</th><td>}</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyPreISelGenericInstruction' data-type='void (anonymous namespace)::MachineVerifier::verifyPreISelGenericInstruction(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE">verifyPreISelGenericInstruction</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="169MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="169MI">MI</dfn>) {</td></tr>
<tr><th id="918">918</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::isFunctionSelected" title='(anonymous namespace)::MachineVerifier::isFunctionSelected' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::isFunctionSelected">isFunctionSelected</a>)</td></tr>
<tr><th id="919">919</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Unexpected generic instruction in a Selected function"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="170MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="170MCID">MCID</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="922">922</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="171NumOps" title='NumOps' data-type='unsigned int' data-ref="171NumOps">NumOps</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <i>// Check types.</i></td></tr>
<tr><th id="925">925</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="172Types" title='Types' data-type='SmallVector&lt;llvm::LLT, 4&gt;' data-ref="172Types">Types</dfn>;</td></tr>
<tr><th id="926">926</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="173I" title='I' data-type='unsigned int' data-ref="173I">I</dfn> = <var>0</var>, <dfn class="local col4 decl" id="174E" title='E' data-type='unsigned int' data-ref="174E">E</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>(<a class="local col0 ref" href="#170MCID" title='MCID' data-ref="170MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(), <a class="local col1 ref" href="#171NumOps" title='NumOps' data-ref="171NumOps">NumOps</a>);</td></tr>
<tr><th id="927">927</th><td>       <a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a> != <a class="local col4 ref" href="#174E" title='E' data-ref="174E">E</a>; ++<a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>) {</td></tr>
<tr><th id="928">928</th><td>    <b>if</b> (!<a class="local col0 ref" href="#170MCID" title='MCID' data-ref="170MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>].<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isGenericTypeEv" title='llvm::MCOperandInfo::isGenericType' data-ref="_ZNK4llvm13MCOperandInfo13isGenericTypeEv">isGenericType</a>())</td></tr>
<tr><th id="929">929</th><td>      <b>continue</b>;</td></tr>
<tr><th id="930">930</th><td>    <i>// Generic instructions specify type equality constraints between some of</i></td></tr>
<tr><th id="931">931</th><td><i>    // their operands. Make sure these are consistent.</i></td></tr>
<tr><th id="932">932</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col5 decl" id="175TypeIdx" title='TypeIdx' data-type='size_t' data-ref="175TypeIdx">TypeIdx</dfn> = <a class="local col0 ref" href="#170MCID" title='MCID' data-ref="170MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>].<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo19getGenericTypeIndexEv" title='llvm::MCOperandInfo::getGenericTypeIndex' data-ref="_ZNK4llvm13MCOperandInfo19getGenericTypeIndexEv">getGenericTypeIndex</a>();</td></tr>
<tr><th id="933">933</th><td>    <a class="local col2 ref" href="#172Types" title='Types' data-ref="172Types">Types</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col5 ref" href="#175TypeIdx" title='TypeIdx' data-ref="175TypeIdx">TypeIdx</a> + <var>1</var>, <a class="local col2 ref" href="#172Types" title='Types' data-ref="172Types">Types</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()));</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="176MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="176MO">MO</dfn> = &amp;<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>);</td></tr>
<tr><th id="936">936</th><td>    <b>if</b> (!<a class="local col6 ref" href="#176MO" title='MO' data-ref="176MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="937">937</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"generic instruction must use register operands"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="938">938</th><td>      <b>continue</b>;</td></tr>
<tr><th id="939">939</th><td>    }</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="177OpTy" title='OpTy' data-type='llvm::LLT' data-ref="177OpTy">OpTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#176MO" title='MO' data-ref="176MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="942">942</th><td>    <i>// Don't report a type mismatch if there is no actual mismatch, only a</i></td></tr>
<tr><th id="943">943</th><td><i>    // type missing, to reduce noise:</i></td></tr>
<tr><th id="944">944</th><td>    <b>if</b> (<a class="local col7 ref" href="#177OpTy" title='OpTy' data-ref="177OpTy">OpTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="945">945</th><td>      <i>// Only the first valid type for a type index will be printed: don't</i></td></tr>
<tr><th id="946">946</th><td><i>      // overwrite it later so it's always clear which type was expected:</i></td></tr>
<tr><th id="947">947</th><td>      <b>if</b> (!<a class="local col2 ref" href="#172Types" title='Types' data-ref="172Types">Types</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#175TypeIdx" title='TypeIdx' data-ref="175TypeIdx">TypeIdx</a>]</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="948">948</th><td>        <a class="local col2 ref" href="#172Types" title='Types' data-ref="172Types">Types</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#175TypeIdx" title='TypeIdx' data-ref="175TypeIdx">TypeIdx</a>]</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSERKS0_">=</a> <a class="local col7 ref" href="#177OpTy" title='OpTy' data-ref="177OpTy">OpTy</a>;</td></tr>
<tr><th id="949">949</th><td>      <b>else</b> <b>if</b> (<a class="local col2 ref" href="#172Types" title='Types' data-ref="172Types">Types</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#175TypeIdx" title='TypeIdx' data-ref="175TypeIdx">TypeIdx</a>]</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#177OpTy" title='OpTy' data-ref="177OpTy">OpTy</a>)</td></tr>
<tr><th id="950">950</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Type mismatch in generic instruction"</q>, <a class="local col6 ref" href="#176MO" title='MO' data-ref="176MO">MO</a>, <a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>, <a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#177OpTy" title='OpTy' data-ref="177OpTy">OpTy</a>);</td></tr>
<tr><th id="951">951</th><td>    } <b>else</b> {</td></tr>
<tr><th id="952">952</th><td>      <i>// Generic instructions must have types attached to their operands.</i></td></tr>
<tr><th id="953">953</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Generic instruction is missing a virtual register type"</q>, <a class="local col6 ref" href="#176MO" title='MO' data-ref="176MO">MO</a>, <a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>);</td></tr>
<tr><th id="954">954</th><td>    }</td></tr>
<tr><th id="955">955</th><td>  }</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>  <i>// Generic opcodes must not have physical register operands.</i></td></tr>
<tr><th id="958">958</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="178I" title='I' data-type='unsigned int' data-ref="178I">I</dfn> = <var>0</var>; <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a> &lt; <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>) {</td></tr>
<tr><th id="959">959</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="179MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="179MO">MO</dfn> = &amp;<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>);</td></tr>
<tr><th id="960">960</th><td>    <b>if</b> (<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="961">961</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Generic instruction cannot have physical register"</q>, <a class="local col9 ref" href="#179MO" title='MO' data-ref="179MO">MO</a>, <a class="local col8 ref" href="#178I" title='I' data-ref="178I">I</a>);</td></tr>
<tr><th id="962">962</th><td>  }</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i>// Avoid out of bounds in checks below. This was already reported earlier.</i></td></tr>
<tr><th id="965">965</th><td>  <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <a class="local col0 ref" href="#170MCID" title='MCID' data-ref="170MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="966">966</th><td>    <b>return</b>;</td></tr>
<tr><th id="967">967</th><td></td></tr>
<tr><th id="968">968</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col0 decl" id="180ErrorInfo" title='ErrorInfo' data-type='llvm::StringRef' data-ref="180ErrorInfo">ErrorInfo</dfn>;</td></tr>
<tr><th id="969">969</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::TargetInstrInfo::verifyInstruction' data-ref="_ZNK4llvm15TargetInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</a>(*<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#180ErrorInfo" title='ErrorInfo' data-ref="180ErrorInfo">ErrorInfo</a></span>))</td></tr>
<tr><th id="970">970</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<a class="local col0 ref" href="#180ErrorInfo" title='ErrorInfo' data-ref="180ErrorInfo">ErrorInfo</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>(), <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <i>// Verify properties of various specific instruction types</i></td></tr>
<tr><th id="973">973</th><td>  <b>switch</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="974">974</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="975">975</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>: {</td></tr>
<tr><th id="976">976</th><td>    <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <a class="local col0 ref" href="#170MCID" title='MCID' data-ref="170MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>())</td></tr>
<tr><th id="977">977</th><td>      <b>break</b>;</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="181DstTy" title='DstTy' data-type='llvm::LLT' data-ref="181DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="980">980</th><td>    <b>if</b> (<a class="local col1 ref" href="#181DstTy" title='DstTy' data-ref="181DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="981">981</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Instruction cannot use a vector result type"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>    <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>) {</td></tr>
<tr><th id="984">984</th><td>      <b>if</b> (!<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()) {</td></tr>
<tr><th id="985">985</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_CONSTANT operand must be cimm"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="986">986</th><td>        <b>break</b>;</td></tr>
<tr><th id="987">987</th><td>      }</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>      <em>const</em> <a class="type" href="../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col2 decl" id="182CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="182CI">CI</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>();</td></tr>
<tr><th id="990">990</th><td>      <b>if</b> (<a class="local col2 ref" href="#182CI" title='CI' data-ref="182CI">CI</a>-&gt;<a class="ref" href="../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt11getBitWidthEv" title='llvm::ConstantInt::getBitWidth' data-ref="_ZNK4llvm11ConstantInt11getBitWidthEv">getBitWidth</a>() != <a class="local col1 ref" href="#181DstTy" title='DstTy' data-ref="181DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="991">991</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"inconsistent constant size"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="992">992</th><td>    } <b>else</b> {</td></tr>
<tr><th id="993">993</th><td>      <b>if</b> (!<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>()) {</td></tr>
<tr><th id="994">994</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_FCONSTANT operand must be fpimm"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="995">995</th><td>        <b>break</b>;</td></tr>
<tr><th id="996">996</th><td>      }</td></tr>
<tr><th id="997">997</th><td>      <em>const</em> <a class="type" href="../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col3 decl" id="183CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="183CF">CF</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>();</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a>::<a class="ref" href="../../include/llvm/ADT/APFloat.h.html#_ZN4llvm11APFloatBase13getSizeInBitsERKNS_12fltSemanticsE" title='llvm::APFloatBase::getSizeInBits' data-ref="_ZN4llvm11APFloatBase13getSizeInBitsERKNS_12fltSemanticsE">getSizeInBits</a>(<a class="local col3 ref" href="#183CF" title='CF' data-ref="183CF">CF</a>-&gt;<a class="ref" href="../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat12getSemanticsEv" title='llvm::APFloat::getSemantics' data-ref="_ZNK4llvm7APFloat12getSemanticsEv">getSemantics</a>()) !=</td></tr>
<tr><th id="1000">1000</th><td>          <a class="local col1 ref" href="#181DstTy" title='DstTy' data-ref="181DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="1001">1001</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"inconsistent constant size"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1002">1002</th><td>      }</td></tr>
<tr><th id="1003">1003</th><td>    }</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>    <b>break</b>;</td></tr>
<tr><th id="1006">1006</th><td>  }</td></tr>
<tr><th id="1007">1007</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="1008">1008</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>:</td></tr>
<tr><th id="1009">1009</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#295" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD">G_ZEXTLOAD</a>:</td></tr>
<tr><th id="1010">1010</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#292" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD">G_SEXTLOAD</a>: {</td></tr>
<tr><th id="1011">1011</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="184ValTy" title='ValTy' data-type='llvm::LLT' data-ref="184ValTy">ValTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1012">1012</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="185PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="185PtrTy">PtrTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1013">1013</th><td>    <b>if</b> (!<a class="local col5 ref" href="#185PtrTy" title='PtrTy' data-ref="185PtrTy">PtrTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1014">1014</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic memory instruction must access a pointer"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <i>// Generic loads and stores must have a single MachineMemOperand</i></td></tr>
<tr><th id="1017">1017</th><td><i>    // describing that access.</i></td></tr>
<tr><th id="1018">1018</th><td>    <b>if</b> (!<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>()) {</td></tr>
<tr><th id="1019">1019</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic instruction accessing memory must have one mem operand"</q>,</td></tr>
<tr><th id="1020">1020</th><td>             <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1021">1021</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1022">1022</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col6 decl" id="186MMO" title='MMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="186MMO">MMO</dfn> = **<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="1023">1023</th><td>      <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#295" title='llvm::TargetOpcode::G_ZEXTLOAD' data-ref="llvm::TargetOpcode::G_ZEXTLOAD">G_ZEXTLOAD</a> ||</td></tr>
<tr><th id="1024">1024</th><td>          <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#292" title='llvm::TargetOpcode::G_SEXTLOAD' data-ref="llvm::TargetOpcode::G_SEXTLOAD">G_SEXTLOAD</a>) {</td></tr>
<tr><th id="1025">1025</th><td>        <b>if</b> (<a class="local col6 ref" href="#186MMO" title='MMO' data-ref="186MMO">MMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand13getSizeInBitsEv" title='llvm::MachineMemOperand::getSizeInBits' data-ref="_ZNK4llvm17MachineMemOperand13getSizeInBitsEv">getSizeInBits</a>() &gt;= <a class="local col4 ref" href="#184ValTy" title='ValTy' data-ref="184ValTy">ValTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1026">1026</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic extload must have a narrower memory type"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1027">1027</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>) {</td></tr>
<tr><th id="1028">1028</th><td>        <b>if</b> (<a class="local col6 ref" href="#186MMO" title='MMO' data-ref="186MMO">MMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() &gt; <a class="local col4 ref" href="#184ValTy" title='ValTy' data-ref="184ValTy">ValTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getSizeInBytesEv" title='llvm::LLT::getSizeInBytes' data-ref="_ZNK4llvm3LLT14getSizeInBytesEv">getSizeInBytes</a>())</td></tr>
<tr><th id="1029">1029</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"load memory size cannot exceed result size"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1030">1030</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>) {</td></tr>
<tr><th id="1031">1031</th><td>        <b>if</b> (<a class="local col4 ref" href="#184ValTy" title='ValTy' data-ref="184ValTy">ValTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getSizeInBytesEv" title='llvm::LLT::getSizeInBytes' data-ref="_ZNK4llvm3LLT14getSizeInBytesEv">getSizeInBytes</a>() &lt; <a class="local col6 ref" href="#186MMO" title='MMO' data-ref="186MMO">MMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>())</td></tr>
<tr><th id="1032">1032</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"store memory size cannot exceed value size"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1033">1033</th><td>      }</td></tr>
<tr><th id="1034">1034</th><td>    }</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>    <b>break</b>;</td></tr>
<tr><th id="1037">1037</th><td>  }</td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#238" title='llvm::TargetOpcode::G_PHI' data-ref="llvm::TargetOpcode::G_PHI">G_PHI</a>: {</td></tr>
<tr><th id="1039">1039</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="187DstTy" title='DstTy' data-type='llvm::LLT' data-ref="187DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1040">1040</th><td>    <b>if</b> (!<a class="local col7 ref" href="#187DstTy" title='DstTy' data-ref="187DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() ||</td></tr>
<tr><th id="1041">1041</th><td>        !<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_algo.h.html#_ZSt6all_ofT_S_T0_" title='std::all_of' data-ref="_ZSt6all_ofT_S_T0_">all_of</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZNK4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <var>1</var>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12operands_endEv" title='llvm::MachineInstr::operands_end' data-ref="_ZNK4llvm12MachineInstr12operands_endEv">operands_end</a>(),</td></tr>
<tr><th id="1042">1042</th><td>                     [<b>this</b>, &amp;DstTy](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="188MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="188MO">MO</dfn>) {</td></tr>
<tr><th id="1043">1043</th><td>                       <b>if</b> (!<a class="local col8 ref" href="#188MO" title='MO' data-ref="188MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1044">1044</th><td>                         <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1045">1045</th><td>                       <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="189Ty" title='Ty' data-type='llvm::LLT' data-ref="189Ty">Ty</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col8 ref" href="#188MO" title='MO' data-ref="188MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1046">1046</th><td>                       <b>if</b> (!<a class="local col9 ref" href="#189Ty" title='Ty' data-ref="189Ty">Ty</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || (<a class="local col9 ref" href="#189Ty" title='Ty' data-ref="189Ty">Ty</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#187DstTy" title='DstTy' data-ref="187DstTy">DstTy</a>))</td></tr>
<tr><th id="1047">1047</th><td>                         <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1048">1048</th><td>                       <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1049">1049</th><td>                     }))</td></tr>
<tr><th id="1050">1050</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic Instruction G_PHI has operands with incompatible/missing "</q></td></tr>
<tr><th id="1051">1051</th><td>             <q>"types"</q>,</td></tr>
<tr><th id="1052">1052</th><td>             <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1053">1053</th><td>    <b>break</b>;</td></tr>
<tr><th id="1054">1054</th><td>  }</td></tr>
<tr><th id="1055">1055</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>: {</td></tr>
<tr><th id="1056">1056</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="190DstTy" title='DstTy' data-type='llvm::LLT' data-ref="190DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1057">1057</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="191SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="191SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1058">1058</th><td>    <b>if</b> (!<a class="local col0 ref" href="#190DstTy" title='DstTy' data-ref="190DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || !<a class="local col1 ref" href="#191SrcTy" title='SrcTy' data-ref="191SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="1059">1059</th><td>      <b>break</b>;</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>    <b>if</b> (<a class="local col1 ref" href="#191SrcTy" title='SrcTy' data-ref="191SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() != <a class="local col0 ref" href="#190DstTy" title='DstTy' data-ref="190DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1062">1062</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"bitcast cannot convert between pointers and other types"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>    <b>if</b> (<a class="local col1 ref" href="#191SrcTy" title='SrcTy' data-ref="191SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() != <a class="local col0 ref" href="#190DstTy" title='DstTy' data-ref="190DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1065">1065</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"bitcast sizes must match"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1066">1066</th><td>    <b>break</b>;</td></tr>
<tr><th id="1067">1067</th><td>  }</td></tr>
<tr><th id="1068">1068</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="1069">1069</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>:</td></tr>
<tr><th id="1070">1070</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#564" title='llvm::TargetOpcode::G_ADDRSPACE_CAST' data-ref="llvm::TargetOpcode::G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</a>: {</td></tr>
<tr><th id="1071">1071</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col2 decl" id="192DstTy" title='DstTy' data-type='llvm::LLT' data-ref="192DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1072">1072</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="193SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="193SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1073">1073</th><td>    <b>if</b> (!<a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || !<a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="1074">1074</th><td>      <b>break</b>;</td></tr>
<tr><th id="1075">1075</th><td></td></tr>
<tr><th id="1076">1076</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyVectorElementMatch' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">verifyVectorElementMatch</a>(<a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a>, <a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1077">1077</th><td></td></tr>
<tr><th id="1078">1078</th><td>    <a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_">=</a> <a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="1079">1079</th><td>    <a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::operator=' data-ref="_ZN4llvm3LLTaSEOS0_">=</a> <a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td>    <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>) {</td></tr>
<tr><th id="1082">1082</th><td>      <b>if</b> (!<a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1083">1083</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"inttoptr result type must be a pointer"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1084">1084</th><td>      <b>if</b> (<a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1085">1085</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"inttoptr source type must not be a pointer"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1086">1086</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#273" title='llvm::TargetOpcode::G_PTRTOINT' data-ref="llvm::TargetOpcode::G_PTRTOINT">G_PTRTOINT</a>) {</td></tr>
<tr><th id="1087">1087</th><td>      <b>if</b> (!<a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1088">1088</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"ptrtoint source type must be a pointer"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1089">1089</th><td>      <b>if</b> (<a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1090">1090</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"ptrtoint result type must not be a pointer"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1091">1091</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1092">1092</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOpcode() == TargetOpcode::G_ADDRSPACE_CAST) ? void (0) : __assert_fail (&quot;MI-&gt;getOpcode() == TargetOpcode::G_ADDRSPACE_CAST&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 1092, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == TargetOpcode::<a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#564" title='llvm::TargetOpcode::G_ADDRSPACE_CAST' data-ref="llvm::TargetOpcode::G_ADDRSPACE_CAST">G_ADDRSPACE_CAST</a>);</td></tr>
<tr><th id="1093">1093</th><td>      <b>if</b> (!<a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() || !<a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1094">1094</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"addrspacecast types must be pointers"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1095">1095</th><td>      <b>else</b> {</td></tr>
<tr><th id="1096">1096</th><td>        <b>if</b> (<a class="local col3 ref" href="#193SrcTy" title='SrcTy' data-ref="193SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>() == <a class="local col2 ref" href="#192DstTy" title='DstTy' data-ref="192DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT15getAddressSpaceEv" title='llvm::LLT::getAddressSpace' data-ref="_ZNK4llvm3LLT15getAddressSpaceEv">getAddressSpace</a>())</td></tr>
<tr><th id="1097">1097</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"addrspacecast must convert different address spaces"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1098">1098</th><td>      }</td></tr>
<tr><th id="1099">1099</th><td>    }</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td>    <b>break</b>;</td></tr>
<tr><th id="1102">1102</th><td>  }</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>: {</td></tr>
<tr><th id="1104">1104</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="194DstTy" title='DstTy' data-type='llvm::LLT' data-ref="194DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1105">1105</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="195PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="195PtrTy">PtrTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1106">1106</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="196OffsetTy" title='OffsetTy' data-type='llvm::LLT' data-ref="196OffsetTy">OffsetTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1107">1107</th><td>    <b>if</b> (!<a class="local col4 ref" href="#194DstTy" title='DstTy' data-ref="194DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || !<a class="local col5 ref" href="#195PtrTy" title='PtrTy' data-ref="195PtrTy">PtrTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || !<a class="local col6 ref" href="#196OffsetTy" title='OffsetTy' data-ref="196OffsetTy">OffsetTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="1108">1108</th><td>      <b>break</b>;</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>    <b>if</b> (!<a class="local col5 ref" href="#195PtrTy" title='PtrTy' data-ref="195PtrTy">PtrTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>().<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1111">1111</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"gep first operand must be a pointer"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>    <b>if</b> (<a class="local col6 ref" href="#196OffsetTy" title='OffsetTy' data-ref="196OffsetTy">OffsetTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>().<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1114">1114</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"gep offset operand must not be a pointer"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td>    <i>// TODO: Is the offset allowed to be a scalar with a vector?</i></td></tr>
<tr><th id="1117">1117</th><td>    <b>break</b>;</td></tr>
<tr><th id="1118">1118</th><td>  }</td></tr>
<tr><th id="1119">1119</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#353" title='llvm::TargetOpcode::G_SEXT' data-ref="llvm::TargetOpcode::G_SEXT">G_SEXT</a>:</td></tr>
<tr><th id="1120">1120</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#356" title='llvm::TargetOpcode::G_ZEXT' data-ref="llvm::TargetOpcode::G_ZEXT">G_ZEXT</a>:</td></tr>
<tr><th id="1121">1121</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#332" title='llvm::TargetOpcode::G_ANYEXT' data-ref="llvm::TargetOpcode::G_ANYEXT">G_ANYEXT</a>:</td></tr>
<tr><th id="1122">1122</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="1123">1123</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#464" title='llvm::TargetOpcode::G_FPEXT' data-ref="llvm::TargetOpcode::G_FPEXT">G_FPEXT</a>:</td></tr>
<tr><th id="1124">1124</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</a>: {</td></tr>
<tr><th id="1125">1125</th><td>    <i>// Number of operands and presense of types is already checked (and</i></td></tr>
<tr><th id="1126">1126</th><td><i>    // reported in case of any issues), so no need to report them again. As</i></td></tr>
<tr><th id="1127">1127</th><td><i>    // we're trying to report as many issues as possible at once, however, the</i></td></tr>
<tr><th id="1128">1128</th><td><i>    // instructions aren't guaranteed to have the right number of operands or</i></td></tr>
<tr><th id="1129">1129</th><td><i>    // types attached to them at this point</i></td></tr>
<tr><th id="1130">1130</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MCID.getNumOperands() == 2 &amp;&amp; &quot;Expected 2 operands G_*{EXT,TRUNC}&quot;) ? void (0) : __assert_fail (&quot;MCID.getNumOperands() == 2 &amp;&amp; \&quot;Expected 2 operands G_*{EXT,TRUNC}\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 1130, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#170MCID" title='MCID' data-ref="170MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() == <var>2</var> &amp;&amp; <q>"Expected 2 operands G_*{EXT,TRUNC}"</q>);</td></tr>
<tr><th id="1131">1131</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="197DstTy" title='DstTy' data-type='llvm::LLT' data-ref="197DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1132">1132</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="198SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="198SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1133">1133</th><td>    <b>if</b> (!<a class="local col7 ref" href="#197DstTy" title='DstTy' data-ref="197DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || !<a class="local col8 ref" href="#198SrcTy" title='SrcTy' data-ref="198SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="1134">1134</th><td>      <b>break</b>;</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="199DstElTy" title='DstElTy' data-type='llvm::LLT' data-ref="199DstElTy">DstElTy</dfn> = <a class="local col7 ref" href="#197DstTy" title='DstTy' data-ref="197DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="1137">1137</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="200SrcElTy" title='SrcElTy' data-type='llvm::LLT' data-ref="200SrcElTy">SrcElTy</dfn> = <a class="local col8 ref" href="#198SrcTy" title='SrcTy' data-ref="198SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getScalarTypeEv" title='llvm::LLT::getScalarType' data-ref="_ZNK4llvm3LLT13getScalarTypeEv">getScalarType</a>();</td></tr>
<tr><th id="1138">1138</th><td>    <b>if</b> (<a class="local col9 ref" href="#199DstElTy" title='DstElTy' data-ref="199DstElTy">DstElTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>() || <a class="local col0 ref" href="#200SrcElTy" title='SrcElTy' data-ref="200SrcElTy">SrcElTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1139">1139</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic extend/truncate can not operate on pointers"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1140">1140</th><td></td></tr>
<tr><th id="1141">1141</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyVectorElementMatch' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">verifyVectorElementMatch</a>(<a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col7 ref" href="#197DstTy" title='DstTy' data-ref="197DstTy">DstTy</a>, <a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col8 ref" href="#198SrcTy" title='SrcTy' data-ref="198SrcTy">SrcTy</a>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="201DstSize" title='DstSize' data-type='unsigned int' data-ref="201DstSize">DstSize</dfn> = <a class="local col9 ref" href="#199DstElTy" title='DstElTy' data-ref="199DstElTy">DstElTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1144">1144</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="202SrcSize" title='SrcSize' data-type='unsigned int' data-ref="202SrcSize">SrcSize</dfn> = <a class="local col0 ref" href="#200SrcElTy" title='SrcElTy' data-ref="200SrcElTy">SrcElTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1145">1145</th><td>    <b>switch</b> (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1146">1146</th><td>    <b>default</b>:</td></tr>
<tr><th id="1147">1147</th><td>      <b>if</b> (<a class="local col1 ref" href="#201DstSize" title='DstSize' data-ref="201DstSize">DstSize</a> &lt;= <a class="local col2 ref" href="#202SrcSize" title='SrcSize' data-ref="202SrcSize">SrcSize</a>)</td></tr>
<tr><th id="1148">1148</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic extend has destination type no larger than source"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1149">1149</th><td>      <b>break</b>;</td></tr>
<tr><th id="1150">1150</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#338" title='llvm::TargetOpcode::G_TRUNC' data-ref="llvm::TargetOpcode::G_TRUNC">G_TRUNC</a>:</td></tr>
<tr><th id="1151">1151</th><td>    <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#467" title='llvm::TargetOpcode::G_FPTRUNC' data-ref="llvm::TargetOpcode::G_FPTRUNC">G_FPTRUNC</a>:</td></tr>
<tr><th id="1152">1152</th><td>      <b>if</b> (<a class="local col1 ref" href="#201DstSize" title='DstSize' data-ref="201DstSize">DstSize</a> &gt;= <a class="local col2 ref" href="#202SrcSize" title='SrcSize' data-ref="202SrcSize">SrcSize</a>)</td></tr>
<tr><th id="1153">1153</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic truncate has destination type no smaller than source"</q>,</td></tr>
<tr><th id="1154">1154</th><td>               <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1155">1155</th><td>      <b>break</b>;</td></tr>
<tr><th id="1156">1156</th><td>    }</td></tr>
<tr><th id="1157">1157</th><td>    <b>break</b>;</td></tr>
<tr><th id="1158">1158</th><td>  }</td></tr>
<tr><th id="1159">1159</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#374" title='llvm::TargetOpcode::G_SELECT' data-ref="llvm::TargetOpcode::G_SELECT">G_SELECT</a>: {</td></tr>
<tr><th id="1160">1160</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="203SelTy" title='SelTy' data-type='llvm::LLT' data-ref="203SelTy">SelTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1161">1161</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="204CondTy" title='CondTy' data-type='llvm::LLT' data-ref="204CondTy">CondTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1162">1162</th><td>    <b>if</b> (!<a class="local col3 ref" href="#203SelTy" title='SelTy' data-ref="203SelTy">SelTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || !<a class="local col4 ref" href="#204CondTy" title='CondTy' data-ref="204CondTy">CondTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>())</td></tr>
<tr><th id="1163">1163</th><td>      <b>break</b>;</td></tr>
<tr><th id="1164">1164</th><td></td></tr>
<tr><th id="1165">1165</th><td>    <i>// Scalar condition select on a vector is valid.</i></td></tr>
<tr><th id="1166">1166</th><td>    <b>if</b> (<a class="local col4 ref" href="#204CondTy" title='CondTy' data-ref="204CondTy">CondTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1167">1167</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyVectorElementMatch' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier24verifyVectorElementMatchEN4llvm3LLTES2_PKNS1_12MachineInstrE">verifyVectorElementMatch</a>(<a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col3 ref" href="#203SelTy" title='SelTy' data-ref="203SelTy">SelTy</a>, <a class="ref fake" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#39" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col4 ref" href="#204CondTy" title='CondTy' data-ref="204CondTy">CondTy</a>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1168">1168</th><td>    <b>break</b>;</td></tr>
<tr><th id="1169">1169</th><td>  }</td></tr>
<tr><th id="1170">1170</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#259" title='llvm::TargetOpcode::G_MERGE_VALUES' data-ref="llvm::TargetOpcode::G_MERGE_VALUES">G_MERGE_VALUES</a>: {</td></tr>
<tr><th id="1171">1171</th><td>    <i>// G_MERGE_VALUES should only be used to merge scalars into a larger scalar,</i></td></tr>
<tr><th id="1172">1172</th><td><i>    // e.g. s2N = MERGE sN, sN</i></td></tr>
<tr><th id="1173">1173</th><td><i>    // Merging multiple scalars into a vector is not allowed, should use</i></td></tr>
<tr><th id="1174">1174</th><td><i>    // G_BUILD_VECTOR for that.</i></td></tr>
<tr><th id="1175">1175</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col5 decl" id="205DstTy" title='DstTy' data-type='llvm::LLT' data-ref="205DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1176">1176</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="206SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="206SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1177">1177</th><td>    <b>if</b> (<a class="local col5 ref" href="#205DstTy" title='DstTy' data-ref="205DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col6 ref" href="#206SrcTy" title='SrcTy' data-ref="206SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1178">1178</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_MERGE_VALUES cannot operate on vectors"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1179">1179</th><td>    <b>break</b>;</td></tr>
<tr><th id="1180">1180</th><td>  }</td></tr>
<tr><th id="1181">1181</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#251" title='llvm::TargetOpcode::G_UNMERGE_VALUES' data-ref="llvm::TargetOpcode::G_UNMERGE_VALUES">G_UNMERGE_VALUES</a>: {</td></tr>
<tr><th id="1182">1182</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="207DstTy" title='DstTy' data-type='llvm::LLT' data-ref="207DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1183">1183</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="208SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="208SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1184">1184</th><td>    <i>// For now G_UNMERGE can split vectors.</i></td></tr>
<tr><th id="1185">1185</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="209i" title='i' data-type='unsigned int' data-ref="209i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a> &lt; <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>; ++<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>) {</td></tr>
<tr><th id="1186">1186</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#209i" title='i' data-ref="209i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#207DstTy" title='DstTy' data-ref="207DstTy">DstTy</a>)</td></tr>
<tr><th id="1187">1187</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_UNMERGE_VALUES destination types do not match"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1188">1188</th><td>    }</td></tr>
<tr><th id="1189">1189</th><td>    <b>if</b> (<a class="local col8 ref" href="#208SrcTy" title='SrcTy' data-ref="208SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() !=</td></tr>
<tr><th id="1190">1190</th><td>        (<a class="local col7 ref" href="#207DstTy" title='DstTy' data-ref="207DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() * (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>))) {</td></tr>
<tr><th id="1191">1191</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_UNMERGE_VALUES source operand does not cover dest operands"</q>,</td></tr>
<tr><th id="1192">1192</th><td>             <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1193">1193</th><td>    }</td></tr>
<tr><th id="1194">1194</th><td>    <b>break</b>;</td></tr>
<tr><th id="1195">1195</th><td>  }</td></tr>
<tr><th id="1196">1196</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#263" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR">G_BUILD_VECTOR</a>: {</td></tr>
<tr><th id="1197">1197</th><td>    <i>// Source types must be scalars, dest type a vector. Total size of scalars</i></td></tr>
<tr><th id="1198">1198</th><td><i>    // must match the dest vector size.</i></td></tr>
<tr><th id="1199">1199</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="210DstTy" title='DstTy' data-type='llvm::LLT' data-ref="210DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1200">1200</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="211SrcEltTy" title='SrcEltTy' data-type='llvm::LLT' data-ref="211SrcEltTy">SrcEltTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1201">1201</th><td>    <b>if</b> (!<a class="local col0 ref" href="#210DstTy" title='DstTy' data-ref="210DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col1 ref" href="#211SrcEltTy" title='SrcEltTy' data-ref="211SrcEltTy">SrcEltTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) {</td></tr>
<tr><th id="1202">1202</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_BUILD_VECTOR must produce a vector from scalar operands"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1203">1203</th><td>      <b>break</b>;</td></tr>
<tr><th id="1204">1204</th><td>    }</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>    <b>if</b> (<a class="local col0 ref" href="#210DstTy" title='DstTy' data-ref="210DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>() <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col1 ref" href="#211SrcEltTy" title='SrcEltTy' data-ref="211SrcEltTy">SrcEltTy</a>)</td></tr>
<tr><th id="1207">1207</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_BUILD_VECTOR result element type must match source type"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>    <b>if</b> (<a class="local col0 ref" href="#210DstTy" title='DstTy' data-ref="210DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() != <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>)</td></tr>
<tr><th id="1210">1210</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_BUILD_VECTOR must have an operand for each elemement"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="212i" title='i' data-type='unsigned int' data-ref="212i">i</dfn> = <var>2</var>; <a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a> &lt; <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>) {</td></tr>
<tr><th id="1213">1213</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a></td></tr>
<tr><th id="1214">1214</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#212i" title='i' data-ref="212i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1215">1215</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_BUILD_VECTOR source operand types are not homogeneous"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1216">1216</th><td>    }</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>    <b>break</b>;</td></tr>
<tr><th id="1219">1219</th><td>  }</td></tr>
<tr><th id="1220">1220</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#267" title='llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR_TRUNC">G_BUILD_VECTOR_TRUNC</a>: {</td></tr>
<tr><th id="1221">1221</th><td>    <i>// Source types must be scalars, dest type a vector. Scalar types must be</i></td></tr>
<tr><th id="1222">1222</th><td><i>    // larger than the dest vector elt type, as this is a truncating operation.</i></td></tr>
<tr><th id="1223">1223</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col3 decl" id="213DstTy" title='DstTy' data-type='llvm::LLT' data-ref="213DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1224">1224</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col4 decl" id="214SrcEltTy" title='SrcEltTy' data-type='llvm::LLT' data-ref="214SrcEltTy">SrcEltTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1225">1225</th><td>    <b>if</b> (!<a class="local col3 ref" href="#213DstTy" title='DstTy' data-ref="213DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || <a class="local col4 ref" href="#214SrcEltTy" title='SrcEltTy' data-ref="214SrcEltTy">SrcEltTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1226">1226</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_BUILD_VECTOR_TRUNC must produce a vector from scalar operands"</q>,</td></tr>
<tr><th id="1227">1227</th><td>             <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1228">1228</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="215i" title='i' data-type='unsigned int' data-ref="215i">i</dfn> = <var>2</var>; <a class="local col5 ref" href="#215i" title='i' data-ref="215i">i</a> &lt; <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col5 ref" href="#215i" title='i' data-ref="215i">i</a>) {</td></tr>
<tr><th id="1229">1229</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a></td></tr>
<tr><th id="1230">1230</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#215i" title='i' data-ref="215i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1231">1231</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_BUILD_VECTOR_TRUNC source operand types are not homogeneous"</q>,</td></tr>
<tr><th id="1232">1232</th><td>               <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1233">1233</th><td>    }</td></tr>
<tr><th id="1234">1234</th><td>    <b>if</b> (<a class="local col4 ref" href="#214SrcEltTy" title='SrcEltTy' data-ref="214SrcEltTy">SrcEltTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>() &lt;= <a class="local col3 ref" href="#213DstTy" title='DstTy' data-ref="213DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>().<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1235">1235</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_BUILD_VECTOR_TRUNC source operand types are not larger than "</q></td></tr>
<tr><th id="1236">1236</th><td>             <q>"dest elt type"</q>,</td></tr>
<tr><th id="1237">1237</th><td>             <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1238">1238</th><td>    <b>break</b>;</td></tr>
<tr><th id="1239">1239</th><td>  }</td></tr>
<tr><th id="1240">1240</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#270" title='llvm::TargetOpcode::G_CONCAT_VECTORS' data-ref="llvm::TargetOpcode::G_CONCAT_VECTORS">G_CONCAT_VECTORS</a>: {</td></tr>
<tr><th id="1241">1241</th><td>    <i>// Source types should be vectors, and total size should match the dest</i></td></tr>
<tr><th id="1242">1242</th><td><i>    // vector size.</i></td></tr>
<tr><th id="1243">1243</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col6 decl" id="216DstTy" title='DstTy' data-type='llvm::LLT' data-ref="216DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1244">1244</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col7 decl" id="217SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="217SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1245">1245</th><td>    <b>if</b> (!<a class="local col6 ref" href="#216DstTy" title='DstTy' data-ref="216DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() || !<a class="local col7 ref" href="#217SrcTy" title='SrcTy' data-ref="217SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1246">1246</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_CONCAT_VECTOR requires vector source and destination operands"</q>,</td></tr>
<tr><th id="1247">1247</th><td>             <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1248">1248</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="218i" title='i' data-type='unsigned int' data-ref="218i">i</dfn> = <var>2</var>; <a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a> &lt; <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>) {</td></tr>
<tr><th id="1249">1249</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a></td></tr>
<tr><th id="1250">1250</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1251">1251</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_CONCAT_VECTOR source operand types are not homogeneous"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1252">1252</th><td>    }</td></tr>
<tr><th id="1253">1253</th><td>    <b>if</b> (<a class="local col6 ref" href="#216DstTy" title='DstTy' data-ref="216DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() !=</td></tr>
<tr><th id="1254">1254</th><td>        <a class="local col7 ref" href="#217SrcTy" title='SrcTy' data-ref="217SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() * (<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>))</td></tr>
<tr><th id="1255">1255</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_CONCAT_VECTOR num dest and source elements should match"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1256">1256</th><td>    <b>break</b>;</td></tr>
<tr><th id="1257">1257</th><td>  }</td></tr>
<tr><th id="1258">1258</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#368" title='llvm::TargetOpcode::G_ICMP' data-ref="llvm::TargetOpcode::G_ICMP">G_ICMP</a>:</td></tr>
<tr><th id="1259">1259</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#371" title='llvm::TargetOpcode::G_FCMP' data-ref="llvm::TargetOpcode::G_FCMP">G_FCMP</a>: {</td></tr>
<tr><th id="1260">1260</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="219DstTy" title='DstTy' data-type='llvm::LLT' data-ref="219DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1261">1261</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col0 decl" id="220SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="220SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>    <b>if</b> ((<a class="local col9 ref" href="#219DstTy" title='DstTy' data-ref="219DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() != <a class="local col0 ref" href="#220SrcTy" title='SrcTy' data-ref="220SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>()) ||</td></tr>
<tr><th id="1264">1264</th><td>        (<a class="local col9 ref" href="#219DstTy" title='DstTy' data-ref="219DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col9 ref" href="#219DstTy" title='DstTy' data-ref="219DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>() != <a class="local col0 ref" href="#220SrcTy" title='SrcTy' data-ref="220SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>()))</td></tr>
<tr><th id="1265">1265</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Generic vector icmp/fcmp must preserve number of lanes"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td>    <b>break</b>;</td></tr>
<tr><th id="1268">1268</th><td>  }</td></tr>
<tr><th id="1269">1269</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#249" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT">G_EXTRACT</a>: {</td></tr>
<tr><th id="1270">1270</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="221SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="221SrcOp">SrcOp</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1271">1271</th><td>    <b>if</b> (!<a class="local col1 ref" href="#221SrcOp" title='SrcOp' data-ref="221SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1272">1272</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"extract source must be a register"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1273">1273</th><td>      <b>break</b>;</td></tr>
<tr><th id="1274">1274</th><td>    }</td></tr>
<tr><th id="1275">1275</th><td></td></tr>
<tr><th id="1276">1276</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="222OffsetOp" title='OffsetOp' data-type='const llvm::MachineOperand &amp;' data-ref="222OffsetOp">OffsetOp</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1277">1277</th><td>    <b>if</b> (!<a class="local col2 ref" href="#222OffsetOp" title='OffsetOp' data-ref="222OffsetOp">OffsetOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1278">1278</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"extract offset must be a constant"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1279">1279</th><td>      <b>break</b>;</td></tr>
<tr><th id="1280">1280</th><td>    }</td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="223DstSize" title='DstSize' data-type='unsigned int' data-ref="223DstSize">DstSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1283">1283</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="224SrcSize" title='SrcSize' data-type='unsigned int' data-ref="224SrcSize">SrcSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col1 ref" href="#221SrcOp" title='SrcOp' data-ref="221SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1284">1284</th><td>    <b>if</b> (<a class="local col4 ref" href="#224SrcSize" title='SrcSize' data-ref="224SrcSize">SrcSize</a> == <a class="local col3 ref" href="#223DstSize" title='DstSize' data-ref="223DstSize">DstSize</a>)</td></tr>
<tr><th id="1285">1285</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"extract source must be larger than result"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>    <b>if</b> (<a class="local col3 ref" href="#223DstSize" title='DstSize' data-ref="223DstSize">DstSize</a> + <a class="local col2 ref" href="#222OffsetOp" title='OffsetOp' data-ref="222OffsetOp">OffsetOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <a class="local col4 ref" href="#224SrcSize" title='SrcSize' data-ref="224SrcSize">SrcSize</a>)</td></tr>
<tr><th id="1288">1288</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"extract reads past end of register"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1289">1289</th><td>    <b>break</b>;</td></tr>
<tr><th id="1290">1290</th><td>  }</td></tr>
<tr><th id="1291">1291</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT">G_INSERT</a>: {</td></tr>
<tr><th id="1292">1292</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="225SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="225SrcOp">SrcOp</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1293">1293</th><td>    <b>if</b> (!<a class="local col5 ref" href="#225SrcOp" title='SrcOp' data-ref="225SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1294">1294</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"insert source must be a register"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1295">1295</th><td>      <b>break</b>;</td></tr>
<tr><th id="1296">1296</th><td>    }</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="226OffsetOp" title='OffsetOp' data-type='const llvm::MachineOperand &amp;' data-ref="226OffsetOp">OffsetOp</dfn> = <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="1299">1299</th><td>    <b>if</b> (!<a class="local col6 ref" href="#226OffsetOp" title='OffsetOp' data-ref="226OffsetOp">OffsetOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="1300">1300</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"insert offset must be a constant"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1301">1301</th><td>      <b>break</b>;</td></tr>
<tr><th id="1302">1302</th><td>    }</td></tr>
<tr><th id="1303">1303</th><td></td></tr>
<tr><th id="1304">1304</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="227DstSize" title='DstSize' data-type='unsigned int' data-ref="227DstSize">DstSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1305">1305</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="228SrcSize" title='SrcSize' data-type='unsigned int' data-ref="228SrcSize">SrcSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col5 ref" href="#225SrcOp" title='SrcOp' data-ref="225SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()).<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td>    <b>if</b> (<a class="local col7 ref" href="#227DstSize" title='DstSize' data-ref="227DstSize">DstSize</a> &lt;= <a class="local col8 ref" href="#228SrcSize" title='SrcSize' data-ref="228SrcSize">SrcSize</a>)</td></tr>
<tr><th id="1308">1308</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"inserted size must be smaller than total register"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td>    <b>if</b> (<a class="local col8 ref" href="#228SrcSize" title='SrcSize' data-ref="228SrcSize">SrcSize</a> + <a class="local col6 ref" href="#226OffsetOp" title='OffsetOp' data-ref="226OffsetOp">OffsetOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <a class="local col7 ref" href="#227DstSize" title='DstSize' data-ref="227DstSize">DstSize</a>)</td></tr>
<tr><th id="1311">1311</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"insert writes past end of register"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td>    <b>break</b>;</td></tr>
<tr><th id="1314">1314</th><td>  }</td></tr>
<tr><th id="1315">1315</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#570" title='llvm::TargetOpcode::G_JUMP_TABLE' data-ref="llvm::TargetOpcode::G_JUMP_TABLE">G_JUMP_TABLE</a>: {</td></tr>
<tr><th id="1316">1316</th><td>    <b>if</b> (!<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>())</td></tr>
<tr><th id="1317">1317</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_JUMP_TABLE source operand must be a jump table index"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1318">1318</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="229DstTy" title='DstTy' data-type='llvm::LLT' data-ref="229DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1319">1319</th><td>    <b>if</b> (!<a class="local col9 ref" href="#229DstTy" title='DstTy' data-ref="229DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT9isPointerEv" title='llvm::LLT::isPointer' data-ref="_ZNK4llvm3LLT9isPointerEv">isPointer</a>())</td></tr>
<tr><th id="1320">1320</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"G_JUMP_TABLE dest operand must have a pointer type"</q>, <a class="local col9 ref" href="#169MI" title='MI' data-ref="169MI">MI</a>);</td></tr>
<tr><th id="1321">1321</th><td>    <b>break</b>;</td></tr>
<tr><th id="1322">1322</th><td>  }</td></tr>
<tr><th id="1323">1323</th><td>  <b>default</b>:</td></tr>
<tr><th id="1324">1324</th><td>    <b>break</b>;</td></tr>
<tr><th id="1325">1325</th><td>  }</td></tr>
<tr><th id="1326">1326</th><td>}</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineInstrBefore' data-type='void (anonymous namespace)::MachineVerifier::visitMachineInstrBefore(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE">visitMachineInstrBefore</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="230MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="230MI">MI</dfn>) {</td></tr>
<tr><th id="1329">1329</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="231MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="231MCID">MCID</dfn> = <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1330">1330</th><td>  <b>if</b> (<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &lt; <a class="local col1 ref" href="#231MCID" title='MCID' data-ref="231MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="1331">1331</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Too few operands"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1332">1332</th><td>    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#231MCID" title='MCID' data-ref="231MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" operands expected, but "</q></td></tr>
<tr><th id="1333">1333</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" given.\n"</q>;</td></tr>
<tr><th id="1334">1334</th><td>  }</td></tr>
<tr><th id="1335">1335</th><td></td></tr>
<tr><th id="1336">1336</th><td>  <b>if</b> (<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="1337">1337</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZNK4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="1338">1338</th><td>            <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoPHIs" title='llvm::MachineFunctionProperties::Property::NoPHIs' data-ref="llvm::MachineFunctionProperties::Property::NoPHIs">NoPHIs</a>))</td></tr>
<tr><th id="1339">1339</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Found PHI instruction with NoPHIs property set"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstNonPHI" title='(anonymous namespace)::MachineVerifier::FirstNonPHI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::FirstNonPHI">FirstNonPHI</a>)</td></tr>
<tr><th id="1342">1342</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Found PHI instruction after non-PHI"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1343">1343</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstNonPHI" title='(anonymous namespace)::MachineVerifier::FirstNonPHI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::FirstNonPHI">FirstNonPHI</a> == <b>nullptr</b>)</td></tr>
<tr><th id="1344">1344</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::FirstNonPHI" title='(anonymous namespace)::MachineVerifier::FirstNonPHI' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::FirstNonPHI">FirstNonPHI</a> = <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>;</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <i>// Check the tied operands.</i></td></tr>
<tr><th id="1347">1347</th><td>  <b>if</b> (<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>())</td></tr>
<tr><th id="1348">1348</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyInlineAsm' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyInlineAsmEPKN4llvm12MachineInstrE">verifyInlineAsm</a>(<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td>  <i>// Check the MachineMemOperands for basic consistency.</i></td></tr>
<tr><th id="1351">1351</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::mmo_iterator" title='llvm::MachineInstr::mmo_iterator' data-type='ArrayRef&lt;MachineMemOperand *&gt;::iterator' data-ref="llvm::MachineInstr::mmo_iterator">mmo_iterator</a> <dfn class="local col2 decl" id="232I" title='I' data-type='MachineInstr::mmo_iterator' data-ref="232I">I</dfn> = <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>(),</td></tr>
<tr><th id="1352">1352</th><td>                                  <dfn class="local col3 decl" id="233E" title='E' data-type='MachineInstr::mmo_iterator' data-ref="233E">E</dfn> = <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15memoperands_endEv" title='llvm::MachineInstr::memoperands_end' data-ref="_ZNK4llvm12MachineInstr15memoperands_endEv">memoperands_end</a>();</td></tr>
<tr><th id="1353">1353</th><td>       <a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a> != <a class="local col3 ref" href="#233E" title='E' data-ref="233E">E</a>; ++<a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a>) {</td></tr>
<tr><th id="1354">1354</th><td>    <b>if</b> ((*<a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand6isLoadEv" title='llvm::MachineMemOperand::isLoad' data-ref="_ZNK4llvm17MachineMemOperand6isLoadEv">isLoad</a>() &amp;&amp; !<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>())</td></tr>
<tr><th id="1355">1355</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Missing mayLoad flag"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1356">1356</th><td>    <b>if</b> ((*<a class="local col2 ref" href="#232I" title='I' data-ref="232I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>() &amp;&amp; !<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>())</td></tr>
<tr><th id="1357">1357</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Missing mayStore flag"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1358">1358</th><td>  }</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td>  <i>// Debug values must not have a slot index.</i></td></tr>
<tr><th id="1361">1361</th><td><i>  // Other instructions must have one, unless they are inside a bundle.</i></td></tr>
<tr><th id="1362">1362</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>) {</td></tr>
<tr><th id="1363">1363</th><td>    <em>bool</em> <dfn class="local col4 decl" id="234mapped" title='mapped' data-type='bool' data-ref="234mapped">mapped</dfn> = !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE" title='llvm::LiveIntervals::isNotInMIMap' data-ref="_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE">isNotInMIMap</a>(*<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1364">1364</th><td>    <b>if</b> (<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="1365">1365</th><td>      <b>if</b> (<a class="local col4 ref" href="#234mapped" title='mapped' data-ref="234mapped">mapped</a>)</td></tr>
<tr><th id="1366">1366</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Debug instruction has a slot index"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1367">1367</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="1368">1368</th><td>      <b>if</b> (<a class="local col4 ref" href="#234mapped" title='mapped' data-ref="234mapped">mapped</a>)</td></tr>
<tr><th id="1369">1369</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Instruction inside bundle has a slot index"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1370">1370</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1371">1371</th><td>      <b>if</b> (!<a class="local col4 ref" href="#234mapped" title='mapped' data-ref="234mapped">mapped</a>)</td></tr>
<tr><th id="1372">1372</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Missing slot index"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1373">1373</th><td>    }</td></tr>
<tr><th id="1374">1374</th><td>  }</td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td>  <b>if</b> (<a class="ref" href="../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col1 ref" href="#231MCID" title='MCID' data-ref="231MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="1377">1377</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::verifyPreISelGenericInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier31verifyPreISelGenericInstructionEPKN4llvm12MachineInstrE">verifyPreISelGenericInstruction</a>(<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1378">1378</th><td>    <b>return</b>;</td></tr>
<tr><th id="1379">1379</th><td>  }</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev"></a><dfn class="local col5 decl" id="235ErrorInfo" title='ErrorInfo' data-type='llvm::StringRef' data-ref="235ErrorInfo">ErrorInfo</dfn>;</td></tr>
<tr><th id="1382">1382</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::TargetInstrInfo::verifyInstruction' data-ref="_ZNK4llvm15TargetInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</a>(*<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#235ErrorInfo" title='ErrorInfo' data-ref="235ErrorInfo">ErrorInfo</a></span>))</td></tr>
<tr><th id="1383">1383</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<a class="local col5 ref" href="#235ErrorInfo" title='ErrorInfo' data-ref="235ErrorInfo">ErrorInfo</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>(), <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1384">1384</th><td></td></tr>
<tr><th id="1385">1385</th><td>  <i>// Verify properties of various specific instruction types</i></td></tr>
<tr><th id="1386">1386</th><td>  <b>switch</b> (<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1387">1387</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>: {</td></tr>
<tr><th id="1388">1388</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::foundErrors" title='(anonymous namespace)::MachineVerifier::foundErrors' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::foundErrors">foundErrors</a>)</td></tr>
<tr><th id="1389">1389</th><td>      <b>break</b>;</td></tr>
<tr><th id="1390">1390</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="236DstOp" title='DstOp' data-type='const llvm::MachineOperand &amp;' data-ref="236DstOp">DstOp</dfn> = <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1391">1391</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="237SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="237SrcOp">SrcOp</dfn> = <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1392">1392</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col8 decl" id="238DstTy" title='DstTy' data-type='llvm::LLT' data-ref="238DstTy">DstTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col6 ref" href="#236DstOp" title='DstOp' data-ref="236DstOp">DstOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1393">1393</th><td>    <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col9 decl" id="239SrcTy" title='SrcTy' data-type='llvm::LLT' data-ref="239SrcTy">SrcTy</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#237SrcOp" title='SrcOp' data-ref="237SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1394">1394</th><td>    <b>if</b> (<a class="local col9 ref" href="#239SrcTy" title='SrcTy' data-ref="239SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp; <a class="local col8 ref" href="#238DstTy" title='DstTy' data-ref="238DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1395">1395</th><td>      <i>// If both types are valid, check that the types are the same.</i></td></tr>
<tr><th id="1396">1396</th><td>      <b>if</b> (<a class="local col9 ref" href="#239SrcTy" title='SrcTy' data-ref="239SrcTy">SrcTy</a> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col8 ref" href="#238DstTy" title='DstTy' data-ref="238DstTy">DstTy</a>) {</td></tr>
<tr><th id="1397">1397</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Copy Instruction is illegal with mismatching types"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1398">1398</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Def = "</q> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col8 ref" href="#238DstTy" title='DstTy' data-ref="238DstTy">DstTy</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", Src = "</q> <a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_3LLTE">&lt;&lt;</a> <a class="local col9 ref" href="#239SrcTy" title='SrcTy' data-ref="239SrcTy">SrcTy</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1399">1399</th><td>      }</td></tr>
<tr><th id="1400">1400</th><td>    }</td></tr>
<tr><th id="1401">1401</th><td>    <b>if</b> (<a class="local col9 ref" href="#239SrcTy" title='SrcTy' data-ref="239SrcTy">SrcTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() || <a class="local col8 ref" href="#238DstTy" title='DstTy' data-ref="238DstTy">DstTy</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1402">1402</th><td>      <i>// If one of them have valid types, let's just check they have the same</i></td></tr>
<tr><th id="1403">1403</th><td><i>      // size.</i></td></tr>
<tr><th id="1404">1404</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="240SrcSize" title='SrcSize' data-type='unsigned int' data-ref="240SrcSize">SrcSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="local col7 ref" href="#237SrcOp" title='SrcOp' data-ref="237SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>);</td></tr>
<tr><th id="1405">1405</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="241DstSize" title='DstSize' data-type='unsigned int' data-ref="241DstSize">DstSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE">getRegSizeInBits</a>(<a class="local col6 ref" href="#236DstOp" title='DstOp' data-ref="236DstOp">DstOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>);</td></tr>
<tr><th id="1406">1406</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SrcSize &amp;&amp; &quot;Expecting size here&quot;) ? void (0) : __assert_fail (&quot;SrcSize &amp;&amp; \&quot;Expecting size here\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 1406, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#240SrcSize" title='SrcSize' data-ref="240SrcSize">SrcSize</a> &amp;&amp; <q>"Expecting size here"</q>);</td></tr>
<tr><th id="1407">1407</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstSize &amp;&amp; &quot;Expecting size here&quot;) ? void (0) : __assert_fail (&quot;DstSize &amp;&amp; \&quot;Expecting size here\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 1407, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#241DstSize" title='DstSize' data-ref="241DstSize">DstSize</a> &amp;&amp; <q>"Expecting size here"</q>);</td></tr>
<tr><th id="1408">1408</th><td>      <b>if</b> (<a class="local col0 ref" href="#240SrcSize" title='SrcSize' data-ref="240SrcSize">SrcSize</a> != <a class="local col1 ref" href="#241DstSize" title='DstSize' data-ref="241DstSize">DstSize</a>)</td></tr>
<tr><th id="1409">1409</th><td>        <b>if</b> (!<a class="local col6 ref" href="#236DstOp" title='DstOp' data-ref="236DstOp">DstOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() &amp;&amp; !<a class="local col7 ref" href="#237SrcOp" title='SrcOp' data-ref="237SrcOp">SrcOp</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {</td></tr>
<tr><th id="1410">1410</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Copy Instruction is illegal with mismatching sizes"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1411">1411</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Def Size = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#241DstSize" title='DstSize' data-ref="241DstSize">DstSize</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", Src Size = "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#240SrcSize" title='SrcSize' data-ref="240SrcSize">SrcSize</a></td></tr>
<tr><th id="1412">1412</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1413">1413</th><td>        }</td></tr>
<tr><th id="1414">1414</th><td>    }</td></tr>
<tr><th id="1415">1415</th><td>    <b>break</b>;</td></tr>
<tr><th id="1416">1416</th><td>  }</td></tr>
<tr><th id="1417">1417</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#134" title='llvm::TargetOpcode::STATEPOINT' data-ref="llvm::TargetOpcode::STATEPOINT">STATEPOINT</a>:</td></tr>
<tr><th id="1418">1418</th><td>    <b>if</b> (!<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers::IDPos" title='llvm::StatepointOpers::IDPos' data-ref="llvm::StatepointOpers::IDPos">IDPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="1419">1419</th><td>        !<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers::NBytesPos" title='llvm::StatepointOpers::NBytesPos' data-ref="llvm::StatepointOpers::NBytesPos">NBytesPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="1420">1420</th><td>        !<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers::NCallArgsPos" title='llvm::StatepointOpers::NCallArgsPos' data-ref="llvm::StatepointOpers::NCallArgsPos">NCallArgsPos</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1421">1421</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"meta operands to STATEPOINT not constant!"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1422">1422</th><td>    <b>break</b>;</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>    <em>auto</em> <dfn class="local col2 decl" id="242VerifyStackMapConstant" title='VerifyStackMapConstant' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp:1424:35)' data-ref="242VerifyStackMapConstant">VerifyStackMapConstant</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col3 decl" id="243Offset" title='Offset' data-type='unsigned int' data-ref="243Offset">Offset</dfn>) {</td></tr>
<tr><th id="1425">1425</th><td>      <b>if</b> (!<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset">Offset</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="1426">1426</th><td>          <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset">Offset</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps" title='llvm::StackMaps' data-ref="llvm::StackMaps">StackMaps</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMaps::ConstantOp" title='llvm::StackMaps::ConstantOp' data-ref="llvm::StackMaps::ConstantOp">ConstantOp</a> ||</td></tr>
<tr><th id="1427">1427</th><td>          !<a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#243Offset" title='Offset' data-ref="243Offset">Offset</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1428">1428</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"stack map constant to STATEPOINT not well formed!"</q>, <a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>);</td></tr>
<tr><th id="1429">1429</th><td>    };</td></tr>
<tr><th id="1430">1430</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="244VarStart" title='VarStart' data-type='const unsigned int' data-ref="244VarStart">VarStart</dfn> = <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a><a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE" title='llvm::StatepointOpers::StatepointOpers' data-ref="_ZN4llvm15StatepointOpersC1EPKNS_12MachineInstrE">(</a><a class="local col0 ref" href="#230MI" title='MI' data-ref="230MI">MI</a>).<a class="ref" href="../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15StatepointOpers9getVarIdxEv" title='llvm::StatepointOpers::getVarIdx' data-ref="_ZNK4llvm15StatepointOpers9getVarIdxEv">getVarIdx</a>();</td></tr>
<tr><th id="1431">1431</th><td>    <a class="local col2 ref" href="#242VerifyStackMapConstant" title='VerifyStackMapConstant' data-ref="242VerifyStackMapConstant">VerifyStackMapConstant</a>(<a class="local col4 ref" href="#244VarStart" title='VarStart' data-ref="244VarStart">VarStart</a> + <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers::CCOffset" title='llvm::StatepointOpers::CCOffset' data-ref="llvm::StatepointOpers::CCOffset">CCOffset</a>);</td></tr>
<tr><th id="1432">1432</th><td>    <a class="local col2 ref" href="#242VerifyStackMapConstant" title='VerifyStackMapConstant' data-ref="242VerifyStackMapConstant">VerifyStackMapConstant</a>(<a class="local col4 ref" href="#244VarStart" title='VarStart' data-ref="244VarStart">VarStart</a> + <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers::FlagsOffset" title='llvm::StatepointOpers::FlagsOffset' data-ref="llvm::StatepointOpers::FlagsOffset">FlagsOffset</a>);</td></tr>
<tr><th id="1433">1433</th><td>    <a class="local col2 ref" href="#242VerifyStackMapConstant" title='VerifyStackMapConstant' data-ref="242VerifyStackMapConstant">VerifyStackMapConstant</a>(<a class="local col4 ref" href="#244VarStart" title='VarStart' data-ref="244VarStart">VarStart</a> + <a class="type" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers" title='llvm::StatepointOpers' data-ref="llvm::StatepointOpers">StatepointOpers</a>::<a class="enum" href="../../include/llvm/CodeGen/StackMaps.h.html#llvm::StatepointOpers::NumDeoptOperandsOffset" title='llvm::StatepointOpers::NumDeoptOperandsOffset' data-ref="llvm::StatepointOpers::NumDeoptOperandsOffset">NumDeoptOperandsOffset</a>);</td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td>    <i>// TODO: verify we have properly encoded deopt arguments</i></td></tr>
<tr><th id="1436">1436</th><td>    <b>break</b>;</td></tr>
<tr><th id="1437">1437</th><td>  }</td></tr>
<tr><th id="1438">1438</th><td>}</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td><em>void</em></td></tr>
<tr><th id="1441">1441</th><td><a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj" title='(anonymous namespace)::MachineVerifier::visitMachineOperand' data-type='void (anonymous namespace)::MachineVerifier::visitMachineOperand(const llvm::MachineOperand * MO, unsigned int MONum)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj">visitMachineOperand</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="245MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="245MO">MO</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="246MONum" title='MONum' data-type='unsigned int' data-ref="246MONum">MONum</dfn>) {</td></tr>
<tr><th id="1442">1442</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="247MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="247MI">MI</dfn> = <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1443">1443</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="248MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="248MCID">MCID</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1444">1444</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249NumDefs" title='NumDefs' data-type='unsigned int' data-ref="249NumDefs">NumDefs</dfn> = <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="1445">1445</th><td>  <b>if</b> (<a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>)</td></tr>
<tr><th id="1446">1446</th><td>    <a class="local col9 ref" href="#249NumDefs" title='NumDefs' data-ref="249NumDefs">NumDefs</a> = (<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) ? <a class="local col9 ref" href="#249NumDefs" title='NumDefs' data-ref="249NumDefs">NumDefs</a> : <var>0</var>;</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td>  <i>// The first MCID.NumDefs operands must be explicit register defines</i></td></tr>
<tr><th id="1449">1449</th><td>  <b>if</b> (<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> &lt; <a class="local col9 ref" href="#249NumDefs" title='NumDefs' data-ref="249NumDefs">NumDefs</a>) {</td></tr>
<tr><th id="1450">1450</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col0 decl" id="250MCOI" title='MCOI' data-type='const llvm::MCOperandInfo &amp;' data-ref="250MCOI">MCOI</dfn> = <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>];</td></tr>
<tr><th id="1451">1451</th><td>    <b>if</b> (!<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1452">1452</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit definition must be a register"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1453">1453</th><td>    <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col0 ref" href="#250MCOI" title='MCOI' data-ref="250MCOI">MCOI</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>())</td></tr>
<tr><th id="1454">1454</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit definition marked as use"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1455">1455</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="1456">1456</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit definition marked as implicit"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1457">1457</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> &lt; <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="1458">1458</th><td>    <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col1 decl" id="251MCOI" title='MCOI' data-type='const llvm::MCOperandInfo &amp;' data-ref="251MCOI">MCOI</dfn> = <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>];</td></tr>
<tr><th id="1459">1459</th><td>    <i>// Don't check if it's the last operand in a variadic instruction. See,</i></td></tr>
<tr><th id="1460">1460</th><td><i>    // e.g., LDM_RET in the arm back end.</i></td></tr>
<tr><th id="1461">1461</th><td>    <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1462">1462</th><td>        !(<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE" title='llvm::MachineInstr::isVariadic' data-ref="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE">isVariadic</a>() &amp;&amp; <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> == <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()-<var>1</var>)) {</td></tr>
<tr><th id="1463">1463</th><td>      <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col1 ref" href="#251MCOI" title='MCOI' data-ref="251MCOI">MCOI</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>())</td></tr>
<tr><th id="1464">1464</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit operand marked as def"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1465">1465</th><td>      <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="1466">1466</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit operand marked as implicit"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1467">1467</th><td>    }</td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td>    <em>int</em> <dfn class="local col2 decl" id="252TiedTo" title='TiedTo' data-type='int' data-ref="252TiedTo">TiedTo</dfn> = <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>);</td></tr>
<tr><th id="1470">1470</th><td>    <b>if</b> (<a class="local col2 ref" href="#252TiedTo" title='TiedTo' data-ref="252TiedTo">TiedTo</a> != -<var>1</var>) {</td></tr>
<tr><th id="1471">1471</th><td>      <b>if</b> (!<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1472">1472</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Tied use must be a register"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1473">1473</th><td>      <b>else</b> <b>if</b> (!<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="1474">1474</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Operand should be tied"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1475">1475</th><td>      <b>else</b> <b>if</b> (<em>unsigned</em>(<a class="local col2 ref" href="#252TiedTo" title='TiedTo' data-ref="252TiedTo">TiedTo</a>) != <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>))</td></tr>
<tr><th id="1476">1476</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Tied def doesn't match MCInstrDesc"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1477">1477</th><td>      <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1478">1478</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="253MOTied" title='MOTied' data-type='const llvm::MachineOperand &amp;' data-ref="253MOTied">MOTied</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#252TiedTo" title='TiedTo' data-ref="252TiedTo">TiedTo</a>);</td></tr>
<tr><th id="1479">1479</th><td>        <b>if</b> (!<a class="local col3 ref" href="#253MOTied" title='MOTied' data-ref="253MOTied">MOTied</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1480">1480</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Tied counterpart must be a register"</q>, &amp;<a class="local col3 ref" href="#253MOTied" title='MOTied' data-ref="253MOTied">MOTied</a>, <a class="local col2 ref" href="#252TiedTo" title='TiedTo' data-ref="252TiedTo">TiedTo</a>);</td></tr>
<tr><th id="1481">1481</th><td>        <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#253MOTied" title='MOTied' data-ref="253MOTied">MOTied</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="1482">1482</th><td>                 <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col3 ref" href="#253MOTied" title='MOTied' data-ref="253MOTied">MOTied</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1483">1483</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Tied physical registers must match."</q>, &amp;<a class="local col3 ref" href="#253MOTied" title='MOTied' data-ref="253MOTied">MOTied</a>, <a class="local col2 ref" href="#252TiedTo" title='TiedTo' data-ref="252TiedTo">TiedTo</a>);</td></tr>
<tr><th id="1484">1484</th><td>      }</td></tr>
<tr><th id="1485">1485</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="1486">1486</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit operand should not be tied"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1487">1487</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1488">1488</th><td>    <i>// ARM adds %reg0 operands to indicate predicates. We'll allow that.</i></td></tr>
<tr><th id="1489">1489</th><td>    <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; !<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE" title='llvm::MachineInstr::isVariadic' data-ref="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE">isVariadic</a>() &amp;&amp; <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1490">1490</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Extra explicit operand on non-variadic instruction"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1491">1491</th><td>  }</td></tr>
<tr><th id="1492">1492</th><td></td></tr>
<tr><th id="1493">1493</th><td>  <b>switch</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="1494">1494</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_Register" title='llvm::MachineOperand::MachineOperandType::MO_Register' data-ref="llvm::MachineOperand::MachineOperandType::MO_Register">MO_Register</a>: {</td></tr>
<tr><th id="1495">1495</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="254Reg" title='Reg' data-type='const unsigned int' data-ref="254Reg">Reg</dfn> = <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1496">1496</th><td>    <b>if</b> (!<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>)</td></tr>
<tr><th id="1497">1497</th><td>      <b>return</b>;</td></tr>
<tr><th id="1498">1498</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv" title='llvm::MachineRegisterInfo::tracksLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo14tracksLivenessEv">tracksLiveness</a>() &amp;&amp; !<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="1499">1499</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj" title='(anonymous namespace)::MachineVerifier::checkLiveness' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj">checkLiveness</a>(<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td>    <i>// Verify the consistency of tied operands.</i></td></tr>
<tr><th id="1502">1502</th><td>    <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>()) {</td></tr>
<tr><th id="1503">1503</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="255OtherIdx" title='OtherIdx' data-type='unsigned int' data-ref="255OtherIdx">OtherIdx</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1504">1504</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="256OtherMO" title='OtherMO' data-type='const llvm::MachineOperand &amp;' data-ref="256OtherMO">OtherMO</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#255OtherIdx" title='OtherIdx' data-ref="255OtherIdx">OtherIdx</a>);</td></tr>
<tr><th id="1505">1505</th><td>      <b>if</b> (!<a class="local col6 ref" href="#256OtherMO" title='OtherMO' data-ref="256OtherMO">OtherMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1506">1506</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Must be tied to a register"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1507">1507</th><td>      <b>if</b> (!<a class="local col6 ref" href="#256OtherMO" title='OtherMO' data-ref="256OtherMO">OtherMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="1508">1508</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Missing tie flags on tied operand"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1509">1509</th><td>      <b>if</b> (<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18findTiedOperandIdxEj" title='llvm::MachineInstr::findTiedOperandIdx' data-ref="_ZNK4llvm12MachineInstr18findTiedOperandIdxEj">findTiedOperandIdx</a>(<a class="local col5 ref" href="#255OtherIdx" title='OtherIdx' data-ref="255OtherIdx">OtherIdx</a>) != <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>)</td></tr>
<tr><th id="1510">1510</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Inconsistent tie links"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1511">1511</th><td>      <b>if</b> (<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> &lt; <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>()) {</td></tr>
<tr><th id="1512">1512</th><td>        <b>if</b> (<a class="local col5 ref" href="#255OtherIdx" title='OtherIdx' data-ref="255OtherIdx">OtherIdx</a> &lt; <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="1513">1513</th><td>          <b>if</b> (-<var>1</var> == <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col5 ref" href="#255OtherIdx" title='OtherIdx' data-ref="255OtherIdx">OtherIdx</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>))</td></tr>
<tr><th id="1514">1514</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit def tied to explicit use without tie constraint"</q>,</td></tr>
<tr><th id="1515">1515</th><td>                   <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1516">1516</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1517">1517</th><td>          <b>if</b> (!<a class="local col6 ref" href="#256OtherMO" title='OtherMO' data-ref="256OtherMO">OtherMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="1518">1518</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Explicit def should be tied to implicit use"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1519">1519</th><td>        }</td></tr>
<tr><th id="1520">1520</th><td>      }</td></tr>
<tr><th id="1521">1521</th><td>    }</td></tr>
<tr><th id="1522">1522</th><td></td></tr>
<tr><th id="1523">1523</th><td>    <i>// Verify two-address constraints after leaving SSA form.</i></td></tr>
<tr><th id="1524">1524</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="257DefIdx" title='DefIdx' data-type='unsigned int' data-ref="257DefIdx">DefIdx</dfn>;</td></tr>
<tr><th id="1525">1525</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>() &amp;&amp; <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp;</td></tr>
<tr><th id="1526">1526</th><td>        <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj" title='llvm::MachineInstr::isRegTiedToDefOperand' data-ref="_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj">isRegTiedToDefOperand</a>(<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>, &amp;<a class="local col7 ref" href="#257DefIdx" title='DefIdx' data-ref="257DefIdx">DefIdx</a>) &amp;&amp;</td></tr>
<tr><th id="1527">1527</th><td>        <a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a> != <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#257DefIdx" title='DefIdx' data-ref="257DefIdx">DefIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="1528">1528</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Two-address instruction operands must be identical"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1529">1529</th><td></td></tr>
<tr><th id="1530">1530</th><td>    <i>// Check register classes.</i></td></tr>
<tr><th id="1531">1531</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="258SubIdx" title='SubIdx' data-type='unsigned int' data-ref="258SubIdx">SubIdx</dfn> = <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>)) {</td></tr>
<tr><th id="1534">1534</th><td>      <b>if</b> (<a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="1535">1535</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Illegal subregister index for physical register"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1536">1536</th><td>        <b>return</b>;</td></tr>
<tr><th id="1537">1537</th><td>      }</td></tr>
<tr><th id="1538">1538</th><td>      <b>if</b> (<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> &lt; <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="1539">1539</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="259DRC" title='DRC' data-type='const llvm::TargetRegisterClass *' data-ref="259DRC"><a class="local col9 ref" href="#259DRC" title='DRC' data-ref="259DRC">DRC</a></dfn> =</td></tr>
<tr><th id="1540">1540</th><td>              <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>)) {</td></tr>
<tr><th id="1541">1541</th><td>          <b>if</b> (!<a class="local col9 ref" href="#259DRC" title='DRC' data-ref="259DRC">DRC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>)) {</td></tr>
<tr><th id="1542">1542</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Illegal physical register for instruction"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1543">1543</th><td>            <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is not a "</q></td></tr>
<tr><th id="1544">1544</th><td>                   <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col9 ref" href="#259DRC" title='DRC' data-ref="259DRC">DRC</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" register.\n"</q>;</td></tr>
<tr><th id="1545">1545</th><td>          }</td></tr>
<tr><th id="1546">1546</th><td>        }</td></tr>
<tr><th id="1547">1547</th><td>      }</td></tr>
<tr><th id="1548">1548</th><td>      <b>if</b> (<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>()) {</td></tr>
<tr><th id="1549">1549</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>)) {</td></tr>
<tr><th id="1550">1550</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"isRenamable set on reserved register"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1551">1551</th><td>          <b>return</b>;</td></tr>
<tr><th id="1552">1552</th><td>        }</td></tr>
<tr><th id="1553">1553</th><td>      }</td></tr>
<tr><th id="1554">1554</th><td>      <b>if</b> (<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() &amp;&amp; <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; !<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>()) {</td></tr>
<tr><th id="1555">1555</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Use-reg is not IsDebug in a DBG_VALUE"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1556">1556</th><td>        <b>return</b>;</td></tr>
<tr><th id="1557">1557</th><td>      }</td></tr>
<tr><th id="1558">1558</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1559">1559</th><td>      <i>// Virtual register.</i></td></tr>
<tr><th id="1560">1560</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="260RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="260RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj" title='llvm::MachineRegisterInfo::getRegClassOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo17getRegClassOrNullEj">getRegClassOrNull</a>(<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>);</td></tr>
<tr><th id="1561">1561</th><td>      <b>if</b> (!<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>) {</td></tr>
<tr><th id="1562">1562</th><td>        <i>// This is a generic virtual register.</i></td></tr>
<tr><th id="1563">1563</th><td><i></i></td></tr>
<tr><th id="1564">1564</th><td><i>        // If we're post-Select, we can't have gvregs anymore.</i></td></tr>
<tr><th id="1565">1565</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::isFunctionSelected" title='(anonymous namespace)::MachineVerifier::isFunctionSelected' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::isFunctionSelected">isFunctionSelected</a>) {</td></tr>
<tr><th id="1566">1566</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Generic virtual register invalid in a Selected function"</q>,</td></tr>
<tr><th id="1567">1567</th><td>                 <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1568">1568</th><td>          <b>return</b>;</td></tr>
<tr><th id="1569">1569</th><td>        }</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>        <i>// The gvreg must have a type and it must not have a SubIdx.</i></td></tr>
<tr><th id="1572">1572</th><td>        <a class="type" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> <dfn class="local col1 decl" id="261Ty" title='Ty' data-type='llvm::LLT' data-ref="261Ty">Ty</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>);</td></tr>
<tr><th id="1573">1573</th><td>        <b>if</b> (!<a class="local col1 ref" href="#261Ty" title='Ty' data-ref="261Ty">Ty</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="1574">1574</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Generic virtual register must have a valid type"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>,</td></tr>
<tr><th id="1575">1575</th><td>                 <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1576">1576</th><td>          <b>return</b>;</td></tr>
<tr><th id="1577">1577</th><td>        }</td></tr>
<tr><th id="1578">1578</th><td></td></tr>
<tr><th id="1579">1579</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col2 decl" id="262RegBank" title='RegBank' data-type='const llvm::RegisterBank *' data-ref="262RegBank">RegBank</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj">getRegBankOrNull</a>(<a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg">Reg</a>);</td></tr>
<tr><th id="1580">1580</th><td></td></tr>
<tr><th id="1581">1581</th><td>        <i>// If we're post-RegBankSelect, the gvreg must have a bank.</i></td></tr>
<tr><th id="1582">1582</th><td>        <b>if</b> (!<a class="local col2 ref" href="#262RegBank" title='RegBank' data-ref="262RegBank">RegBank</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::isFunctionRegBankSelected" title='(anonymous namespace)::MachineVerifier::isFunctionRegBankSelected' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::isFunctionRegBankSelected">isFunctionRegBankSelected</a>) {</td></tr>
<tr><th id="1583">1583</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Generic virtual register must have a bank in a "</q></td></tr>
<tr><th id="1584">1584</th><td>                 <q>"RegBankSelected function"</q>,</td></tr>
<tr><th id="1585">1585</th><td>                 <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1586">1586</th><td>          <b>return</b>;</td></tr>
<tr><th id="1587">1587</th><td>        }</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>        <i>// Make sure the register fits into its register bank if any.</i></td></tr>
<tr><th id="1590">1590</th><td>        <b>if</b> (<a class="local col2 ref" href="#262RegBank" title='RegBank' data-ref="262RegBank">RegBank</a> &amp;&amp; <a class="local col1 ref" href="#261Ty" title='Ty' data-ref="261Ty">Ty</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT7isValidEv" title='llvm::LLT::isValid' data-ref="_ZNK4llvm3LLT7isValidEv">isValid</a>() &amp;&amp;</td></tr>
<tr><th id="1591">1591</th><td>            <a class="local col2 ref" href="#262RegBank" title='RegBank' data-ref="262RegBank">RegBank</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getSizeEv" title='llvm::RegisterBank::getSize' data-ref="_ZNK4llvm12RegisterBank7getSizeEv">getSize</a>() &lt; <a class="local col1 ref" href="#261Ty" title='Ty' data-ref="261Ty">Ty</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()) {</td></tr>
<tr><th id="1592">1592</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Register bank is too small for virtual register"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>,</td></tr>
<tr><th id="1593">1593</th><td>                 <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1594">1594</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Register bank "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col2 ref" href="#262RegBank" title='RegBank' data-ref="262RegBank">RegBank</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getNameEv" title='llvm::RegisterBank::getName' data-ref="_ZNK4llvm12RegisterBank7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" too small("</q></td></tr>
<tr><th id="1595">1595</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#262RegBank" title='RegBank' data-ref="262RegBank">RegBank</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#_ZNK4llvm12RegisterBank7getSizeEv" title='llvm::RegisterBank::getSize' data-ref="_ZNK4llvm12RegisterBank7getSizeEv">getSize</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") to fit "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#261Ty" title='Ty' data-ref="261Ty">Ty</a>.<a class="ref" href="../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>()</td></tr>
<tr><th id="1596">1596</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"-bits\n"</q>;</td></tr>
<tr><th id="1597">1597</th><td>          <b>return</b>;</td></tr>
<tr><th id="1598">1598</th><td>        }</td></tr>
<tr><th id="1599">1599</th><td>        <b>if</b> (<a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a>)  {</td></tr>
<tr><th id="1600">1600</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Generic virtual register does not allow subregister index"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>,</td></tr>
<tr><th id="1601">1601</th><td>                 <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1602">1602</th><td>          <b>return</b>;</td></tr>
<tr><th id="1603">1603</th><td>        }</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>        <i>// If this is a target specific instruction and this operand</i></td></tr>
<tr><th id="1606">1606</th><td><i>        // has register class constraint, the virtual register must</i></td></tr>
<tr><th id="1607">1607</th><td><i>        // comply to it.</i></td></tr>
<tr><th id="1608">1608</th><td>        <b>if</b> (!<a class="ref" href="../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc9getOpcodeEv" title='llvm::MCInstrDesc::getOpcode' data-ref="_ZNK4llvm11MCInstrDesc9getOpcodeEv">getOpcode</a>()) &amp;&amp;</td></tr>
<tr><th id="1609">1609</th><td>            <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> &lt; <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="1610">1610</th><td>            <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>)) {</td></tr>
<tr><th id="1611">1611</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Virtual register does not match instruction constraint"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>,</td></tr>
<tr><th id="1612">1612</th><td>                 <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1613">1613</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expect register class "</q></td></tr>
<tr><th id="1614">1614</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(</td></tr>
<tr><th id="1615">1615</th><td>                        <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>))</td></tr>
<tr><th id="1616">1616</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" but got nothing\n"</q>;</td></tr>
<tr><th id="1617">1617</th><td>          <b>return</b>;</td></tr>
<tr><th id="1618">1618</th><td>        }</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td>        <b>break</b>;</td></tr>
<tr><th id="1621">1621</th><td>      }</td></tr>
<tr><th id="1622">1622</th><td>      <b>if</b> (<a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="1623">1623</th><td>        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="263SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="263SRC">SRC</dfn> =</td></tr>
<tr><th id="1624">1624</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj" title='llvm::TargetRegisterInfo::getSubClassWithSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo21getSubClassWithSubRegEPKNS_19TargetRegisterClassEj">getSubClassWithSubReg</a>(<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>, <a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1625">1625</th><td>        <b>if</b> (!<a class="local col3 ref" href="#263SRC" title='SRC' data-ref="263SRC">SRC</a>) {</td></tr>
<tr><th id="1626">1626</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Invalid subregister index for virtual register"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1627">1627</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Register class "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>)</td></tr>
<tr><th id="1628">1628</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" does not support subreg index "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1629">1629</th><td>          <b>return</b>;</td></tr>
<tr><th id="1630">1630</th><td>        }</td></tr>
<tr><th id="1631">1631</th><td>        <b>if</b> (<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a> != <a class="local col3 ref" href="#263SRC" title='SRC' data-ref="263SRC">SRC</a>) {</td></tr>
<tr><th id="1632">1632</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Invalid register class for subregister index"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1633">1633</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Register class "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>)</td></tr>
<tr><th id="1634">1634</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" does not fully support subreg index "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1635">1635</th><td>          <b>return</b>;</td></tr>
<tr><th id="1636">1636</th><td>        }</td></tr>
<tr><th id="1637">1637</th><td>      }</td></tr>
<tr><th id="1638">1638</th><td>      <b>if</b> (<a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a> &lt; <a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>()) {</td></tr>
<tr><th id="1639">1639</th><td>        <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="264DRC" title='DRC' data-type='const llvm::TargetRegisterClass *' data-ref="264DRC"><a class="local col4 ref" href="#264DRC" title='DRC' data-ref="264DRC">DRC</a></dfn> =</td></tr>
<tr><th id="1640">1640</th><td>              <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col8 ref" href="#248MCID" title='MCID' data-ref="248MCID">MCID</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>)) {</td></tr>
<tr><th id="1641">1641</th><td>          <b>if</b> (<a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="1642">1642</th><td>            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="265SuperRC" title='SuperRC' data-type='const llvm::TargetRegisterClass *' data-ref="265SuperRC">SuperRC</dfn> =</td></tr>
<tr><th id="1643">1643</th><td>                <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getLargestLegalSuperClass' data-ref="_ZNK4llvm18TargetRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE">getLargestLegalSuperClass</a>(<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="1644">1644</th><td>            <b>if</b> (!<a class="local col5 ref" href="#265SuperRC" title='SuperRC' data-ref="265SuperRC">SuperRC</a>) {</td></tr>
<tr><th id="1645">1645</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"No largest legal super class exists."</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1646">1646</th><td>              <b>return</b>;</td></tr>
<tr><th id="1647">1647</th><td>            }</td></tr>
<tr><th id="1648">1648</th><td>            <a class="local col4 ref" href="#264DRC" title='DRC' data-ref="264DRC">DRC</a> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col5 ref" href="#265SuperRC" title='SuperRC' data-ref="265SuperRC">SuperRC</a>, <a class="local col4 ref" href="#264DRC" title='DRC' data-ref="264DRC">DRC</a>, <a class="local col8 ref" href="#258SubIdx" title='SubIdx' data-ref="258SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1649">1649</th><td>            <b>if</b> (!<a class="local col4 ref" href="#264DRC" title='DRC' data-ref="264DRC">DRC</a>) {</td></tr>
<tr><th id="1650">1650</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"No matching super-reg register class."</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1651">1651</th><td>              <b>return</b>;</td></tr>
<tr><th id="1652">1652</th><td>            }</td></tr>
<tr><th id="1653">1653</th><td>          }</td></tr>
<tr><th id="1654">1654</th><td>          <b>if</b> (!<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(<a class="local col4 ref" href="#264DRC" title='DRC' data-ref="264DRC">DRC</a>)) {</td></tr>
<tr><th id="1655">1655</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Illegal virtual register for instruction"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1656">1656</th><td>            <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Expected a "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col4 ref" href="#264DRC" title='DRC' data-ref="264DRC">DRC</a>)</td></tr>
<tr><th id="1657">1657</th><td>                <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" register, but got a "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col0 ref" href="#260RC" title='RC' data-ref="260RC">RC</a>)</td></tr>
<tr><th id="1658">1658</th><td>                <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" register\n"</q>;</td></tr>
<tr><th id="1659">1659</th><td>          }</td></tr>
<tr><th id="1660">1660</th><td>        }</td></tr>
<tr><th id="1661">1661</th><td>      }</td></tr>
<tr><th id="1662">1662</th><td>    }</td></tr>
<tr><th id="1663">1663</th><td>    <b>break</b>;</td></tr>
<tr><th id="1664">1664</th><td>  }</td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_RegisterMask" title='llvm::MachineOperand::MachineOperandType::MO_RegisterMask' data-ref="llvm::MachineOperand::MachineOperandType::MO_RegisterMask">MO_RegisterMask</a>:</td></tr>
<tr><th id="1667">1667</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regMasks" title='(anonymous namespace)::MachineVerifier::regMasks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regMasks">regMasks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>());</td></tr>
<tr><th id="1668">1668</th><td>    <b>break</b>;</td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock" title='llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MachineOperandType::MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="1671">1671</th><td>    <b>if</b> (<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; !<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()))</td></tr>
<tr><th id="1672">1672</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"PHI operand is not in the CFG"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1673">1673</th><td>    <b>break</b>;</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <b>case</b> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_FrameIndex" title='llvm::MachineOperand::MachineOperandType::MO_FrameIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_FrameIndex">MO_FrameIndex</a>:</td></tr>
<tr><th id="1676">1676</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveStks" title='(anonymous namespace)::MachineVerifier::LiveStks' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveStks">LiveStks</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveStks" title='(anonymous namespace)::MachineVerifier::LiveStks' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveStks">LiveStks</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveStacks.h.html#_ZNK4llvm10LiveStacks11hasIntervalEi" title='llvm::LiveStacks::hasInterval' data-ref="_ZNK4llvm10LiveStacks11hasIntervalEi">hasInterval</a>(<a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()) &amp;&amp;</td></tr>
<tr><th id="1677">1677</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE" title='llvm::LiveIntervals::isNotInMIMap' data-ref="_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE">isNotInMIMap</a>(*<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>)) {</td></tr>
<tr><th id="1678">1678</th><td>      <em>int</em> <dfn class="local col6 decl" id="266FI" title='FI' data-type='int' data-ref="266FI">FI</dfn> = <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1679">1679</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="267LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="267LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveStks" title='(anonymous namespace)::MachineVerifier::LiveStks' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveStks">LiveStks</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveStacks.h.html#_ZN4llvm10LiveStacks11getIntervalEi" title='llvm::LiveStacks::getInterval' data-ref="_ZN4llvm10LiveStacks11getIntervalEi">getInterval</a>(<a class="local col6 ref" href="#266FI" title='FI' data-ref="266FI">FI</a>);</td></tr>
<tr><th id="1680">1680</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col8 decl" id="268Idx" title='Idx' data-type='llvm::SlotIndex' data-ref="268Idx">Idx</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>);</td></tr>
<tr><th id="1681">1681</th><td></td></tr>
<tr><th id="1682">1682</th><td>      <em>bool</em> <dfn class="local col9 decl" id="269stores" title='stores' data-type='bool' data-ref="269stores">stores</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>();</td></tr>
<tr><th id="1683">1683</th><td>      <em>bool</em> <dfn class="local col0 decl" id="270loads" title='loads' data-type='bool' data-ref="270loads">loads</dfn> = <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>();</td></tr>
<tr><th id="1684">1684</th><td>      <i>// For a memory-to-memory move, we need to check if the frame</i></td></tr>
<tr><th id="1685">1685</th><td><i>      // index is used for storing or loading, by inspecting the</i></td></tr>
<tr><th id="1686">1686</th><td><i>      // memory operands.</i></td></tr>
<tr><th id="1687">1687</th><td>      <b>if</b> (<a class="local col9 ref" href="#269stores" title='stores' data-ref="269stores">stores</a> &amp;&amp; <a class="local col0 ref" href="#270loads" title='loads' data-ref="270loads">loads</a>) {</td></tr>
<tr><th id="1688">1688</th><td>        <b>for</b> (<em>auto</em> *<dfn class="local col1 decl" id="271MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="271MMO">MMO</dfn> : <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()) {</td></tr>
<tr><th id="1689">1689</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue">PseudoSourceValue</a> *<dfn class="local col2 decl" id="272PSV" title='PSV' data-type='const llvm::PseudoSourceValue *' data-ref="272PSV">PSV</dfn> = <a class="local col1 ref" href="#271MMO" title='MMO' data-ref="271MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>();</td></tr>
<tr><th id="1690">1690</th><td>          <b>if</b> (<a class="local col2 ref" href="#272PSV" title='PSV' data-ref="272PSV">PSV</a> == <b>nullptr</b>) <b>continue</b>;</td></tr>
<tr><th id="1691">1691</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a> *<dfn class="local col3 decl" id="273Value" title='Value' data-type='const llvm::FixedStackPseudoSourceValue *' data-ref="273Value">Value</dfn> =</td></tr>
<tr><th id="1692">1692</th><td>            <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col2 ref" href="#272PSV" title='PSV' data-ref="272PSV">PSV</a>);</td></tr>
<tr><th id="1693">1693</th><td>          <b>if</b> (<a class="local col3 ref" href="#273Value" title='Value' data-ref="273Value">Value</a> == <b>nullptr</b>) <b>continue</b>;</td></tr>
<tr><th id="1694">1694</th><td>          <b>if</b> (<a class="local col3 ref" href="#273Value" title='Value' data-ref="273Value">Value</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>() != <a class="local col6 ref" href="#266FI" title='FI' data-ref="266FI">FI</a>) <b>continue</b>;</td></tr>
<tr><th id="1695">1695</th><td></td></tr>
<tr><th id="1696">1696</th><td>          <b>if</b> (<a class="local col1 ref" href="#271MMO" title='MMO' data-ref="271MMO">MMO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>())</td></tr>
<tr><th id="1697">1697</th><td>            <a class="local col0 ref" href="#270loads" title='loads' data-ref="270loads">loads</a> = <b>false</b>;</td></tr>
<tr><th id="1698">1698</th><td>          <b>else</b></td></tr>
<tr><th id="1699">1699</th><td>            <a class="local col9 ref" href="#269stores" title='stores' data-ref="269stores">stores</a> = <b>false</b>;</td></tr>
<tr><th id="1700">1700</th><td>          <b>break</b>;</td></tr>
<tr><th id="1701">1701</th><td>        }</td></tr>
<tr><th id="1702">1702</th><td>        <b>if</b> (<a class="local col0 ref" href="#270loads" title='loads' data-ref="270loads">loads</a> == <a class="local col9 ref" href="#269stores" title='stores' data-ref="269stores">stores</a>)</td></tr>
<tr><th id="1703">1703</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Missing fixed stack memoperand."</q>, <a class="local col7 ref" href="#247MI" title='MI' data-ref="247MI">MI</a>);</td></tr>
<tr><th id="1704">1704</th><td>      }</td></tr>
<tr><th id="1705">1705</th><td>      <b>if</b> (<a class="local col0 ref" href="#270loads" title='loads' data-ref="270loads">loads</a> &amp;&amp; !<a class="local col7 ref" href="#267LI" title='LI' data-ref="267LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="local col8 ref" href="#268Idx" title='Idx' data-ref="268Idx">Idx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<b>true</b>))) {</td></tr>
<tr><th id="1706">1706</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Instruction loads from dead spill slot"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1707">1707</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live stack: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col7 ref" href="#267LI" title='LI' data-ref="267LI">LI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1708">1708</th><td>      }</td></tr>
<tr><th id="1709">1709</th><td>      <b>if</b> (<a class="local col9 ref" href="#269stores" title='stores' data-ref="269stores">stores</a> &amp;&amp; !<a class="local col7 ref" href="#267LI" title='LI' data-ref="267LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE" title='llvm::LiveRange::liveAt' data-ref="_ZNK4llvm9LiveRange6liveAtENS_9SlotIndexE">liveAt</a>(<a class="local col8 ref" href="#268Idx" title='Idx' data-ref="268Idx">Idx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>())) {</td></tr>
<tr><th id="1710">1710</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Instruction stores to dead spill slot"</q>, <a class="local col5 ref" href="#245MO" title='MO' data-ref="245MO">MO</a>, <a class="local col6 ref" href="#246MONum" title='MONum' data-ref="246MONum">MONum</a>);</td></tr>
<tr><th id="1711">1711</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live stack: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col7 ref" href="#267LI" title='LI' data-ref="267LI">LI</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1712">1712</th><td>      }</td></tr>
<tr><th id="1713">1713</th><td>    }</td></tr>
<tr><th id="1714">1714</th><td>    <b>break</b>;</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>  <b>default</b>:</td></tr>
<tr><th id="1717">1717</th><td>    <b>break</b>;</td></tr>
<tr><th id="1718">1718</th><td>  }</td></tr>
<tr><th id="1719">1719</th><td>}</td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtUse' data-type='void (anonymous namespace)::MachineVerifier::checkLivenessAtUse(const llvm::MachineOperand * MO, unsigned int MONum, llvm::SlotIndex UseIdx, const llvm::LiveRange &amp; LR, unsigned int VRegOrUnit, llvm::LaneBitmask LaneMask = LaneBitmask::getNone())' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE">checkLivenessAtUse</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="274MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="274MO">MO</dfn>,</td></tr>
<tr><th id="1722">1722</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="275MONum" title='MONum' data-type='unsigned int' data-ref="275MONum">MONum</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col6 decl" id="276UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="276UseIdx">UseIdx</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col7 decl" id="277LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="277LR">LR</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="278VRegOrUnit" title='VRegOrUnit' data-type='unsigned int' data-ref="278VRegOrUnit">VRegOrUnit</dfn>,</td></tr>
<tr><th id="1723">1723</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="279LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="279LaneMask">LaneMask</dfn>) {</td></tr>
<tr><th id="1724">1724</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col0 decl" id="280LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="280LRQ">LRQ</dfn> = <a class="local col7 ref" href="#277LR" title='LR' data-ref="277LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#276UseIdx" title='UseIdx' data-ref="276UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1725">1725</th><td>  <i>// Check if we have a segment at the use, note however that we only need one</i></td></tr>
<tr><th id="1726">1726</th><td><i>  // live subregister range, the others may be dead.</i></td></tr>
<tr><th id="1727">1727</th><td>  <b>if</b> (!<a class="local col0 ref" href="#280LRQ" title='LRQ' data-ref="280LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>() &amp;&amp; <a class="local col9 ref" href="#279LaneMask" title='LaneMask' data-ref="279LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="1728">1728</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"No live segment at use"</q>, <a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>, <a class="local col5 ref" href="#275MONum" title='MONum' data-ref="275MONum">MONum</a>);</td></tr>
<tr><th id="1729">1729</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</a>(<a class="local col7 ref" href="#277LR" title='LR' data-ref="277LR">LR</a>);</td></tr>
<tr><th id="1730">1730</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</a>(<a class="local col8 ref" href="#278VRegOrUnit" title='VRegOrUnit' data-ref="278VRegOrUnit">VRegOrUnit</a>);</td></tr>
<tr><th id="1731">1731</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE">report_context</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#276UseIdx" title='UseIdx' data-ref="276UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1732">1732</th><td>  }</td></tr>
<tr><th id="1733">1733</th><td>  <b>if</b> (<a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() &amp;&amp; !<a class="local col0 ref" href="#280LRQ" title='LRQ' data-ref="280LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult6isKillEv" title='llvm::LiveQueryResult::isKill' data-ref="_ZNK4llvm15LiveQueryResult6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1734">1734</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Live range continues after kill flag"</q>, <a class="local col4 ref" href="#274MO" title='MO' data-ref="274MO">MO</a>, <a class="local col5 ref" href="#275MONum" title='MONum' data-ref="275MONum">MONum</a>);</td></tr>
<tr><th id="1735">1735</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</a>(<a class="local col7 ref" href="#277LR" title='LR' data-ref="277LR">LR</a>);</td></tr>
<tr><th id="1736">1736</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</a>(<a class="local col8 ref" href="#278VRegOrUnit" title='VRegOrUnit' data-ref="278VRegOrUnit">VRegOrUnit</a>);</td></tr>
<tr><th id="1737">1737</th><td>    <b>if</b> (<a class="local col9 ref" href="#279LaneMask" title='LaneMask' data-ref="279LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="1738">1738</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context_lanemask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE">report_context_lanemask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#279LaneMask" title='LaneMask' data-ref="279LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1739">1739</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE">report_context</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col6 ref" href="#276UseIdx" title='UseIdx' data-ref="276UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1740">1740</th><td>  }</td></tr>
<tr><th id="1741">1741</th><td>}</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtDef' data-type='void (anonymous namespace)::MachineVerifier::checkLivenessAtDef(const llvm::MachineOperand * MO, unsigned int MONum, llvm::SlotIndex DefIdx, const llvm::LiveRange &amp; LR, unsigned int VRegOrUnit, bool SubRangeCheck = false, llvm::LaneBitmask LaneMask = LaneBitmask::getNone())' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE">checkLivenessAtDef</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="281MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="281MO">MO</dfn>,</td></tr>
<tr><th id="1744">1744</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282MONum" title='MONum' data-type='unsigned int' data-ref="282MONum">MONum</dfn>, <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col3 decl" id="283DefIdx" title='DefIdx' data-type='llvm::SlotIndex' data-ref="283DefIdx">DefIdx</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col4 decl" id="284LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="284LR">LR</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="285VRegOrUnit" title='VRegOrUnit' data-type='unsigned int' data-ref="285VRegOrUnit">VRegOrUnit</dfn>,</td></tr>
<tr><th id="1745">1745</th><td>    <em>bool</em> <dfn class="local col6 decl" id="286SubRangeCheck" title='SubRangeCheck' data-type='bool' data-ref="286SubRangeCheck">SubRangeCheck</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="287LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="287LaneMask">LaneMask</dfn>) {</td></tr>
<tr><th id="1746">1746</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col8 decl" id="288VNI" title='VNI' data-type='const llvm::VNInfo *' data-ref="288VNI"><a class="local col8 ref" href="#288VNI" title='VNI' data-ref="288VNI">VNI</a></dfn> = <a class="local col4 ref" href="#284LR" title='LR' data-ref="284LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#283DefIdx" title='DefIdx' data-ref="283DefIdx">DefIdx</a>)) {</td></tr>
<tr><th id="1747">1747</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VNI &amp;&amp; &quot;NULL valno is not allowed&quot;) ? void (0) : __assert_fail (&quot;VNI &amp;&amp; \&quot;NULL valno is not allowed\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 1747, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#288VNI" title='VNI' data-ref="288VNI">VNI</a> &amp;&amp; <q>"NULL valno is not allowed"</q>);</td></tr>
<tr><th id="1748">1748</th><td>    <b>if</b> (<a class="local col8 ref" href="#288VNI" title='VNI' data-ref="288VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#283DefIdx" title='DefIdx' data-ref="283DefIdx">DefIdx</a>) {</td></tr>
<tr><th id="1749">1749</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Inconsistent valno-&gt;def"</q>, <a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO">MO</a>, <a class="local col2 ref" href="#282MONum" title='MONum' data-ref="282MONum">MONum</a>);</td></tr>
<tr><th id="1750">1750</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</a>(<a class="local col4 ref" href="#284LR" title='LR' data-ref="284LR">LR</a>);</td></tr>
<tr><th id="1751">1751</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</a>(<a class="local col5 ref" href="#285VRegOrUnit" title='VRegOrUnit' data-ref="285VRegOrUnit">VRegOrUnit</a>);</td></tr>
<tr><th id="1752">1752</th><td>      <b>if</b> (<a class="local col7 ref" href="#287LaneMask" title='LaneMask' data-ref="287LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="1753">1753</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context_lanemask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE">report_context_lanemask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#287LaneMask" title='LaneMask' data-ref="287LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1754">1754</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col8 ref" href="#288VNI" title='VNI' data-ref="288VNI">VNI</a>);</td></tr>
<tr><th id="1755">1755</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE">report_context</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#283DefIdx" title='DefIdx' data-ref="283DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1756">1756</th><td>    }</td></tr>
<tr><th id="1757">1757</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1758">1758</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"No live segment at def"</q>, <a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO">MO</a>, <a class="local col2 ref" href="#282MONum" title='MONum' data-ref="282MONum">MONum</a>);</td></tr>
<tr><th id="1759">1759</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</a>(<a class="local col4 ref" href="#284LR" title='LR' data-ref="284LR">LR</a>);</td></tr>
<tr><th id="1760">1760</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</a>(<a class="local col5 ref" href="#285VRegOrUnit" title='VRegOrUnit' data-ref="285VRegOrUnit">VRegOrUnit</a>);</td></tr>
<tr><th id="1761">1761</th><td>    <b>if</b> (<a class="local col7 ref" href="#287LaneMask" title='LaneMask' data-ref="287LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="1762">1762</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context_lanemask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE">report_context_lanemask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#287LaneMask" title='LaneMask' data-ref="287LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1763">1763</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE">report_context</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#283DefIdx" title='DefIdx' data-ref="283DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1764">1764</th><td>  }</td></tr>
<tr><th id="1765">1765</th><td>  <i>// Check that, if the dead def flag is present, LiveInts agree.</i></td></tr>
<tr><th id="1766">1766</th><td>  <b>if</b> (<a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1767">1767</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col9 decl" id="289LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="289LRQ">LRQ</dfn> = <a class="local col4 ref" href="#284LR" title='LR' data-ref="284LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#283DefIdx" title='DefIdx' data-ref="283DefIdx">DefIdx</a>);</td></tr>
<tr><th id="1768">1768</th><td>    <b>if</b> (!<a class="local col9 ref" href="#289LRQ" title='LRQ' data-ref="289LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult9isDeadDefEv" title='llvm::LiveQueryResult::isDeadDef' data-ref="_ZNK4llvm15LiveQueryResult9isDeadDefEv">isDeadDef</a>()) {</td></tr>
<tr><th id="1769">1769</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(VRegOrUnit) &amp;&amp; &quot;Expecting a virtual register.&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(VRegOrUnit) &amp;&amp; \&quot;Expecting a virtual register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 1770, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#285VRegOrUnit" title='VRegOrUnit' data-ref="285VRegOrUnit">VRegOrUnit</a>) &amp;&amp;</td></tr>
<tr><th id="1770">1770</th><td>             <q>"Expecting a virtual register."</q>);</td></tr>
<tr><th id="1771">1771</th><td>      <i>// A dead subreg def only tells us that the specific subreg is dead. There</i></td></tr>
<tr><th id="1772">1772</th><td><i>      // could be other non-dead defs of other subregs, or we could have other</i></td></tr>
<tr><th id="1773">1773</th><td><i>      // parts of the register being live through the instruction. So unless we</i></td></tr>
<tr><th id="1774">1774</th><td><i>      // are checking liveness for a subrange it is ok for the live range to</i></td></tr>
<tr><th id="1775">1775</th><td><i>      // continue, given that we have a dead def of a subregister.</i></td></tr>
<tr><th id="1776">1776</th><td>      <b>if</b> (<a class="local col6 ref" href="#286SubRangeCheck" title='SubRangeCheck' data-ref="286SubRangeCheck">SubRangeCheck</a> || <a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="1777">1777</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Live range continues after dead def flag"</q>, <a class="local col1 ref" href="#281MO" title='MO' data-ref="281MO">MO</a>, <a class="local col2 ref" href="#282MONum" title='MONum' data-ref="282MONum">MONum</a>);</td></tr>
<tr><th id="1778">1778</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE" title='(anonymous namespace)::MachineVerifier::report_context_liverange' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier24report_context_liverangeERKN4llvm9LiveRangeE">report_context_liverange</a>(<a class="local col4 ref" href="#284LR" title='LR' data-ref="284LR">LR</a>);</td></tr>
<tr><th id="1779">1779</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg_regunit' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier27report_context_vreg_regunitEj">report_context_vreg_regunit</a>(<a class="local col5 ref" href="#285VRegOrUnit" title='VRegOrUnit' data-ref="285VRegOrUnit">VRegOrUnit</a>);</td></tr>
<tr><th id="1780">1780</th><td>        <b>if</b> (<a class="local col7 ref" href="#287LaneMask" title='LaneMask' data-ref="287LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="1781">1781</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context_lanemask' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE">report_context_lanemask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#287LaneMask" title='LaneMask' data-ref="287LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1782">1782</th><td>      }</td></tr>
<tr><th id="1783">1783</th><td>    }</td></tr>
<tr><th id="1784">1784</th><td>  }</td></tr>
<tr><th id="1785">1785</th><td>}</td></tr>
<tr><th id="1786">1786</th><td></td></tr>
<tr><th id="1787">1787</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj" title='(anonymous namespace)::MachineVerifier::checkLiveness' data-type='void (anonymous namespace)::MachineVerifier::checkLiveness(const llvm::MachineOperand * MO, unsigned int MONum)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj">checkLiveness</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="290MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="290MO">MO</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="291MONum" title='MONum' data-type='unsigned int' data-ref="291MONum">MONum</dfn>) {</td></tr>
<tr><th id="1788">1788</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="292MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="292MI">MI</dfn> = <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="1789">1789</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="293Reg" title='Reg' data-type='const unsigned int' data-ref="293Reg">Reg</dfn> = <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td>  <i>// Both use and def operands can read a register.</i></td></tr>
<tr><th id="1792">1792</th><td>  <b>if</b> (<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>()) {</td></tr>
<tr><th id="1793">1793</th><td>    <b>if</b> (<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="1794">1794</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj" title='(anonymous namespace)::MachineVerifier::addRegWithSubRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj">addRegWithSubRegs</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsKilled" title='(anonymous namespace)::MachineVerifier::regsKilled' data-use='a' data-ref="(anonymousnamespace)::MachineVerifier::regsKilled">regsKilled</a></span>, <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>    <i>// Check that LiveVars knows this kill.</i></td></tr>
<tr><th id="1797">1797</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</a> &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1798">1798</th><td>        <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="1799">1799</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col4 decl" id="294VI" title='VI' data-type='LiveVariables::VarInfo &amp;' data-ref="294VI">VI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1800">1800</th><td>      <b>if</b> (!<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col4 ref" href="#294VI" title='VI' data-ref="294VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills">Kills</a></span>, <a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>))</td></tr>
<tr><th id="1801">1801</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Kill missing from LiveVariables"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1802">1802</th><td>    }</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>    <i>// Check LiveInts liveness and kill.</i></td></tr>
<tr><th id="1805">1805</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE" title='llvm::LiveIntervals::isNotInMIMap' data-ref="_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE">isNotInMIMap</a>(*<a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>)) {</td></tr>
<tr><th id="1806">1806</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="295UseIdx" title='UseIdx' data-type='llvm::SlotIndex' data-ref="295UseIdx">UseIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>);</td></tr>
<tr><th id="1807">1807</th><td>      <i>// Check the cached regunit intervals.</i></td></tr>
<tr><th id="1808">1808</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>) &amp;&amp; !<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier10isReservedEj" title='(anonymous namespace)::MachineVerifier::isReserved' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1809">1809</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col6 decl" id="296Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="296Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>); <a class="local col6 ref" href="#296Units" title='Units' data-ref="296Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col6 ref" href="#296Units" title='Units' data-ref="296Units">Units</a>) {</td></tr>
<tr><th id="1810">1810</th><td>          <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj" title='llvm::MachineRegisterInfo::isReservedRegUnit' data-ref="_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj">isReservedRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#296Units" title='Units' data-ref="296Units">Units</a>))</td></tr>
<tr><th id="1811">1811</th><td>            <b>continue</b>;</td></tr>
<tr><th id="1812">1812</th><td>          <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="local col7 decl" id="297LR" title='LR' data-type='const llvm::LiveRange *' data-ref="297LR"><a class="local col7 ref" href="#297LR" title='LR' data-ref="297LR">LR</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals16getCachedRegUnitEj" title='llvm::LiveIntervals::getCachedRegUnit' data-ref="_ZN4llvm13LiveIntervals16getCachedRegUnitEj">getCachedRegUnit</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#296Units" title='Units' data-ref="296Units">Units</a>))</td></tr>
<tr><th id="1813">1813</th><td>            <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtUse' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE">checkLivenessAtUse</a>(<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#295UseIdx" title='UseIdx' data-ref="295UseIdx">UseIdx</a>, *<a class="local col7 ref" href="#297LR" title='LR' data-ref="297LR">LR</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col6 ref" href="#296Units" title='Units' data-ref="296Units">Units</a>);</td></tr>
<tr><th id="1814">1814</th><td>        }</td></tr>
<tr><th id="1815">1815</th><td>      }</td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1818">1818</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1819">1819</th><td>          <i>// This is a virtual register interval.</i></td></tr>
<tr><th id="1820">1820</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="298LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="298LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1821">1821</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtUse' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE">checkLivenessAtUse</a>(<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#295UseIdx" title='UseIdx' data-ref="295UseIdx">UseIdx</a>, <a class="local col8 ref" href="#298LI" title='LI' data-ref="298LI">LI</a>, <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1822">1822</th><td></td></tr>
<tr><th id="1823">1823</th><td>          <b>if</b> (<a class="local col8 ref" href="#298LI" title='LI' data-ref="298LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>() &amp;&amp; !<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1824">1824</th><td>            <em>unsigned</em> <dfn class="local col9 decl" id="299SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="299SubRegIdx">SubRegIdx</dfn> = <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1825">1825</th><td>            <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="300MOMask" title='MOMask' data-type='llvm::LaneBitmask' data-ref="300MOMask">MOMask</dfn> = <a class="local col9 ref" href="#299SubRegIdx" title='SubRegIdx' data-ref="299SubRegIdx">SubRegIdx</a> != <var>0</var></td></tr>
<tr><th id="1826">1826</th><td>                               ? <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col9 ref" href="#299SubRegIdx" title='SubRegIdx' data-ref="299SubRegIdx">SubRegIdx</a>)</td></tr>
<tr><th id="1827">1827</th><td>                               : <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1828">1828</th><td>            <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col1 decl" id="301LiveInMask" title='LiveInMask' data-type='llvm::LaneBitmask' data-ref="301LiveInMask">LiveInMask</dfn>;</td></tr>
<tr><th id="1829">1829</th><td>            <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col2 decl" id="302SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="302SR">SR</dfn> : <a class="local col8 ref" href="#298LI" title='LI' data-ref="298LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1830">1830</th><td>              <b>if</b> ((<a class="local col0 ref" href="#300MOMask" title='MOMask' data-ref="300MOMask">MOMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#302SR" title='SR' data-ref="302SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1831">1831</th><td>                <b>continue</b>;</td></tr>
<tr><th id="1832">1832</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtUse' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE">checkLivenessAtUse</a>(<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#295UseIdx" title='UseIdx' data-ref="295UseIdx">UseIdx</a>, <a class="local col2 ref" href="#302SR" title='SR' data-ref="302SR">SR</a>, <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#302SR" title='SR' data-ref="302SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1833">1833</th><td>              <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveQueryResult" title='llvm::LiveQueryResult' data-ref="llvm::LiveQueryResult">LiveQueryResult</a> <dfn class="local col3 decl" id="303LRQ" title='LRQ' data-type='llvm::LiveQueryResult' data-ref="303LRQ">LRQ</dfn> = <a class="local col2 ref" href="#302SR" title='SR' data-ref="302SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE" title='llvm::LiveRange::Query' data-ref="_ZNK4llvm9LiveRange5QueryENS_9SlotIndexE">Query</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#295UseIdx" title='UseIdx' data-ref="295UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1834">1834</th><td>              <b>if</b> (<a class="local col3 ref" href="#303LRQ" title='LRQ' data-ref="303LRQ">LRQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm15LiveQueryResult7valueInEv" title='llvm::LiveQueryResult::valueIn' data-ref="_ZNK4llvm15LiveQueryResult7valueInEv">valueIn</a>())</td></tr>
<tr><th id="1835">1835</th><td>                <a class="local col1 ref" href="#301LiveInMask" title='LiveInMask' data-ref="301LiveInMask">LiveInMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#302SR" title='SR' data-ref="302SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="1836">1836</th><td>            }</td></tr>
<tr><th id="1837">1837</th><td>            <i>// At least parts of the register has to be live at the use.</i></td></tr>
<tr><th id="1838">1838</th><td>            <b>if</b> ((<a class="local col1 ref" href="#301LiveInMask" title='LiveInMask' data-ref="301LiveInMask">LiveInMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col0 ref" href="#300MOMask" title='MOMask' data-ref="300MOMask">MOMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="1839">1839</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"No live subrange at use"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1840">1840</th><td>              <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE">report_context</a>(<a class="local col8 ref" href="#298LI" title='LI' data-ref="298LI">LI</a>);</td></tr>
<tr><th id="1841">1841</th><td>              <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextEN4llvm9SlotIndexE">report_context</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#295UseIdx" title='UseIdx' data-ref="295UseIdx">UseIdx</a>);</td></tr>
<tr><th id="1842">1842</th><td>            }</td></tr>
<tr><th id="1843">1843</th><td>          }</td></tr>
<tr><th id="1844">1844</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1845">1845</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Virtual register has no live interval"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1846">1846</th><td>        }</td></tr>
<tr><th id="1847">1847</th><td>      }</td></tr>
<tr><th id="1848">1848</th><td>    }</td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td>    <i>// Use of a dead register.</i></td></tr>
<tr><th id="1851">1851</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1852">1852</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1853">1853</th><td>        <i>// Reserved registers may be used even when 'dead'.</i></td></tr>
<tr><th id="1854">1854</th><td>        <em>bool</em> <dfn class="local col4 decl" id="304Bad" title='Bad' data-type='bool' data-ref="304Bad">Bad</dfn> = !<a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier10isReservedEj" title='(anonymous namespace)::MachineVerifier::isReserved' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier10isReservedEj">isReserved</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1855">1855</th><td>        <i>// We are fine if just any subregister has a defined value.</i></td></tr>
<tr><th id="1856">1856</th><td>        <b>if</b> (<a class="local col4 ref" href="#304Bad" title='Bad' data-ref="304Bad">Bad</a>) {</td></tr>
<tr><th id="1857">1857</th><td>          <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col5 decl" id="305SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="305SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>); <a class="local col5 ref" href="#305SubRegs" title='SubRegs' data-ref="305SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="1858">1858</th><td>               <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col5 ref" href="#305SubRegs" title='SubRegs' data-ref="305SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="1859">1859</th><td>            <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col5 ref" href="#305SubRegs" title='SubRegs' data-ref="305SubRegs">SubRegs</a>)) {</td></tr>
<tr><th id="1860">1860</th><td>              <a class="local col4 ref" href="#304Bad" title='Bad' data-ref="304Bad">Bad</a> = <b>false</b>;</td></tr>
<tr><th id="1861">1861</th><td>              <b>break</b>;</td></tr>
<tr><th id="1862">1862</th><td>            }</td></tr>
<tr><th id="1863">1863</th><td>          }</td></tr>
<tr><th id="1864">1864</th><td>        }</td></tr>
<tr><th id="1865">1865</th><td>        <i>// If there is an additional implicit-use of a super register we stop</i></td></tr>
<tr><th id="1866">1866</th><td><i>        // here. By definition we are fine if the super register is not</i></td></tr>
<tr><th id="1867">1867</th><td><i>        // (completely) dead, if the complete super register is dead we will</i></td></tr>
<tr><th id="1868">1868</th><td><i>        // get a report for its operand.</i></td></tr>
<tr><th id="1869">1869</th><td>        <b>if</b> (<a class="local col4 ref" href="#304Bad" title='Bad' data-ref="304Bad">Bad</a>) {</td></tr>
<tr><th id="1870">1870</th><td>          <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="306MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="306MOP">MOP</dfn> : <a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="1871">1871</th><td>            <b>if</b> (!<a class="local col6 ref" href="#306MOP" title='MOP' data-ref="306MOP">MOP</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#306MOP" title='MOP' data-ref="306MOP">MOP</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="1872">1872</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1873">1873</th><td></td></tr>
<tr><th id="1874">1874</th><td>            <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col6 ref" href="#306MOP" title='MOP' data-ref="306MOP">MOP</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1875">1875</th><td>              <b>continue</b>;</td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td>            <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col7 decl" id="307SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="307SubRegs">SubRegs</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col6 ref" href="#306MOP" title='MOP' data-ref="306MOP">MOP</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>); <a class="local col7 ref" href="#307SubRegs" title='SubRegs' data-ref="307SubRegs">SubRegs</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="1878">1878</th><td>                 <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#307SubRegs" title='SubRegs' data-ref="307SubRegs">SubRegs</a>) {</td></tr>
<tr><th id="1879">1879</th><td>              <b>if</b> (<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#307SubRegs" title='SubRegs' data-ref="307SubRegs">SubRegs</a> == <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>) {</td></tr>
<tr><th id="1880">1880</th><td>                <a class="local col4 ref" href="#304Bad" title='Bad' data-ref="304Bad">Bad</a> = <b>false</b>;</td></tr>
<tr><th id="1881">1881</th><td>                <b>break</b>;</td></tr>
<tr><th id="1882">1882</th><td>              }</td></tr>
<tr><th id="1883">1883</th><td>            }</td></tr>
<tr><th id="1884">1884</th><td>          }</td></tr>
<tr><th id="1885">1885</th><td>        }</td></tr>
<tr><th id="1886">1886</th><td>        <b>if</b> (<a class="local col4 ref" href="#304Bad" title='Bad' data-ref="304Bad">Bad</a>)</td></tr>
<tr><th id="1887">1887</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Using an undefined physical register"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1888">1888</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_emptyEj" title='llvm::MachineRegisterInfo::def_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9def_emptyEj">def_empty</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1889">1889</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Reading virtual register without a def"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1890">1890</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1891">1891</th><td>        <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col8 decl" id="308MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="308MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()]</a>;</td></tr>
<tr><th id="1892">1892</th><td>        <i>// We don't know which virtual registers are live in, so only complain</i></td></tr>
<tr><th id="1893">1893</th><td><i>        // if vreg was killed in this MBB. Otherwise keep track of vregs that</i></td></tr>
<tr><th id="1894">1894</th><td><i>        // must be live in. PHI instructions are handled separately.</i></td></tr>
<tr><th id="1895">1895</th><td>        <b>if</b> (<a class="local col8 ref" href="#308MInfo" title='MInfo' data-ref="308MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled" title='(anonymous namespace)::MachineVerifier::BBInfo::regsKilled' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled">regsKilled</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>))</td></tr>
<tr><th id="1896">1896</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Using a killed virtual register"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1897">1897</th><td>        <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1898">1898</th><td>          <a class="local col8 ref" href="#308MInfo" title='MInfo' data-ref="308MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsLiveIn' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn">vregsLiveIn</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>, <span class='refarg'><a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a></span>));</td></tr>
<tr><th id="1899">1899</th><td>      }</td></tr>
<tr><th id="1900">1900</th><td>    }</td></tr>
<tr><th id="1901">1901</th><td>  }</td></tr>
<tr><th id="1902">1902</th><td></td></tr>
<tr><th id="1903">1903</th><td>  <b>if</b> (<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1904">1904</th><td>    <i>// Register defined.</i></td></tr>
<tr><th id="1905">1905</th><td><i>    // TODO: verify that earlyclobber ops are not used.</i></td></tr>
<tr><th id="1906">1906</th><td>    <b>if</b> (<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1907">1907</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj" title='(anonymous namespace)::MachineVerifier::addRegWithSubRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj">addRegWithSubRegs</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDead" title='(anonymous namespace)::MachineVerifier::regsDead' data-use='a' data-ref="(anonymousnamespace)::MachineVerifier::regsDead">regsDead</a></span>, <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1908">1908</th><td>    <b>else</b></td></tr>
<tr><th id="1909">1909</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj" title='(anonymous namespace)::MachineVerifier::addRegWithSubRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier17addRegWithSubRegsERN4llvm11SmallVectorIjLj16EEEj">addRegWithSubRegs</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDefined" title='(anonymous namespace)::MachineVerifier::regsDefined' data-use='a' data-ref="(anonymousnamespace)::MachineVerifier::regsDefined">regsDefined</a></span>, <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td>    <i>// Verify SSA form.</i></td></tr>
<tr><th id="1912">1912</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="1913">1913</th><td>        <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratorneERKNS0_20defusechain_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo7def_endEv" title='llvm::MachineRegisterInfo::def_end' data-ref="_ZN4llvm19MachineRegisterInfo7def_endEv">def_end</a>())</td></tr>
<tr><th id="1914">1914</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Multiple virtual register defs in SSA form"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>    <i>// Check LiveInts for a live segment, but only for virtual registers.</i></td></tr>
<tr><th id="1917">1917</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE" title='llvm::LiveIntervals::isNotInMIMap' data-ref="_ZNK4llvm13LiveIntervals12isNotInMIMapERKNS_12MachineInstrE">isNotInMIMap</a>(*<a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>)) {</td></tr>
<tr><th id="1918">1918</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col9 decl" id="309DefIdx" title='DefIdx' data-type='llvm::SlotIndex' data-ref="309DefIdx">DefIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE" title='llvm::LiveIntervals::getInstructionIndex' data-ref="_ZNK4llvm13LiveIntervals19getInstructionIndexERKNS_12MachineInstrE">getInstructionIndex</a>(*<a class="local col2 ref" href="#292MI" title='MI' data-ref="292MI">MI</a>);</td></tr>
<tr><th id="1919">1919</th><td>      <a class="local col9 ref" href="#309DefIdx" title='DefIdx' data-ref="309DefIdx">DefIdx</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSEOS0_">=</a> <a class="local col9 ref" href="#309DefIdx" title='DefIdx' data-ref="309DefIdx">DefIdx</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10getRegSlotEb" title='llvm::SlotIndex::getRegSlot' data-ref="_ZNK4llvm9SlotIndex10getRegSlotEb">getRegSlot</a>(<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>());</td></tr>
<tr><th id="1920">1920</th><td></td></tr>
<tr><th id="1921">1921</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1922">1922</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>)) {</td></tr>
<tr><th id="1923">1923</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="310LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="310LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1924">1924</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtDef' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE">checkLivenessAtDef</a>(<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#309DefIdx" title='DefIdx' data-ref="309DefIdx">DefIdx</a>, <a class="local col0 ref" href="#310LI" title='LI' data-ref="310LI">LI</a>, <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td>          <b>if</b> (<a class="local col0 ref" href="#310LI" title='LI' data-ref="310LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval12hasSubRangesEv" title='llvm::LiveInterval::hasSubRanges' data-ref="_ZNK4llvm12LiveInterval12hasSubRangesEv">hasSubRanges</a>()) {</td></tr>
<tr><th id="1927">1927</th><td>            <em>unsigned</em> <dfn class="local col1 decl" id="311SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="311SubRegIdx">SubRegIdx</dfn> = <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1928">1928</th><td>            <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col2 decl" id="312MOMask" title='MOMask' data-type='llvm::LaneBitmask' data-ref="312MOMask">MOMask</dfn> = <a class="local col1 ref" href="#311SubRegIdx" title='SubRegIdx' data-ref="311SubRegIdx">SubRegIdx</a> != <var>0</var></td></tr>
<tr><th id="1929">1929</th><td>              ? <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col1 ref" href="#311SubRegIdx" title='SubRegIdx' data-ref="311SubRegIdx">SubRegIdx</a>)</td></tr>
<tr><th id="1930">1930</th><td>              : <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>);</td></tr>
<tr><th id="1931">1931</th><td>            <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col3 decl" id="313SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="313SR">SR</dfn> : <a class="local col0 ref" href="#310LI" title='LI' data-ref="310LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="1932">1932</th><td>              <b>if</b> ((<a class="local col3 ref" href="#313SR" title='SR' data-ref="313SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#312MOMask" title='MOMask' data-ref="312MOMask">MOMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="1933">1933</th><td>                <b>continue</b>;</td></tr>
<tr><th id="1934">1934</th><td>              <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::checkLivenessAtDef' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE">checkLivenessAtDef</a>(<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#309DefIdx" title='DefIdx' data-ref="309DefIdx">DefIdx</a>, <a class="local col3 ref" href="#313SR" title='SR' data-ref="313SR">SR</a>, <a class="local col3 ref" href="#293Reg" title='Reg' data-ref="293Reg">Reg</a>, <b>true</b>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#313SR" title='SR' data-ref="313SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="1935">1935</th><td>            }</td></tr>
<tr><th id="1936">1936</th><td>          }</td></tr>
<tr><th id="1937">1937</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1938">1938</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Virtual register has no Live interval"</q>, <a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO">MO</a>, <a class="local col1 ref" href="#291MONum" title='MONum' data-ref="291MONum">MONum</a>);</td></tr>
<tr><th id="1939">1939</th><td>        }</td></tr>
<tr><th id="1940">1940</th><td>      }</td></tr>
<tr><th id="1941">1941</th><td>    }</td></tr>
<tr><th id="1942">1942</th><td>  }</td></tr>
<tr><th id="1943">1943</th><td>}</td></tr>
<tr><th id="1944">1944</th><td></td></tr>
<tr><th id="1945">1945</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier22visitMachineInstrAfterEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineInstrAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineInstrAfter(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier22visitMachineInstrAfterEPKN4llvm12MachineInstrE">visitMachineInstrAfter</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="314MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="314MI">MI</dfn>) {}</td></tr>
<tr><th id="1946">1946</th><td></td></tr>
<tr><th id="1947">1947</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">// This function gets called after visiting all instructions in a bundle. The</i></td></tr>
<tr><th id="1948">1948</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">// argument points to the bundle header.</i></td></tr>
<tr><th id="1949">1949</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">// Normal stand-alone instructions are also considered 'bundles', and this</i></td></tr>
<tr><th id="1950">1950</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">// function is called for all of them.</i></td></tr>
<tr><th id="1951">1951</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::visitMachineBundleAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBundleAfter(const llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier23visitMachineBundleAfterEPKN4llvm12MachineInstrE">visitMachineBundleAfter</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="315MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="315MI">MI</dfn>) {</td></tr>
<tr><th id="1952">1952</th><td>  <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col6 decl" id="316MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="316MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#315MI" title='MI' data-ref="315MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()]</a>;</td></tr>
<tr><th id="1953">1953</th><td>  <a class="ref" href="../../include/llvm/ADT/SetOperations.h.html#_ZN4llvm9set_unionERT_RKT0_" title='llvm::set_union' data-ref="_ZN4llvm9set_unionERT_RKT0_">set_union</a>(<span class='refarg'><a class="local col6 ref" href="#316MInfo" title='MInfo' data-ref="316MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled" title='(anonymous namespace)::MachineVerifier::BBInfo::regsKilled' data-use='a' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled">regsKilled</a></span>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsKilled" title='(anonymous namespace)::MachineVerifier::regsKilled' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::regsKilled">regsKilled</a>);</td></tr>
<tr><th id="1954">1954</th><td>  <a class="ref" href="../../include/llvm/ADT/SetOperations.h.html#_ZN4llvm12set_subtractERT_RKT0_" title='llvm::set_subtract' data-ref="_ZN4llvm12set_subtractERT_RKT0_">set_subtract</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='a' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a></span>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsKilled" title='(anonymous namespace)::MachineVerifier::regsKilled' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::regsKilled">regsKilled</a>); <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsKilled" title='(anonymous namespace)::MachineVerifier::regsKilled' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsKilled">regsKilled</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1955">1955</th><td>  <i>// Kill any masked registers.</i></td></tr>
<tr><th id="1956">1956</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regMasks" title='(anonymous namespace)::MachineVerifier::regMasks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regMasks">regMasks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1957">1957</th><td>    <em>const</em> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col7 decl" id="317Mask" title='Mask' data-type='const uint32_t *' data-ref="317Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regMasks" title='(anonymous namespace)::MachineVerifier::regMasks' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regMasks">regMasks</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1958">1958</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a>::<a class="typedef" href="../../include/llvm/ADT/DenseSet.h.html#llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa15625983" title='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::iterator' data-type='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::Iterator' data-ref="llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa15625983">iterator</a> <dfn class="local col8 decl" id="318I" title='I' data-type='RegSet::iterator' data-ref="318I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5beginEv" title='llvm::detail::DenseSetImpl::begin' data-ref="_ZN4llvm6detail12DenseSetImpl5beginEv">begin</a>(), <dfn class="local col9 decl" id="319E" title='E' data-type='RegSet::iterator' data-ref="319E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl3endEv" title='llvm::detail::DenseSetImpl::end' data-ref="_ZN4llvm6detail12DenseSetImpl3endEv">end</a>(); <a class="local col8 ref" href="#318I" title='I' data-ref="318I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl8IteratorneERKNS1_13ConstIteratorE" title='llvm::detail::DenseSetImpl::Iterator::operator!=' data-ref="_ZNK4llvm6detail12DenseSetImpl8IteratorneERKNS1_13ConstIteratorE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl13ConstIteratorC1ERKNS1_8IteratorE" title='llvm::detail::DenseSetImpl::ConstIterator::ConstIterator' data-ref="_ZN4llvm6detail12DenseSetImpl13ConstIteratorC1ERKNS1_8IteratorE"></a><a class="local col9 ref" href="#319E" title='E' data-ref="319E">E</a>; <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratorppEv" title='llvm::detail::DenseSetImpl::Iterator::operator++' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratorppEv">++</a><a class="local col8 ref" href="#318I" title='I' data-ref="318I">I</a>)</td></tr>
<tr><th id="1959">1959</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratordeEv" title='llvm::detail::DenseSetImpl::Iterator::operator*' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratordeEv">*</a><a class="local col8 ref" href="#318I" title='I' data-ref="318I">I</a>) &amp;&amp;</td></tr>
<tr><th id="1960">1960</th><td>          <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col7 ref" href="#317Mask" title='Mask' data-ref="317Mask">Mask</a>, <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratordeEv" title='llvm::detail::DenseSetImpl::Iterator::operator*' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratordeEv">*</a><a class="local col8 ref" href="#318I" title='I' data-ref="318I">I</a>))</td></tr>
<tr><th id="1961">1961</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDead" title='(anonymous namespace)::MachineVerifier::regsDead' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsDead">regsDead</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratordeEv" title='llvm::detail::DenseSetImpl::Iterator::operator*' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratordeEv">*</a><a class="local col8 ref" href="#318I" title='I' data-ref="318I">I</a>);</td></tr>
<tr><th id="1962">1962</th><td>  }</td></tr>
<tr><th id="1963">1963</th><td>  <a class="ref" href="../../include/llvm/ADT/SetOperations.h.html#_ZN4llvm12set_subtractERT_RKT0_" title='llvm::set_subtract' data-ref="_ZN4llvm12set_subtractERT_RKT0_">set_subtract</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='a' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a></span>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDead" title='(anonymous namespace)::MachineVerifier::regsDead' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::regsDead">regsDead</a>);   <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDead" title='(anonymous namespace)::MachineVerifier::regsDead' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsDead">regsDead</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1964">1964</th><td>  <a class="ref" href="../../include/llvm/ADT/SetOperations.h.html#_ZN4llvm9set_unionERT_RKT0_" title='llvm::set_union' data-ref="_ZN4llvm9set_unionERT_RKT0_">set_union</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='a' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a></span>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDefined" title='(anonymous namespace)::MachineVerifier::regsDefined' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::regsDefined">regsDefined</a>);   <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsDefined" title='(anonymous namespace)::MachineVerifier::regsDefined' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsDefined">regsDefined</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1965">1965</th><td>}</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td><em>void</em></td></tr>
<tr><th id="1968">1968</th><td><a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier27visitMachineBasicBlockAfterEPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::visitMachineBasicBlockAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineBasicBlockAfter(const llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier27visitMachineBasicBlockAfterEPKN4llvm17MachineBasicBlockE">visitMachineBasicBlockAfter</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="320MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="320MBB">MBB</dfn>) {</td></tr>
<tr><th id="1969">1969</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#320MBB" title='MBB' data-ref="320MBB">MBB</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut" title='(anonymous namespace)::MachineVerifier::BBInfo::regsLiveOut' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">regsLiveOut</a> <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#249" title='llvm::DenseSet&lt;unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::operator=' data-ref="_ZN4llvm8DenseSetIjNS_12DenseMapInfoIjEEEaSERKS3_">=</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>;</td></tr>
<tr><th id="1970">1970</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::regsLive" title='(anonymous namespace)::MachineVerifier::regsLive' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::regsLive">regsLive</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1971">1971</th><td></td></tr>
<tr><th id="1972">1972</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>) {</td></tr>
<tr><th id="1973">1973</th><td>    <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col1 decl" id="321stop" title='stop' data-type='llvm::SlotIndex' data-ref="321stop">stop</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::SlotIndexes::getMBBEndIdx' data-ref="_ZNK4llvm11SlotIndexes12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col0 ref" href="#320MBB" title='MBB' data-ref="320MBB">MBB</a>);</td></tr>
<tr><th id="1974">1974</th><td>    <b>if</b> (!(<a class="local col1 ref" href="#321stop" title='stop' data-ref="321stop">stop</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexgtES0_" title='llvm::SlotIndex::operator&gt;' data-ref="_ZNK4llvm9SlotIndexgtES0_">&gt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a>)) {</td></tr>
<tr><th id="1975">1975</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Block ends before last instruction index"</q>, <a class="local col0 ref" href="#320MBB" title='MBB' data-ref="320MBB">MBB</a>);</td></tr>
<tr><th id="1976">1976</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Block ends at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col1 ref" href="#321stop" title='stop' data-ref="321stop">stop</a></td></tr>
<tr><th id="1977">1977</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" last instruction was at "</q> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1978">1978</th><td>    }</td></tr>
<tr><th id="1979">1979</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::lastIndex" title='(anonymous namespace)::MachineVerifier::lastIndex' data-use='w' data-ref="(anonymousnamespace)::MachineVerifier::lastIndex">lastIndex</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::operator=' data-ref="_ZN4llvm9SlotIndexaSERKS0_">=</a> <a class="local col1 ref" href="#321stop" title='stop' data-ref="321stop">stop</a>;</td></tr>
<tr><th id="1980">1980</th><td>  }</td></tr>
<tr><th id="1981">1981</th><td>}</td></tr>
<tr><th id="1982">1982</th><td></td></tr>
<tr><th id="1983">1983</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv">// Calculate the largest possible vregsPassed sets. These are the registers that</i></td></tr>
<tr><th id="1984">1984</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv">// can pass through an MBB live, but may not be live every time. It is assumed</i></td></tr>
<tr><th id="1985">1985</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv">// that all vregsPassed sets are empty before the call.</i></td></tr>
<tr><th id="1986">1986</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv" title='(anonymous namespace)::MachineVerifier::calcRegsPassed' data-type='void (anonymous namespace)::MachineVerifier::calcRegsPassed()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv">calcRegsPassed</dfn>() {</td></tr>
<tr><th id="1987">1987</th><td>  <i>// First push live-out regs to successors' vregsPassed. Remember the MBBs that</i></td></tr>
<tr><th id="1988">1988</th><td><i>  // have any vregsPassed.</i></td></tr>
<tr><th id="1989">1989</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col2 decl" id="322todo" title='todo' data-type='SmallPtrSet&lt;const llvm::MachineBasicBlock *, 8&gt;' data-ref="322todo">todo</dfn>;</td></tr>
<tr><th id="1990">1990</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="323MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="323MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>) {</td></tr>
<tr><th id="1991">1991</th><td>    <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col4 decl" id="324MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="324MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col3 ref" href="#323MBB" title='MBB' data-ref="323MBB">MBB</a>]</a>;</td></tr>
<tr><th id="1992">1992</th><td>    <b>if</b> (!<a class="local col4 ref" href="#324MInfo" title='MInfo' data-ref="324MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::reachable" title='(anonymous namespace)::MachineVerifier::BBInfo::reachable' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">reachable</a>)</td></tr>
<tr><th id="1993">1993</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1994">1994</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col5 decl" id="325SuI" title='SuI' data-type='MachineBasicBlock::const_succ_iterator' data-ref="325SuI">SuI</dfn> = <a class="local col3 ref" href="#323MBB" title='MBB' data-ref="323MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="1995">1995</th><td>           <dfn class="local col6 decl" id="326SuE" title='SuE' data-type='MachineBasicBlock::const_succ_iterator' data-ref="326SuE">SuE</dfn> = <a class="local col3 ref" href="#323MBB" title='MBB' data-ref="323MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col5 ref" href="#325SuI" title='SuI' data-ref="325SuI">SuI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col6 ref" href="#326SuE" title='SuE' data-ref="326SuE">SuE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col5 ref" href="#325SuI" title='SuI' data-ref="325SuI">SuI</a>) {</td></tr>
<tr><th id="1996">1996</th><td>      <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col7 decl" id="327SInfo" title='SInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="327SInfo">SInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#325SuI" title='SuI' data-ref="325SuI">SuI</a>]</a>;</td></tr>
<tr><th id="1997">1997</th><td>      <b>if</b> (<a class="local col7 ref" href="#327SInfo" title='SInfo' data-ref="327SInfo">SInfo</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE" title='(anonymous namespace)::MachineVerifier::BBInfo::addPassed' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE">addPassed</a>(<a class="local col4 ref" href="#324MInfo" title='MInfo' data-ref="324MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut" title='(anonymous namespace)::MachineVerifier::BBInfo::regsLiveOut' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsLiveOut">regsLiveOut</a>))</td></tr>
<tr><th id="1998">1998</th><td>        <a class="local col2 ref" href="#322todo" title='todo' data-ref="322todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col5 ref" href="#325SuI" title='SuI' data-ref="325SuI">SuI</a>);</td></tr>
<tr><th id="1999">1999</th><td>    }</td></tr>
<tr><th id="2000">2000</th><td>  }</td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td>  <i>// Iteratively push vregsPassed to successors. This will converge to the same</i></td></tr>
<tr><th id="2003">2003</th><td><i>  // final state regardless of DenseSet iteration order.</i></td></tr>
<tr><th id="2004">2004</th><td>  <b>while</b> (!<a class="local col2 ref" href="#322todo" title='todo' data-ref="322todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2005">2005</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="328MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="328MBB">MBB</dfn> = <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col2 ref" href="#322todo" title='todo' data-ref="322todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5beginEv" title='llvm::SmallPtrSetImpl::begin' data-ref="_ZNK4llvm15SmallPtrSetImpl5beginEv">begin</a>();</td></tr>
<tr><th id="2006">2006</th><td>    <a class="local col2 ref" href="#322todo" title='todo' data-ref="322todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col8 ref" href="#328MBB" title='MBB' data-ref="328MBB">MBB</a>);</td></tr>
<tr><th id="2007">2007</th><td>    <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col9 decl" id="329MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="329MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#328MBB" title='MBB' data-ref="328MBB">MBB</a>]</a>;</td></tr>
<tr><th id="2008">2008</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col0 decl" id="330SuI" title='SuI' data-type='MachineBasicBlock::const_succ_iterator' data-ref="330SuI">SuI</dfn> = <a class="local col8 ref" href="#328MBB" title='MBB' data-ref="328MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="2009">2009</th><td>           <dfn class="local col1 decl" id="331SuE" title='SuE' data-type='MachineBasicBlock::const_succ_iterator' data-ref="331SuE">SuE</dfn> = <a class="local col8 ref" href="#328MBB" title='MBB' data-ref="328MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col0 ref" href="#330SuI" title='SuI' data-ref="330SuI">SuI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col1 ref" href="#331SuE" title='SuE' data-ref="331SuE">SuE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col0 ref" href="#330SuI" title='SuI' data-ref="330SuI">SuI</a>) {</td></tr>
<tr><th id="2010">2010</th><td>      <b>if</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#330SuI" title='SuI' data-ref="330SuI">SuI</a> == <a class="local col8 ref" href="#328MBB" title='MBB' data-ref="328MBB">MBB</a>)</td></tr>
<tr><th id="2011">2011</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2012">2012</th><td>      <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col2 decl" id="332SInfo" title='SInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="332SInfo">SInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#330SuI" title='SuI' data-ref="330SuI">SuI</a>]</a>;</td></tr>
<tr><th id="2013">2013</th><td>      <b>if</b> (<a class="local col2 ref" href="#332SInfo" title='SInfo' data-ref="332SInfo">SInfo</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE" title='(anonymous namespace)::MachineVerifier::BBInfo::addPassed' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo9addPassedERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE">addPassed</a>(<a class="local col9 ref" href="#329MInfo" title='MInfo' data-ref="329MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsPassed' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsPassed">vregsPassed</a>))</td></tr>
<tr><th id="2014">2014</th><td>        <a class="local col2 ref" href="#322todo" title='todo' data-ref="322todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#330SuI" title='SuI' data-ref="330SuI">SuI</a>);</td></tr>
<tr><th id="2015">2015</th><td>    }</td></tr>
<tr><th id="2016">2016</th><td>  }</td></tr>
<tr><th id="2017">2017</th><td>}</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv">// Calculate the set of virtual registers that must be passed through each basic</i></td></tr>
<tr><th id="2020">2020</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv">// block in order to satisfy the requirements of successor blocks. This is very</i></td></tr>
<tr><th id="2021">2021</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv">// similar to calcRegsPassed, only backwards.</i></td></tr>
<tr><th id="2022">2022</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv" title='(anonymous namespace)::MachineVerifier::calcRegsRequired' data-type='void (anonymous namespace)::MachineVerifier::calcRegsRequired()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv">calcRegsRequired</dfn>() {</td></tr>
<tr><th id="2023">2023</th><td>  <i>// First push live-in regs to predecessors' vregsRequired.</i></td></tr>
<tr><th id="2024">2024</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col3 decl" id="333todo" title='todo' data-type='SmallPtrSet&lt;const llvm::MachineBasicBlock *, 8&gt;' data-ref="333todo">todo</dfn>;</td></tr>
<tr><th id="2025">2025</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col4 decl" id="334MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="334MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>) {</td></tr>
<tr><th id="2026">2026</th><td>    <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col5 decl" id="335MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="335MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#334MBB" title='MBB' data-ref="334MBB">MBB</a>]</a>;</td></tr>
<tr><th id="2027">2027</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator">const_pred_iterator</a> <dfn class="local col6 decl" id="336PrI" title='PrI' data-type='MachineBasicBlock::const_pred_iterator' data-ref="336PrI">PrI</dfn> = <a class="local col4 ref" href="#334MBB" title='MBB' data-ref="334MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="2028">2028</th><td>           <dfn class="local col7 decl" id="337PrE" title='PrE' data-type='MachineBasicBlock::const_pred_iterator' data-ref="337PrE">PrE</dfn> = <a class="local col4 ref" href="#334MBB" title='MBB' data-ref="334MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col6 ref" href="#336PrI" title='PrI' data-ref="336PrI">PrI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#337PrE" title='PrE' data-ref="337PrE">PrE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col6 ref" href="#336PrI" title='PrI' data-ref="336PrI">PrI</a>) {</td></tr>
<tr><th id="2029">2029</th><td>      <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col8 decl" id="338PInfo" title='PInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="338PInfo">PInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#336PrI" title='PrI' data-ref="336PrI">PrI</a>]</a>;</td></tr>
<tr><th id="2030">2030</th><td>      <b>if</b> (<a class="local col8 ref" href="#338PInfo" title='PInfo' data-ref="338PInfo">PInfo</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseMapIjPKNS2_12MachineInstrENS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjS6_EEEE" title='(anonymous namespace)::MachineVerifier::BBInfo::addRequired' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseMapIjPKNS2_12MachineInstrENS2_12DenseMapInfoIjEENS2_6detail12DenseMapPairIjS6_EEEE">addRequired</a>(<a class="local col5 ref" href="#335MInfo" title='MInfo' data-ref="335MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsLiveIn' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsLiveIn">vregsLiveIn</a>))</td></tr>
<tr><th id="2031">2031</th><td>        <a class="local col3 ref" href="#333todo" title='todo' data-ref="333todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#336PrI" title='PrI' data-ref="336PrI">PrI</a>);</td></tr>
<tr><th id="2032">2032</th><td>    }</td></tr>
<tr><th id="2033">2033</th><td>  }</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td>  <i>// Iteratively push vregsRequired to predecessors. This will converge to the</i></td></tr>
<tr><th id="2036">2036</th><td><i>  // same final state regardless of DenseSet iteration order.</i></td></tr>
<tr><th id="2037">2037</th><td>  <b>while</b> (!<a class="local col3 ref" href="#333todo" title='todo' data-ref="333todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2038">2038</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="339MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="339MBB">MBB</dfn> = <a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetIteratordeEv" title='llvm::SmallPtrSetIterator::operator*' data-ref="_ZNK4llvm19SmallPtrSetIteratordeEv">*</a><a class="local col3 ref" href="#333todo" title='todo' data-ref="333todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5beginEv" title='llvm::SmallPtrSetImpl::begin' data-ref="_ZNK4llvm15SmallPtrSetImpl5beginEv">begin</a>();</td></tr>
<tr><th id="2039">2039</th><td>    <a class="local col3 ref" href="#333todo" title='todo' data-ref="333todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl5eraseET_" title='llvm::SmallPtrSetImpl::erase' data-ref="_ZN4llvm15SmallPtrSetImpl5eraseET_">erase</a>(<a class="local col9 ref" href="#339MBB" title='MBB' data-ref="339MBB">MBB</a>);</td></tr>
<tr><th id="2040">2040</th><td>    <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col0 decl" id="340MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="340MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col9 ref" href="#339MBB" title='MBB' data-ref="339MBB">MBB</a>]</a>;</td></tr>
<tr><th id="2041">2041</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator">const_pred_iterator</a> <dfn class="local col1 decl" id="341PrI" title='PrI' data-type='MachineBasicBlock::const_pred_iterator' data-ref="341PrI">PrI</dfn> = <a class="local col9 ref" href="#339MBB" title='MBB' data-ref="339MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="2042">2042</th><td>           <dfn class="local col2 decl" id="342PrE" title='PrE' data-type='MachineBasicBlock::const_pred_iterator' data-ref="342PrE">PrE</dfn> = <a class="local col9 ref" href="#339MBB" title='MBB' data-ref="339MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col1 ref" href="#341PrI" title='PrI' data-ref="341PrI">PrI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col2 ref" href="#342PrE" title='PrE' data-ref="342PrE">PrE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col1 ref" href="#341PrI" title='PrI' data-ref="341PrI">PrI</a>) {</td></tr>
<tr><th id="2043">2043</th><td>      <b>if</b> (<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#341PrI" title='PrI' data-ref="341PrI">PrI</a> == <a class="local col9 ref" href="#339MBB" title='MBB' data-ref="339MBB">MBB</a>)</td></tr>
<tr><th id="2044">2044</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2045">2045</th><td>      <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col3 decl" id="343SInfo" title='SInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="343SInfo">SInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#341PrI" title='PrI' data-ref="341PrI">PrI</a>]</a>;</td></tr>
<tr><th id="2046">2046</th><td>      <b>if</b> (<a class="local col3 ref" href="#343SInfo" title='SInfo' data-ref="343SInfo">SInfo</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE" title='(anonymous namespace)::MachineVerifier::BBInfo::addRequired' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6BBInfo11addRequiredERKN4llvm8DenseSetIjNS2_12DenseMapInfoIjEEEE">addRequired</a>(<a class="local col0 ref" href="#340MInfo" title='MInfo' data-ref="340MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</a>))</td></tr>
<tr><th id="2047">2047</th><td>        <a class="local col3 ref" href="#333todo" title='todo' data-ref="333todo">todo</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#341PrI" title='PrI' data-ref="341PrI">PrI</a>);</td></tr>
<tr><th id="2048">2048</th><td>    }</td></tr>
<tr><th id="2049">2049</th><td>  }</td></tr>
<tr><th id="2050">2050</th><td>}</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE">// Check PHI instructions at the beginning of MBB. It is assumed that</i></td></tr>
<tr><th id="2053">2053</th><td><i  data-doc="_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE">// calcRegsPassed has been run so BBInfo::isLiveOut is valid.</i></td></tr>
<tr><th id="2054">2054</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::checkPHIOps' data-type='void (anonymous namespace)::MachineVerifier::checkPHIOps(const llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE">checkPHIOps</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="344MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="344MBB">MBB</dfn>) {</td></tr>
<tr><th id="2055">2055</th><td>  <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col5 decl" id="345MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="345MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#344MBB" title='MBB' data-ref="344MBB">MBB</a>]</a>;</td></tr>
<tr><th id="2056">2056</th><td></td></tr>
<tr><th id="2057">2057</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col6 decl" id="346seen" title='seen' data-type='SmallPtrSet&lt;const llvm::MachineBasicBlock *, 8&gt;' data-ref="346seen">seen</dfn>;</td></tr>
<tr><th id="2058">2058</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="347Phi" title='Phi' data-type='const llvm::MachineInstr &amp;' data-ref="347Phi">Phi</dfn> : <a class="local col4 ref" href="#344MBB" title='MBB' data-ref="344MBB">MBB</a>) {</td></tr>
<tr><th id="2059">2059</th><td>    <b>if</b> (!<a class="local col7 ref" href="#347Phi" title='Phi' data-ref="347Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="2060">2060</th><td>      <b>break</b>;</td></tr>
<tr><th id="2061">2061</th><td>    <a class="local col6 ref" href="#346seen" title='seen' data-ref="346seen">seen</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="348MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="348MODef">MODef</dfn> = <a class="local col7 ref" href="#347Phi" title='Phi' data-ref="347Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2064">2064</th><td>    <b>if</b> (!<a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="2065">2065</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Expected first PHI operand to be a register def"</q>, &amp;<a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>, <var>0</var>);</td></tr>
<tr><th id="2066">2066</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2067">2067</th><td>    }</td></tr>
<tr><th id="2068">2068</th><td>    <b>if</b> (<a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>() || <a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || <a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>() ||</td></tr>
<tr><th id="2069">2069</th><td>        <a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() || <a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>())</td></tr>
<tr><th id="2070">2070</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Unexpected flag on PHI operand"</q>, &amp;<a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>, <var>0</var>);</td></tr>
<tr><th id="2071">2071</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="349DefReg" title='DefReg' data-type='unsigned int' data-ref="349DefReg">DefReg</dfn> = <a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2072">2072</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#349DefReg" title='DefReg' data-ref="349DefReg">DefReg</a>))</td></tr>
<tr><th id="2073">2073</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Expected first PHI operand to be a virtual register"</q>, &amp;<a class="local col8 ref" href="#348MODef" title='MODef' data-ref="348MODef">MODef</a>, <var>0</var>);</td></tr>
<tr><th id="2074">2074</th><td></td></tr>
<tr><th id="2075">2075</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="350I" title='I' data-type='unsigned int' data-ref="350I">I</dfn> = <var>1</var>, <dfn class="local col1 decl" id="351E" title='E' data-type='unsigned int' data-ref="351E">E</dfn> = <a class="local col7 ref" href="#347Phi" title='Phi' data-ref="347Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a> != <a class="local col1 ref" href="#351E" title='E' data-ref="351E">E</a>; <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a> += <var>2</var>) {</td></tr>
<tr><th id="2076">2076</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="352MO0" title='MO0' data-type='const llvm::MachineOperand &amp;' data-ref="352MO0">MO0</dfn> = <a class="local col7 ref" href="#347Phi" title='Phi' data-ref="347Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a>);</td></tr>
<tr><th id="2077">2077</th><td>      <b>if</b> (!<a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2078">2078</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Expected PHI operand to be a register"</q>, &amp;<a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>, <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a>);</td></tr>
<tr><th id="2079">2079</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2080">2080</th><td>      }</td></tr>
<tr><th id="2081">2081</th><td>      <b>if</b> (<a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() || <a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>() || <a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>() ||</td></tr>
<tr><th id="2082">2082</th><td>          <a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isDebugEv" title='llvm::MachineOperand::isDebug' data-ref="_ZNK4llvm14MachineOperand7isDebugEv">isDebug</a>() || <a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isTiedEv" title='llvm::MachineOperand::isTied' data-ref="_ZNK4llvm14MachineOperand6isTiedEv">isTied</a>())</td></tr>
<tr><th id="2083">2083</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Unexpected flag on PHI operand"</q>, &amp;<a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>, <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a>);</td></tr>
<tr><th id="2084">2084</th><td></td></tr>
<tr><th id="2085">2085</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="353MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="353MO1">MO1</dfn> = <a class="local col7 ref" href="#347Phi" title='Phi' data-ref="347Phi">Phi</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a> + <var>1</var>);</td></tr>
<tr><th id="2086">2086</th><td>      <b>if</b> (!<a class="local col3 ref" href="#353MO1" title='MO1' data-ref="353MO1">MO1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>()) {</td></tr>
<tr><th id="2087">2087</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"Expected PHI operand to be a basic block"</q>, &amp;<a class="local col3 ref" href="#353MO1" title='MO1' data-ref="353MO1">MO1</a>, <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a> + <var>1</var>);</td></tr>
<tr><th id="2088">2088</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2089">2089</th><td>      }</td></tr>
<tr><th id="2090">2090</th><td></td></tr>
<tr><th id="2091">2091</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="354Pre" title='Pre' data-type='const llvm::MachineBasicBlock &amp;' data-ref="354Pre">Pre</dfn> = *<a class="local col3 ref" href="#353MO1" title='MO1' data-ref="353MO1">MO1</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2092">2092</th><td>      <b>if</b> (!<a class="local col4 ref" href="#354Pre" title='Pre' data-ref="354Pre">Pre</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(&amp;<a class="local col4 ref" href="#344MBB" title='MBB' data-ref="344MBB">MBB</a>)) {</td></tr>
<tr><th id="2093">2093</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"PHI input is not a predecessor block"</q>, &amp;<a class="local col3 ref" href="#353MO1" title='MO1' data-ref="353MO1">MO1</a>, <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a> + <var>1</var>);</td></tr>
<tr><th id="2094">2094</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2095">2095</th><td>      }</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td>      <b>if</b> (<a class="local col5 ref" href="#345MInfo" title='MInfo' data-ref="345MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::reachable" title='(anonymous namespace)::MachineVerifier::BBInfo::reachable' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">reachable</a>) {</td></tr>
<tr><th id="2098">2098</th><td>        <a class="local col6 ref" href="#346seen" title='seen' data-ref="346seen">seen</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col4 ref" href="#354Pre" title='Pre' data-ref="354Pre">Pre</a>);</td></tr>
<tr><th id="2099">2099</th><td>        <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col5 decl" id="355PrInfo" title='PrInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="355PrInfo">PrInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col4 ref" href="#354Pre" title='Pre' data-ref="354Pre">Pre</a>]</a>;</td></tr>
<tr><th id="2100">2100</th><td>        <b>if</b> (!<a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <a class="local col5 ref" href="#355PrInfo" title='PrInfo' data-ref="355PrInfo">PrInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::reachable" title='(anonymous namespace)::MachineVerifier::BBInfo::reachable' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">reachable</a> &amp;&amp;</td></tr>
<tr><th id="2101">2101</th><td>            !<a class="local col5 ref" href="#355PrInfo" title='PrInfo' data-ref="355PrInfo">PrInfo</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_115MachineVerifier6BBInfo9isLiveOutEj" title='(anonymous namespace)::MachineVerifier::BBInfo::isLiveOut' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier6BBInfo9isLiveOutEj">isLiveOut</a>(<a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2102">2102</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm14MachineOperandEjNS3_3LLTE">report</a>(<q>"PHI operand is not live-out from predecessor"</q>, &amp;<a class="local col2 ref" href="#352MO0" title='MO0' data-ref="352MO0">MO0</a>, <a class="local col0 ref" href="#350I" title='I' data-ref="350I">I</a>);</td></tr>
<tr><th id="2103">2103</th><td>      }</td></tr>
<tr><th id="2104">2104</th><td>    }</td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td>    <i>// Did we see all predecessors?</i></td></tr>
<tr><th id="2107">2107</th><td>    <b>if</b> (<a class="local col5 ref" href="#345MInfo" title='MInfo' data-ref="345MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::reachable" title='(anonymous namespace)::MachineVerifier::BBInfo::reachable' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::reachable">reachable</a>) {</td></tr>
<tr><th id="2108">2108</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="356Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="356Pred">Pred</dfn> : <a class="local col4 ref" href="#344MBB" title='MBB' data-ref="344MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZNK4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="2109">2109</th><td>        <b>if</b> (!<a class="local col6 ref" href="#346seen" title='seen' data-ref="346seen">seen</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col6 ref" href="#356Pred" title='Pred' data-ref="356Pred">Pred</a>)) {</td></tr>
<tr><th id="2110">2110</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Missing PHI operand"</q>, &amp;<a class="local col7 ref" href="#347Phi" title='Phi' data-ref="347Phi">Phi</a>);</td></tr>
<tr><th id="2111">2111</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col6 ref" href="#356Pred" title='Pred' data-ref="356Pred">Pred</a>)</td></tr>
<tr><th id="2112">2112</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is a predecessor according to the CFG.\n"</q>;</td></tr>
<tr><th id="2113">2113</th><td>        }</td></tr>
<tr><th id="2114">2114</th><td>      }</td></tr>
<tr><th id="2115">2115</th><td>    }</td></tr>
<tr><th id="2116">2116</th><td>  }</td></tr>
<tr><th id="2117">2117</th><td>}</td></tr>
<tr><th id="2118">2118</th><td></td></tr>
<tr><th id="2119">2119</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier25visitMachineFunctionAfterEv" title='(anonymous namespace)::MachineVerifier::visitMachineFunctionAfter' data-type='void (anonymous namespace)::MachineVerifier::visitMachineFunctionAfter()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier25visitMachineFunctionAfterEv">visitMachineFunctionAfter</dfn>() {</td></tr>
<tr><th id="2120">2120</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv" title='(anonymous namespace)::MachineVerifier::calcRegsPassed' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier14calcRegsPassedEv">calcRegsPassed</a>();</td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="357MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="357MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>)</td></tr>
<tr><th id="2123">2123</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::checkPHIOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier11checkPHIOpsERKN4llvm17MachineBasicBlockE">checkPHIOps</a>(<a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB">MBB</a>);</td></tr>
<tr><th id="2124">2124</th><td></td></tr>
<tr><th id="2125">2125</th><td>  <i>// Now check liveness info if available</i></td></tr>
<tr><th id="2126">2126</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv" title='(anonymous namespace)::MachineVerifier::calcRegsRequired' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16calcRegsRequiredEv">calcRegsRequired</a>();</td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td>  <i>// Check for killed virtual registers that should be live out.</i></td></tr>
<tr><th id="2129">2129</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="358MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="358MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>) {</td></tr>
<tr><th id="2130">2130</th><td>    <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col9 decl" id="359MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="359MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col8 ref" href="#358MBB" title='MBB' data-ref="358MBB">MBB</a>]</a>;</td></tr>
<tr><th id="2131">2131</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a>::<a class="typedef" href="../../include/llvm/ADT/DenseSet.h.html#llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa15625983" title='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::iterator' data-type='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::Iterator' data-ref="llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa15625983">iterator</a></td></tr>
<tr><th id="2132">2132</th><td>         <dfn class="local col0 decl" id="360I" title='I' data-type='RegSet::iterator' data-ref="360I">I</dfn> = <a class="local col9 ref" href="#359MInfo" title='MInfo' data-ref="359MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5beginEv" title='llvm::detail::DenseSetImpl::begin' data-ref="_ZN4llvm6detail12DenseSetImpl5beginEv">begin</a>(), <dfn class="local col1 decl" id="361E" title='E' data-type='RegSet::iterator' data-ref="361E">E</dfn> = <a class="local col9 ref" href="#359MInfo" title='MInfo' data-ref="359MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl3endEv" title='llvm::detail::DenseSetImpl::end' data-ref="_ZN4llvm6detail12DenseSetImpl3endEv">end</a>(); <a class="local col0 ref" href="#360I" title='I' data-ref="360I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl8IteratorneERKNS1_13ConstIteratorE" title='llvm::detail::DenseSetImpl::Iterator::operator!=' data-ref="_ZNK4llvm6detail12DenseSetImpl8IteratorneERKNS1_13ConstIteratorE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl13ConstIteratorC1ERKNS1_8IteratorE" title='llvm::detail::DenseSetImpl::ConstIterator::ConstIterator' data-ref="_ZN4llvm6detail12DenseSetImpl13ConstIteratorC1ERKNS1_8IteratorE"></a><a class="local col1 ref" href="#361E" title='E' data-ref="361E">E</a>;</td></tr>
<tr><th id="2133">2133</th><td>         <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratorppEv" title='llvm::detail::DenseSetImpl::Iterator::operator++' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratorppEv">++</a><a class="local col0 ref" href="#360I" title='I' data-ref="360I">I</a>)</td></tr>
<tr><th id="2134">2134</th><td>      <b>if</b> (<a class="local col9 ref" href="#359MInfo" title='MInfo' data-ref="359MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled" title='(anonymous namespace)::MachineVerifier::BBInfo::regsKilled' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::regsKilled">regsKilled</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratordeEv" title='llvm::detail::DenseSetImpl::Iterator::operator*' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratordeEv">*</a><a class="local col0 ref" href="#360I" title='I' data-ref="360I">I</a>)) {</td></tr>
<tr><th id="2135">2135</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Virtual register killed in block, but needed live out."</q>, &amp;<a class="local col8 ref" href="#358MBB" title='MBB' data-ref="358MBB">MBB</a>);</td></tr>
<tr><th id="2136">2136</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Virtual register "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratordeEv" title='llvm::detail::DenseSetImpl::Iterator::operator*' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratordeEv">*</a><a class="local col0 ref" href="#360I" title='I' data-ref="360I">I</a>)</td></tr>
<tr><th id="2137">2137</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is used after the block.\n"</q>;</td></tr>
<tr><th id="2138">2138</th><td>      }</td></tr>
<tr><th id="2139">2139</th><td>  }</td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5emptyEv" title='llvm::MachineFunction::empty' data-ref="_ZNK4llvm15MachineFunction5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2142">2142</th><td>    <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col2 decl" id="362MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="362MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZNK4llvm15MachineFunction5frontEv">front</a>()]</a>;</td></tr>
<tr><th id="2143">2143</th><td>    <b>for</b> (<a class="tu typedef" href="#(anonymousnamespace)::MachineVerifier::RegSet" title='(anonymous namespace)::MachineVerifier::RegSet' data-type='DenseSet&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::MachineVerifier::RegSet">RegSet</a>::<a class="typedef" href="../../include/llvm/ADT/DenseSet.h.html#llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa15625983" title='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::iterator' data-type='llvm::detail::DenseSetImpl&lt;unsigned int, llvm::DenseMap&lt;unsigned int, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseSetPair&lt;unsigned int&gt; &gt;, llvm::DenseMapInfo&lt;unsigned int&gt; &gt;::Iterator' data-ref="llvm::detail::DenseSetImpl{unsignedint,llvm::DenseMap{unsignedint,llvm::detail::DenseSetEmpty,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseSetPa15625983">iterator</a></td></tr>
<tr><th id="2144">2144</th><td>         <dfn class="local col3 decl" id="363I" title='I' data-type='RegSet::iterator' data-ref="363I">I</dfn> = <a class="local col2 ref" href="#362MInfo" title='MInfo' data-ref="362MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5beginEv" title='llvm::detail::DenseSetImpl::begin' data-ref="_ZN4llvm6detail12DenseSetImpl5beginEv">begin</a>(), <dfn class="local col4 decl" id="364E" title='E' data-type='RegSet::iterator' data-ref="364E">E</dfn> = <a class="local col2 ref" href="#362MInfo" title='MInfo' data-ref="362MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl3endEv" title='llvm::detail::DenseSetImpl::end' data-ref="_ZN4llvm6detail12DenseSetImpl3endEv">end</a>(); <a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a> <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl8IteratorneERKNS1_13ConstIteratorE" title='llvm::detail::DenseSetImpl::Iterator::operator!=' data-ref="_ZNK4llvm6detail12DenseSetImpl8IteratorneERKNS1_13ConstIteratorE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl13ConstIteratorC1ERKNS1_8IteratorE" title='llvm::detail::DenseSetImpl::ConstIterator::ConstIterator' data-ref="_ZN4llvm6detail12DenseSetImpl13ConstIteratorC1ERKNS1_8IteratorE"></a><a class="local col4 ref" href="#364E" title='E' data-ref="364E">E</a>;</td></tr>
<tr><th id="2145">2145</th><td>         <a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratorppEv" title='llvm::detail::DenseSetImpl::Iterator::operator++' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratorppEv">++</a><a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>) {</td></tr>
<tr><th id="2146">2146</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Virtual register defs don't dominate all uses."</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2147">2147</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj" title='(anonymous namespace)::MachineVerifier::report_context_vreg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier19report_context_vregEj">report_context_vreg</a>(<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl8IteratordeEv" title='llvm::detail::DenseSetImpl::Iterator::operator*' data-ref="_ZN4llvm6detail12DenseSetImpl8IteratordeEv">*</a><a class="local col3 ref" href="#363I" title='I' data-ref="363I">I</a>);</td></tr>
<tr><th id="2148">2148</th><td>    }</td></tr>
<tr><th id="2149">2149</th><td>  }</td></tr>
<tr><th id="2150">2150</th><td></td></tr>
<tr><th id="2151">2151</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</a>)</td></tr>
<tr><th id="2152">2152</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv" title='(anonymous namespace)::MachineVerifier::verifyLiveVariables' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv">verifyLiveVariables</a>();</td></tr>
<tr><th id="2153">2153</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>)</td></tr>
<tr><th id="2154">2154</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv" title='(anonymous namespace)::MachineVerifier::verifyLiveIntervals' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv">verifyLiveIntervals</a>();</td></tr>
<tr><th id="2155">2155</th><td>}</td></tr>
<tr><th id="2156">2156</th><td></td></tr>
<tr><th id="2157">2157</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv" title='(anonymous namespace)::MachineVerifier::verifyLiveVariables' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveVariables()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveVariablesEv">verifyLiveVariables</dfn>() {</td></tr>
<tr><th id="2158">2158</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveVars &amp;&amp; &quot;Don&apos;t call verifyLiveVariables without LiveVars&quot;) ? void (0) : __assert_fail (&quot;LiveVars &amp;&amp; \&quot;Don&apos;t call verifyLiveVariables without LiveVars\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 2158, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</a> &amp;&amp; <q>"Don't call verifyLiveVariables without LiveVars"</q>);</td></tr>
<tr><th id="2159">2159</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="365i" title='i' data-type='unsigned int' data-ref="365i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="366e" title='e' data-type='unsigned int' data-ref="366e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col5 ref" href="#365i" title='i' data-ref="365i">i</a> != <a class="local col6 ref" href="#366e" title='e' data-ref="366e">e</a>; ++<a class="local col5 ref" href="#365i" title='i' data-ref="365i">i</a>) {</td></tr>
<tr><th id="2160">2160</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="367Reg" title='Reg' data-type='unsigned int' data-ref="367Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col5 ref" href="#365i" title='i' data-ref="365i">i</a>);</td></tr>
<tr><th id="2161">2161</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a>::<a class="type" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo" title='llvm::LiveVariables::VarInfo' data-ref="llvm::LiveVariables::VarInfo">VarInfo</a> &amp;<dfn class="local col8 decl" id="368VI" title='VI' data-type='LiveVariables::VarInfo &amp;' data-ref="368VI">VI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveVars" title='(anonymous namespace)::MachineVerifier::LiveVars' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveVars">LiveVars</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoEj" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoEj">getVarInfo</a>(<a class="local col7 ref" href="#367Reg" title='Reg' data-ref="367Reg">Reg</a>);</td></tr>
<tr><th id="2162">2162</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="369MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="369MBB">MBB</dfn> : *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>) {</td></tr>
<tr><th id="2163">2163</th><td>      <a class="tu type" href="#(anonymousnamespace)::MachineVerifier::BBInfo" title='(anonymous namespace)::MachineVerifier::BBInfo' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo">BBInfo</a> &amp;<dfn class="local col0 decl" id="370MInfo" title='MInfo' data-type='(anonymous namespace)::MachineVerifier::BBInfo &amp;' data-ref="370MInfo">MInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MBBInfoMap" title='(anonymous namespace)::MachineVerifier::MBBInfoMap' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::MBBInfoMap">MBBInfoMap</a><a class="tu ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-use='c' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[&amp;<a class="local col9 ref" href="#369MBB" title='MBB' data-ref="369MBB">MBB</a>]</a>;</td></tr>
<tr><th id="2164">2164</th><td></td></tr>
<tr><th id="2165">2165</th><td>      <i>// Our vregsRequired should be identical to LiveVariables' AliveBlocks</i></td></tr>
<tr><th id="2166">2166</th><td>      <b>if</b> (<a class="local col0 ref" href="#370MInfo" title='MInfo' data-ref="370MInfo">MInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired" title='(anonymous namespace)::MachineVerifier::BBInfo::vregsRequired' data-use='m' data-ref="(anonymousnamespace)::MachineVerifier::BBInfo::vregsRequired">vregsRequired</a>.<a class="ref" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col7 ref" href="#367Reg" title='Reg' data-ref="367Reg">Reg</a>)) {</td></tr>
<tr><th id="2167">2167</th><td>        <b>if</b> (!<a class="local col8 ref" href="#368VI" title='VI' data-ref="368VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col9 ref" href="#369MBB" title='MBB' data-ref="369MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>())) {</td></tr>
<tr><th id="2168">2168</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"LiveVariables: Block missing from AliveBlocks"</q>, &amp;<a class="local col9 ref" href="#369MBB" title='MBB' data-ref="369MBB">MBB</a>);</td></tr>
<tr><th id="2169">2169</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Virtual register "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#367Reg" title='Reg' data-ref="367Reg">Reg</a>)</td></tr>
<tr><th id="2170">2170</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" must be live through the block.\n"</q>;</td></tr>
<tr><th id="2171">2171</th><td>        }</td></tr>
<tr><th id="2172">2172</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2173">2173</th><td>        <b>if</b> (<a class="local col8 ref" href="#368VI" title='VI' data-ref="368VI">VI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::AliveBlocks" title='llvm::LiveVariables::VarInfo::AliveBlocks' data-ref="llvm::LiveVariables::VarInfo::AliveBlocks">AliveBlocks</a>.<a class="ref" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZNK4llvm15SparseBitVector4testEj" title='llvm::SparseBitVector::test' data-ref="_ZNK4llvm15SparseBitVector4testEj">test</a>(<a class="local col9 ref" href="#369MBB" title='MBB' data-ref="369MBB">MBB</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>())) {</td></tr>
<tr><th id="2174">2174</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"LiveVariables: Block should not be in AliveBlocks"</q>, &amp;<a class="local col9 ref" href="#369MBB" title='MBB' data-ref="369MBB">MBB</a>);</td></tr>
<tr><th id="2175">2175</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Virtual register "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col7 ref" href="#367Reg" title='Reg' data-ref="367Reg">Reg</a>)</td></tr>
<tr><th id="2176">2176</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" is not needed live through the block.\n"</q>;</td></tr>
<tr><th id="2177">2177</th><td>        }</td></tr>
<tr><th id="2178">2178</th><td>      }</td></tr>
<tr><th id="2179">2179</th><td>    }</td></tr>
<tr><th id="2180">2180</th><td>  }</td></tr>
<tr><th id="2181">2181</th><td>}</td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv" title='(anonymous namespace)::MachineVerifier::verifyLiveIntervals' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveIntervals()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier19verifyLiveIntervalsEv">verifyLiveIntervals</dfn>() {</td></tr>
<tr><th id="2184">2184</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveInts &amp;&amp; &quot;Don&apos;t call verifyLiveIntervals without LiveInts&quot;) ? void (0) : __assert_fail (&quot;LiveInts &amp;&amp; \&quot;Don&apos;t call verifyLiveIntervals without LiveInts\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 2184, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a> &amp;&amp; <q>"Don't call verifyLiveIntervals without LiveInts"</q>);</td></tr>
<tr><th id="2185">2185</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="371i" title='i' data-type='unsigned int' data-ref="371i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="372e" title='e' data-type='unsigned int' data-ref="372e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a> != <a class="local col2 ref" href="#372e" title='e' data-ref="372e">e</a>; ++<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>) {</td></tr>
<tr><th id="2186">2186</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="373Reg" title='Reg' data-type='unsigned int' data-ref="373Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col1 ref" href="#371i" title='i' data-ref="371i">i</a>);</td></tr>
<tr><th id="2187">2187</th><td></td></tr>
<tr><th id="2188">2188</th><td>    <i>// Spilling and splitting may leave unused registers around. Skip them.</i></td></tr>
<tr><th id="2189">2189</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyEj">reg_nodbg_empty</a>(<a class="local col3 ref" href="#373Reg" title='Reg' data-ref="373Reg">Reg</a>))</td></tr>
<tr><th id="2190">2190</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2191">2191</th><td></td></tr>
<tr><th id="2192">2192</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals11hasIntervalEj" title='llvm::LiveIntervals::hasInterval' data-ref="_ZNK4llvm13LiveIntervals11hasIntervalEj">hasInterval</a>(<a class="local col3 ref" href="#373Reg" title='Reg' data-ref="373Reg">Reg</a>)) {</td></tr>
<tr><th id="2193">2193</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Missing live interval for virtual register"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2194">2194</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col3 ref" href="#373Reg" title='Reg' data-ref="373Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" still has defs or uses\n"</q>;</td></tr>
<tr><th id="2195">2195</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2196">2196</th><td>    }</td></tr>
<tr><th id="2197">2197</th><td></td></tr>
<tr><th id="2198">2198</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col4 decl" id="374LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="374LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col3 ref" href="#373Reg" title='Reg' data-ref="373Reg">Reg</a>);</td></tr>
<tr><th id="2199">2199</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg == LI.reg &amp;&amp; &quot;Invalid reg to interval mapping&quot;) ? void (0) : __assert_fail (&quot;Reg == LI.reg &amp;&amp; \&quot;Invalid reg to interval mapping\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 2199, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#373Reg" title='Reg' data-ref="373Reg">Reg</a> == <a class="local col4 ref" href="#374LI" title='LI' data-ref="374LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a> &amp;&amp; <q>"Invalid reg to interval mapping"</q>);</td></tr>
<tr><th id="2200">2200</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::verifyLiveInterval' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE">verifyLiveInterval</a>(<a class="local col4 ref" href="#374LI" title='LI' data-ref="374LI">LI</a>);</td></tr>
<tr><th id="2201">2201</th><td>  }</td></tr>
<tr><th id="2202">2202</th><td></td></tr>
<tr><th id="2203">2203</th><td>  <i>// Verify all the cached regunit intervals.</i></td></tr>
<tr><th id="2204">2204</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="375i" title='i' data-type='unsigned int' data-ref="375i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="376e" title='e' data-type='unsigned int' data-ref="376e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv" title='llvm::MCRegisterInfo::getNumRegUnits' data-ref="_ZNK4llvm14MCRegisterInfo14getNumRegUnitsEv">getNumRegUnits</a>(); <a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a> != <a class="local col6 ref" href="#376e" title='e' data-ref="376e">e</a>; ++<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>)</td></tr>
<tr><th id="2205">2205</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> *<dfn class="local col7 decl" id="377LR" title='LR' data-type='const llvm::LiveRange *' data-ref="377LR"><a class="local col7 ref" href="#377LR" title='LR' data-ref="377LR">LR</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals16getCachedRegUnitEj" title='llvm::LiveIntervals::getCachedRegUnit' data-ref="_ZN4llvm13LiveIntervals16getCachedRegUnitEj">getCachedRegUnit</a>(<a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>))</td></tr>
<tr><th id="2206">2206</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRange' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">verifyLiveRange</a>(*<a class="local col7 ref" href="#377LR" title='LR' data-ref="377LR">LR</a>, <a class="local col5 ref" href="#375i" title='i' data-ref="375i">i</a>);</td></tr>
<tr><th id="2207">2207</th><td>}</td></tr>
<tr><th id="2208">2208</th><td></td></tr>
<tr><th id="2209">2209</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRangeValue' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveRangeValue(const llvm::LiveRange &amp; LR, const llvm::VNInfo * VNI, unsigned int Reg, llvm::LaneBitmask LaneMask)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE">verifyLiveRangeValue</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="378LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="378LR">LR</dfn>,</td></tr>
<tr><th id="2210">2210</th><td>                                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col9 decl" id="379VNI" title='VNI' data-type='const llvm::VNInfo *' data-ref="379VNI">VNI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="380Reg" title='Reg' data-type='unsigned int' data-ref="380Reg">Reg</dfn>,</td></tr>
<tr><th id="2211">2211</th><td>                                           <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="381LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="381LaneMask">LaneMask</dfn>) {</td></tr>
<tr><th id="2212">2212</th><td>  <b>if</b> (<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>())</td></tr>
<tr><th id="2213">2213</th><td>    <b>return</b>;</td></tr>
<tr><th id="2214">2214</th><td></td></tr>
<tr><th id="2215">2215</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col2 decl" id="382DefVNI" title='DefVNI' data-type='const llvm::VNInfo *' data-ref="382DefVNI">DefVNI</dfn> = <a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoAt' data-ref="_ZNK4llvm9LiveRange11getVNInfoAtENS_9SlotIndexE">getVNInfoAt</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>  <b>if</b> (!<a class="local col2 ref" href="#382DefVNI" title='DefVNI' data-ref="382DefVNI">DefVNI</a>) {</td></tr>
<tr><th id="2218">2218</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Value not live at VNInfo def and not marked unused"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2219">2219</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2220">2220</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2221">2221</th><td>    <b>return</b>;</td></tr>
<tr><th id="2222">2222</th><td>  }</td></tr>
<tr><th id="2223">2223</th><td></td></tr>
<tr><th id="2224">2224</th><td>  <b>if</b> (<a class="local col2 ref" href="#382DefVNI" title='DefVNI' data-ref="382DefVNI">DefVNI</a> != <a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>) {</td></tr>
<tr><th id="2225">2225</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Live segment at def has different VNInfo"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2226">2226</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2227">2227</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2228">2228</th><td>    <b>return</b>;</td></tr>
<tr><th id="2229">2229</th><td>  }</td></tr>
<tr><th id="2230">2230</th><td></td></tr>
<tr><th id="2231">2231</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="383MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="383MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getMBBFromIndex' data-ref="_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2232">2232</th><td>  <b>if</b> (!<a class="local col3 ref" href="#383MBB" title='MBB' data-ref="383MBB">MBB</a>) {</td></tr>
<tr><th id="2233">2233</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Invalid VNInfo definition index"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2234">2234</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2235">2235</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2236">2236</th><td>    <b>return</b>;</td></tr>
<tr><th id="2237">2237</th><td>  }</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td>  <b>if</b> (<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>()) {</td></tr>
<tr><th id="2240">2240</th><td>    <b>if</b> (<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBStartIdx' data-ref="_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(<a class="local col3 ref" href="#383MBB" title='MBB' data-ref="383MBB">MBB</a>)) {</td></tr>
<tr><th id="2241">2241</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"PHIDef VNInfo is not defined at MBB start"</q>, <a class="local col3 ref" href="#383MBB" title='MBB' data-ref="383MBB">MBB</a>);</td></tr>
<tr><th id="2242">2242</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2243">2243</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2244">2244</th><td>    }</td></tr>
<tr><th id="2245">2245</th><td>    <b>return</b>;</td></tr>
<tr><th id="2246">2246</th><td>  }</td></tr>
<tr><th id="2247">2247</th><td></td></tr>
<tr><th id="2248">2248</th><td>  <i>// Non-PHI def.</i></td></tr>
<tr><th id="2249">2249</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="384MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="384MI">MI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>);</td></tr>
<tr><th id="2250">2250</th><td>  <b>if</b> (!<a class="local col4 ref" href="#384MI" title='MI' data-ref="384MI">MI</a>) {</td></tr>
<tr><th id="2251">2251</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"No instruction at VNInfo def index"</q>, <a class="local col3 ref" href="#383MBB" title='MBB' data-ref="383MBB">MBB</a>);</td></tr>
<tr><th id="2252">2252</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2253">2253</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2254">2254</th><td>    <b>return</b>;</td></tr>
<tr><th id="2255">2255</th><td>  }</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td>  <b>if</b> (<a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a> != <var>0</var>) {</td></tr>
<tr><th id="2258">2258</th><td>    <em>bool</em> <dfn class="local col5 decl" id="385hasDef" title='hasDef' data-type='bool' data-ref="385hasDef">hasDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="2259">2259</th><td>    <em>bool</em> <dfn class="local col6 decl" id="386isEarlyClobber" title='isEarlyClobber' data-type='bool' data-ref="386isEarlyClobber">isEarlyClobber</dfn> = <b>false</b>;</td></tr>
<tr><th id="2260">2260</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col7 decl" id="387MOI" title='MOI' data-type='llvm::ConstMIBundleOperands' data-ref="387MOI">MOI</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a>*<a class="local col4 ref" href="#384MI" title='MI' data-ref="384MI">MI</a>); <a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a>) {</td></tr>
<tr><th id="2261">2261</th><td>      <b>if</b> (!<a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="2262">2262</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2263">2263</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>)) {</td></tr>
<tr><th id="2264">2264</th><td>        <b>if</b> (<a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>)</td></tr>
<tr><th id="2265">2265</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2266">2266</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2267">2267</th><td>        <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="2268">2268</th><td>            !<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10hasRegUnitEjj" title='llvm::TargetRegisterInfo::hasRegUnit' data-ref="_ZNK4llvm18TargetRegisterInfo10hasRegUnitEjj">hasRegUnit</a>(<a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>))</td></tr>
<tr><th id="2269">2269</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2270">2270</th><td>      }</td></tr>
<tr><th id="2271">2271</th><td>      <b>if</b> (<a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() &amp;&amp;</td></tr>
<tr><th id="2272">2272</th><td>          (<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="2273">2273</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2274">2274</th><td>      <a class="local col5 ref" href="#385hasDef" title='hasDef' data-ref="385hasDef">hasDef</a> = <b>true</b>;</td></tr>
<tr><th id="2275">2275</th><td>      <b>if</b> (<a class="local col7 ref" href="#387MOI" title='MOI' data-ref="387MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isEarlyClobberEv" title='llvm::MachineOperand::isEarlyClobber' data-ref="_ZNK4llvm14MachineOperand14isEarlyClobberEv">isEarlyClobber</a>())</td></tr>
<tr><th id="2276">2276</th><td>        <a class="local col6 ref" href="#386isEarlyClobber" title='isEarlyClobber' data-ref="386isEarlyClobber">isEarlyClobber</a> = <b>true</b>;</td></tr>
<tr><th id="2277">2277</th><td>    }</td></tr>
<tr><th id="2278">2278</th><td></td></tr>
<tr><th id="2279">2279</th><td>    <b>if</b> (!<a class="local col5 ref" href="#385hasDef" title='hasDef' data-ref="385hasDef">hasDef</a>) {</td></tr>
<tr><th id="2280">2280</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Defining instruction does not modify register"</q>, <a class="local col4 ref" href="#384MI" title='MI' data-ref="384MI">MI</a>);</td></tr>
<tr><th id="2281">2281</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2282">2282</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2283">2283</th><td>    }</td></tr>
<tr><th id="2284">2284</th><td></td></tr>
<tr><th id="2285">2285</th><td>    <i>// Early clobber defs begin at USE slots, but other defs must begin at</i></td></tr>
<tr><th id="2286">2286</th><td><i>    // DEF slots.</i></td></tr>
<tr><th id="2287">2287</th><td>    <b>if</b> (<a class="local col6 ref" href="#386isEarlyClobber" title='isEarlyClobber' data-ref="386isEarlyClobber">isEarlyClobber</a>) {</td></tr>
<tr><th id="2288">2288</th><td>      <b>if</b> (!<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex14isEarlyClobberEv" title='llvm::SlotIndex::isEarlyClobber' data-ref="_ZNK4llvm9SlotIndex14isEarlyClobberEv">isEarlyClobber</a>()) {</td></tr>
<tr><th id="2289">2289</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Early clobber def must be at an early-clobber slot"</q>, <a class="local col3 ref" href="#383MBB" title='MBB' data-ref="383MBB">MBB</a>);</td></tr>
<tr><th id="2290">2290</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2291">2291</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2292">2292</th><td>      }</td></tr>
<tr><th id="2293">2293</th><td>    } <b>else</b> <b>if</b> (!<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex10isRegisterEv" title='llvm::SlotIndex::isRegister' data-ref="_ZNK4llvm9SlotIndex10isRegisterEv">isRegister</a>()) {</td></tr>
<tr><th id="2294">2294</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Non-PHI, non-early clobber def must be at a register slot"</q>, <a class="local col3 ref" href="#383MBB" title='MBB' data-ref="383MBB">MBB</a>);</td></tr>
<tr><th id="2295">2295</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#378LR" title='LR' data-ref="378LR">LR</a>, <a class="local col0 ref" href="#380Reg" title='Reg' data-ref="380Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#381LaneMask" title='LaneMask' data-ref="381LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2296">2296</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col9 ref" href="#379VNI" title='VNI' data-ref="379VNI">VNI</a>);</td></tr>
<tr><th id="2297">2297</th><td>    }</td></tr>
<tr><th id="2298">2298</th><td>  }</td></tr>
<tr><th id="2299">2299</th><td>}</td></tr>
<tr><th id="2300">2300</th><td></td></tr>
<tr><th id="2301">2301</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRangeSegment' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveRangeSegment(const llvm::LiveRange &amp; LR, const LiveRange::const_iterator I, unsigned int Reg, llvm::LaneBitmask LaneMask)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE">verifyLiveRangeSegment</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col8 decl" id="388LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="388LR">LR</dfn>,</td></tr>
<tr><th id="2302">2302</th><td>                                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="389I" title='I' data-type='const LiveRange::const_iterator' data-ref="389I">I</dfn>,</td></tr>
<tr><th id="2303">2303</th><td>                                             <em>unsigned</em> <dfn class="local col0 decl" id="390Reg" title='Reg' data-type='unsigned int' data-ref="390Reg">Reg</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="391LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="391LaneMask">LaneMask</dfn>)</td></tr>
<tr><th id="2304">2304</th><td>{</td></tr>
<tr><th id="2305">2305</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment" title='llvm::LiveRange::Segment' data-ref="llvm::LiveRange::Segment">Segment</a> &amp;<dfn class="local col2 decl" id="392S" title='S' data-type='const LiveRange::Segment &amp;' data-ref="392S">S</dfn> = *<a class="local col9 ref" href="#389I" title='I' data-ref="389I">I</a>;</td></tr>
<tr><th id="2306">2306</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col3 decl" id="393VNI" title='VNI' data-type='const llvm::VNInfo *' data-ref="393VNI">VNI</dfn> = <a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::valno" title='llvm::LiveRange::Segment::valno' data-ref="llvm::LiveRange::Segment::valno">valno</a>;</td></tr>
<tr><th id="2307">2307</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (VNI &amp;&amp; &quot;Live segment has no valno&quot;) ? void (0) : __assert_fail (&quot;VNI &amp;&amp; \&quot;Live segment has no valno\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 2307, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a> &amp;&amp; <q>"Live segment has no valno"</q>);</td></tr>
<tr><th id="2308">2308</th><td></td></tr>
<tr><th id="2309">2309</th><td>  <b>if</b> (<a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a> &gt;= <a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getNumValNumsEv" title='llvm::LiveRange::getNumValNums' data-ref="_ZNK4llvm9LiveRange13getNumValNumsEv">getNumValNums</a>() || <a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a> != <a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange13getValNumInfoEj" title='llvm::LiveRange::getValNumInfo' data-ref="_ZNK4llvm9LiveRange13getValNumInfoEj">getValNumInfo</a>(<a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>)) {</td></tr>
<tr><th id="2310">2310</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Foreign valno in live segment"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2311">2311</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2312">2312</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2313">2313</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>);</td></tr>
<tr><th id="2314">2314</th><td>  }</td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td>  <b>if</b> (<a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isUnusedEv" title='llvm::VNInfo::isUnused' data-ref="_ZNK4llvm6VNInfo8isUnusedEv">isUnused</a>()) {</td></tr>
<tr><th id="2317">2317</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Live segment valno is marked unused"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2318">2318</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2319">2319</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2320">2320</th><td>  }</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="394MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="394MBB">MBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getMBBFromIndex' data-ref="_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>);</td></tr>
<tr><th id="2323">2323</th><td>  <b>if</b> (!<a class="local col4 ref" href="#394MBB" title='MBB' data-ref="394MBB">MBB</a>) {</td></tr>
<tr><th id="2324">2324</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Bad start of live segment, no basic block"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2325">2325</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2326">2326</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2327">2327</th><td>    <b>return</b>;</td></tr>
<tr><th id="2328">2328</th><td>  }</td></tr>
<tr><th id="2329">2329</th><td>  <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col5 decl" id="395MBBStartIdx" title='MBBStartIdx' data-type='llvm::SlotIndex' data-ref="395MBBStartIdx">MBBStartIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBStartIdx' data-ref="_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(<a class="local col4 ref" href="#394MBB" title='MBB' data-ref="394MBB">MBB</a>);</td></tr>
<tr><th id="2330">2330</th><td>  <b>if</b> (<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col5 ref" href="#395MBBStartIdx" title='MBBStartIdx' data-ref="395MBBStartIdx">MBBStartIdx</a> &amp;&amp; <a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>) {</td></tr>
<tr><th id="2331">2331</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Live segment must begin at MBB entry or valno def"</q>, <a class="local col4 ref" href="#394MBB" title='MBB' data-ref="394MBB">MBB</a>);</td></tr>
<tr><th id="2332">2332</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2333">2333</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2334">2334</th><td>  }</td></tr>
<tr><th id="2335">2335</th><td></td></tr>
<tr><th id="2336">2336</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="396EndMBB" title='EndMBB' data-type='const llvm::MachineBasicBlock *' data-ref="396EndMBB">EndMBB</dfn> =</td></tr>
<tr><th id="2337">2337</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getMBBFromIndex' data-ref="_ZNK4llvm13LiveIntervals15getMBBFromIndexENS_9SlotIndexE">getMBBFromIndex</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>());</td></tr>
<tr><th id="2338">2338</th><td>  <b>if</b> (!<a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>) {</td></tr>
<tr><th id="2339">2339</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Bad end of live segment, no basic block"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2340">2340</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2341">2341</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2342">2342</th><td>    <b>return</b>;</td></tr>
<tr><th id="2343">2343</th><td>  }</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>  <i>// No more checks for live-out segments.</i></td></tr>
<tr><th id="2346">2346</th><td>  <b>if</b> (<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>))</td></tr>
<tr><th id="2347">2347</th><td>    <b>return</b>;</td></tr>
<tr><th id="2348">2348</th><td></td></tr>
<tr><th id="2349">2349</th><td>  <i>// RegUnit intervals are allowed dead phis.</i></td></tr>
<tr><th id="2350">2350</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>) &amp;&amp; <a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>() &amp;&amp;</td></tr>
<tr><th id="2351">2351</th><td>      <a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> &amp;&amp; <a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getDeadSlotEv" title='llvm::SlotIndex::getDeadSlot' data-ref="_ZNK4llvm9SlotIndex11getDeadSlotEv">getDeadSlot</a>())</td></tr>
<tr><th id="2352">2352</th><td>    <b>return</b>;</td></tr>
<tr><th id="2353">2353</th><td></td></tr>
<tr><th id="2354">2354</th><td>  <i>// The live segment is ending inside EndMBB</i></td></tr>
<tr><th id="2355">2355</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="397MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="397MI">MI</dfn> =</td></tr>
<tr><th id="2356">2356</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex11getPrevSlotEv" title='llvm::SlotIndex::getPrevSlot' data-ref="_ZNK4llvm9SlotIndex11getPrevSlotEv">getPrevSlot</a>());</td></tr>
<tr><th id="2357">2357</th><td>  <b>if</b> (!<a class="local col7 ref" href="#397MI" title='MI' data-ref="397MI">MI</a>) {</td></tr>
<tr><th id="2358">2358</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Live segment doesn't end at a valid instruction"</q>, <a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>);</td></tr>
<tr><th id="2359">2359</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2360">2360</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2361">2361</th><td>    <b>return</b>;</td></tr>
<tr><th id="2362">2362</th><td>  }</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>  <i>// The block slot must refer to a basic block boundary.</i></td></tr>
<tr><th id="2365">2365</th><td>  <b>if</b> (<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex7isBlockEv" title='llvm::SlotIndex::isBlock' data-ref="_ZNK4llvm9SlotIndex7isBlockEv">isBlock</a>()) {</td></tr>
<tr><th id="2366">2366</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Live segment ends at B slot of an instruction"</q>, <a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>);</td></tr>
<tr><th id="2367">2367</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2368">2368</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2369">2369</th><td>  }</td></tr>
<tr><th id="2370">2370</th><td></td></tr>
<tr><th id="2371">2371</th><td>  <b>if</b> (<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex6isDeadEv" title='llvm::SlotIndex::isDead' data-ref="_ZNK4llvm9SlotIndex6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="2372">2372</th><td>    <i>// Segment ends on the dead slot.</i></td></tr>
<tr><th id="2373">2373</th><td><i>    // That means there must be a dead def.</i></td></tr>
<tr><th id="2374">2374</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>::<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvm9SlotIndex11isSameInstrES0_S0_" title='llvm::SlotIndex::isSameInstr' data-ref="_ZN4llvm9SlotIndex11isSameInstrES0_S0_">isSameInstr</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a>, <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>)) {</td></tr>
<tr><th id="2375">2375</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Live segment ending at dead slot spans instructions"</q>, <a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>);</td></tr>
<tr><th id="2376">2376</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2377">2377</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2378">2378</th><td>    }</td></tr>
<tr><th id="2379">2379</th><td>  }</td></tr>
<tr><th id="2380">2380</th><td></td></tr>
<tr><th id="2381">2381</th><td>  <i>// A live segment can only end at an early-clobber slot if it is being</i></td></tr>
<tr><th id="2382">2382</th><td><i>  // redefined by an early-clobber def.</i></td></tr>
<tr><th id="2383">2383</th><td>  <b>if</b> (<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex14isEarlyClobberEv" title='llvm::SlotIndex::isEarlyClobber' data-ref="_ZNK4llvm9SlotIndex14isEarlyClobberEv">isEarlyClobber</a>()) {</td></tr>
<tr><th id="2384">2384</th><td>    <b>if</b> (<a class="local col9 ref" href="#389I" title='I' data-ref="389I">I</a>+<var>1</var> == <a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZNK4llvm9LiveRange3endEv">end</a>() || (<a class="local col9 ref" href="#389I" title='I' data-ref="389I">I</a>+<var>1</var>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexneES0_" title='llvm::SlotIndex::operator!=' data-ref="_ZNK4llvm9SlotIndexneES0_">!=</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>) {</td></tr>
<tr><th id="2385">2385</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Live segment ending at early clobber slot must be "</q></td></tr>
<tr><th id="2386">2386</th><td>             <q>"redefined by an EC def in the same instruction"</q>, <a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>);</td></tr>
<tr><th id="2387">2387</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2388">2388</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2389">2389</th><td>    }</td></tr>
<tr><th id="2390">2390</th><td>  }</td></tr>
<tr><th id="2391">2391</th><td></td></tr>
<tr><th id="2392">2392</th><td>  <i>// The following checks only apply to virtual registers. Physreg liveness</i></td></tr>
<tr><th id="2393">2393</th><td><i>  // is too weird to check.</i></td></tr>
<tr><th id="2394">2394</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>)) {</td></tr>
<tr><th id="2395">2395</th><td>    <i>// A live segment can end with either a redefinition, a kill flag on a</i></td></tr>
<tr><th id="2396">2396</th><td><i>    // use, or a dead flag on a def.</i></td></tr>
<tr><th id="2397">2397</th><td>    <em>bool</em> <dfn class="local col8 decl" id="398hasRead" title='hasRead' data-type='bool' data-ref="398hasRead">hasRead</dfn> = <b>false</b>;</td></tr>
<tr><th id="2398">2398</th><td>    <em>bool</em> <dfn class="local col9 decl" id="399hasSubRegDef" title='hasSubRegDef' data-type='bool' data-ref="399hasSubRegDef">hasSubRegDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="2399">2399</th><td>    <em>bool</em> <dfn class="local col0 decl" id="400hasDeadDef" title='hasDeadDef' data-type='bool' data-ref="400hasDeadDef">hasDeadDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="2400">2400</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::ConstMIBundleOperands" title='llvm::ConstMIBundleOperands' data-ref="llvm::ConstMIBundleOperands">ConstMIBundleOperands</a> <dfn class="local col1 decl" id="401MOI" title='MOI' data-type='llvm::ConstMIBundleOperands' data-ref="401MOI">MOI</dfn><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE" title='llvm::ConstMIBundleOperands::ConstMIBundleOperands' data-ref="_ZN4llvm21ConstMIBundleOperandsC1ERKNS_12MachineInstrE">(</a>*<a class="local col7 ref" href="#397MI" title='MI' data-ref="397MI">MI</a>); <a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm26MachineOperandIteratorBase7isValidEv" title='llvm::MachineOperandIteratorBase::isValid' data-ref="_ZNK4llvm26MachineOperandIteratorBase7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm26MachineOperandIteratorBaseppEv" title='llvm::MachineOperandIteratorBase::operator++' data-ref="_ZN4llvm26MachineOperandIteratorBaseppEv">++</a><a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a>) {</td></tr>
<tr><th id="2401">2401</th><td>      <b>if</b> (!<a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() != <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>)</td></tr>
<tr><th id="2402">2402</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2403">2403</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="402Sub" title='Sub' data-type='unsigned int' data-ref="402Sub">Sub</dfn> = <a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="2404">2404</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="403SLM" title='SLM' data-type='llvm::LaneBitmask' data-ref="403SLM">SLM</dfn> = <a class="local col2 ref" href="#402Sub" title='Sub' data-ref="402Sub">Sub</a> != <var>0</var> ? <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TRI" title='(anonymous namespace)::MachineVerifier::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col2 ref" href="#402Sub" title='Sub' data-ref="402Sub">Sub</a>)</td></tr>
<tr><th id="2405">2405</th><td>                                 : <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="2406">2406</th><td>      <b>if</b> (<a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="2407">2407</th><td>        <b>if</b> (<a class="local col2 ref" href="#402Sub" title='Sub' data-ref="402Sub">Sub</a> != <var>0</var>) {</td></tr>
<tr><th id="2408">2408</th><td>          <a class="local col9 ref" href="#399hasSubRegDef" title='hasSubRegDef' data-ref="399hasSubRegDef">hasSubRegDef</a> = <b>true</b>;</td></tr>
<tr><th id="2409">2409</th><td>          <i>// An operand %0:sub0 reads %0:sub1..n. Invert the lane</i></td></tr>
<tr><th id="2410">2410</th><td><i>          // mask for subregister defs. Read-undef defs will be handled by</i></td></tr>
<tr><th id="2411">2411</th><td><i>          // readsReg below.</i></td></tr>
<tr><th id="2412">2412</th><td>          <a class="local col3 ref" href="#403SLM" title='SLM' data-ref="403SLM">SLM</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col3 ref" href="#403SLM" title='SLM' data-ref="403SLM">SLM</a>;</td></tr>
<tr><th id="2413">2413</th><td>        }</td></tr>
<tr><th id="2414">2414</th><td>        <b>if</b> (<a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="2415">2415</th><td>          <a class="local col0 ref" href="#400hasDeadDef" title='hasDeadDef' data-ref="400hasDeadDef">hasDeadDef</a> = <b>true</b>;</td></tr>
<tr><th id="2416">2416</th><td>      }</td></tr>
<tr><th id="2417">2417</th><td>      <b>if</b> (<a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() &amp;&amp; (<a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col3 ref" href="#403SLM" title='SLM' data-ref="403SLM">SLM</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="2418">2418</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2419">2419</th><td>      <b>if</b> (<a class="local col1 ref" href="#401MOI" title='MOI' data-ref="401MOI">MOI</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZNK4llvm21ConstMIBundleOperandsptEv" title='llvm::ConstMIBundleOperands::operator-&gt;' data-ref="_ZNK4llvm21ConstMIBundleOperandsptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="2420">2420</th><td>        <a class="local col8 ref" href="#398hasRead" title='hasRead' data-ref="398hasRead">hasRead</a> = <b>true</b>;</td></tr>
<tr><th id="2421">2421</th><td>    }</td></tr>
<tr><th id="2422">2422</th><td>    <b>if</b> (<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::end" title='llvm::LiveRange::Segment::end' data-ref="llvm::LiveRange::Segment::end">end</a>.<a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndex6isDeadEv" title='llvm::SlotIndex::isDead' data-ref="_ZNK4llvm9SlotIndex6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="2423">2423</th><td>      <i>// Make sure that the corresponding machine operand for a "dead" live</i></td></tr>
<tr><th id="2424">2424</th><td><i>      // range has the dead flag. We cannot perform this check for subregister</i></td></tr>
<tr><th id="2425">2425</th><td><i>      // liveranges as partially dead values are allowed.</i></td></tr>
<tr><th id="2426">2426</th><td>      <b>if</b> (<a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() &amp;&amp; !<a class="local col0 ref" href="#400hasDeadDef" title='hasDeadDef' data-ref="400hasDeadDef">hasDeadDef</a>) {</td></tr>
<tr><th id="2427">2427</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Instruction ending live segment on dead slot has no dead flag"</q>,</td></tr>
<tr><th id="2428">2428</th><td>               <a class="local col7 ref" href="#397MI" title='MI' data-ref="397MI">MI</a>);</td></tr>
<tr><th id="2429">2429</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2430">2430</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2431">2431</th><td>      }</td></tr>
<tr><th id="2432">2432</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2433">2433</th><td>      <b>if</b> (!<a class="local col8 ref" href="#398hasRead" title='hasRead' data-ref="398hasRead">hasRead</a>) {</td></tr>
<tr><th id="2434">2434</th><td>        <i>// When tracking subregister liveness, the main range must start new</i></td></tr>
<tr><th id="2435">2435</th><td><i>        // values on partial register writes, even if there is no read.</i></td></tr>
<tr><th id="2436">2436</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj" title='llvm::MachineRegisterInfo::shouldTrackSubRegLiveness' data-ref="_ZNK4llvm19MachineRegisterInfo25shouldTrackSubRegLivenessEj">shouldTrackSubRegLiveness</a>(<a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>) || <a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>() ||</td></tr>
<tr><th id="2437">2437</th><td>            !<a class="local col9 ref" href="#399hasSubRegDef" title='hasSubRegDef' data-ref="399hasSubRegDef">hasSubRegDef</a>) {</td></tr>
<tr><th id="2438">2438</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"Instruction ending live segment doesn't read the register"</q>,</td></tr>
<tr><th id="2439">2439</th><td>                 <a class="local col7 ref" href="#397MI" title='MI' data-ref="397MI">MI</a>);</td></tr>
<tr><th id="2440">2440</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2441">2441</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRange7SegmentE">report_context</a>(<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>);</td></tr>
<tr><th id="2442">2442</th><td>        }</td></tr>
<tr><th id="2443">2443</th><td>      }</td></tr>
<tr><th id="2444">2444</th><td>    }</td></tr>
<tr><th id="2445">2445</th><td>  }</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td>  <i>// Now check all the basic blocks in this live segment.</i></td></tr>
<tr><th id="2448">2448</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator">const_iterator</a> <dfn class="local col4 decl" id="404MFI" title='MFI' data-type='MachineFunction::const_iterator' data-ref="404MFI">MFI</dfn> = <a class="local col4 ref" href="#394MBB" title='MBB' data-ref="394MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/ADT/ilist_node.h.html#_ZNK4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZNK4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="2449">2449</th><td>  <i>// Is this live segment the beginning of a non-PHIDef VN?</i></td></tr>
<tr><th id="2450">2450</th><td>  <b>if</b> (<a class="local col2 ref" href="#392S" title='S' data-ref="392S">S</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::Segment::start" title='llvm::LiveRange::Segment::start' data-ref="llvm::LiveRange::Segment::start">start</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> &amp;&amp; !<a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>()) {</td></tr>
<tr><th id="2451">2451</th><td>    <i>// Not live-in to any blocks.</i></td></tr>
<tr><th id="2452">2452</th><td>    <b>if</b> (<a class="local col4 ref" href="#394MBB" title='MBB' data-ref="394MBB">MBB</a> == <a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>)</td></tr>
<tr><th id="2453">2453</th><td>      <b>return</b>;</td></tr>
<tr><th id="2454">2454</th><td>    <i>// Skip this block.</i></td></tr>
<tr><th id="2455">2455</th><td>    <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>;</td></tr>
<tr><th id="2456">2456</th><td>  }</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="405Undefs" title='Undefs' data-type='SmallVector&lt;llvm::SlotIndex, 4&gt;' data-ref="405Undefs">Undefs</dfn>;</td></tr>
<tr><th id="2459">2459</th><td>  <b>if</b> (<a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="2460">2460</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="406OwnerLI" title='OwnerLI' data-type='llvm::LiveInterval &amp;' data-ref="406OwnerLI">OwnerLI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>);</td></tr>
<tr><th id="2461">2461</th><td>    <a class="local col6 ref" href="#406OwnerLI" title='OwnerLI' data-ref="406OwnerLI">OwnerLI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE" title='llvm::LiveInterval::computeSubRangeUndefs' data-ref="_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE">computeSubRangeUndefs</a>(<span class='refarg'><a class="local col5 ref" href="#405Undefs" title='Undefs' data-ref="405Undefs">Undefs</a></span>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>);</td></tr>
<tr><th id="2462">2462</th><td>  }</td></tr>
<tr><th id="2463">2463</th><td></td></tr>
<tr><th id="2464">2464</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="2465">2465</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveInts-&gt;isLiveInToMBB(LR, &amp;*MFI)) ? void (0) : __assert_fail (&quot;LiveInts-&gt;isLiveInToMBB(LR, &amp;*MFI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 2465, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals13isLiveInToMBBERKNS_9LiveRangeEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::isLiveInToMBB' data-ref="_ZNK4llvm13LiveIntervals13isLiveInToMBBERKNS_9LiveRangeEPKNS_17MachineBasicBlockE">isLiveInToMBB</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, &amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>));</td></tr>
<tr><th id="2466">2466</th><td>    <i>// We don't know how to track physregs into a landing pad.</i></td></tr>
<tr><th id="2467">2467</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="2468">2468</th><td>        <a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>()) {</td></tr>
<tr><th id="2469">2469</th><td>      <b>if</b> (&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a> == <a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>)</td></tr>
<tr><th id="2470">2470</th><td>        <b>break</b>;</td></tr>
<tr><th id="2471">2471</th><td>      <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>;</td></tr>
<tr><th id="2472">2472</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2473">2473</th><td>    }</td></tr>
<tr><th id="2474">2474</th><td></td></tr>
<tr><th id="2475">2475</th><td>    <i>// Is VNI a PHI-def in the current block?</i></td></tr>
<tr><th id="2476">2476</th><td>    <em>bool</em> <dfn class="local col7 decl" id="407IsPHI" title='IsPHI' data-type='bool' data-ref="407IsPHI">IsPHI</dfn> = <a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm6VNInfo8isPHIDefEv" title='llvm::VNInfo::isPHIDef' data-ref="_ZNK4llvm6VNInfo8isPHIDefEv">isPHIDef</a>() &amp;&amp;</td></tr>
<tr><th id="2477">2477</th><td>      <a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::def" title='llvm::VNInfo::def' data-ref="llvm::VNInfo::def">def</a> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZNK4llvm9SlotIndexeqES0_" title='llvm::SlotIndex::operator==' data-ref="_ZNK4llvm9SlotIndexeqES0_">==</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBStartIdx' data-ref="_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>);</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>    <i>// Check that VNI is live-out of all predecessors.</i></td></tr>
<tr><th id="2480">2480</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator">const_pred_iterator</a> <dfn class="local col8 decl" id="408PI" title='PI' data-type='MachineBasicBlock::const_pred_iterator' data-ref="408PI">PI</dfn> = <a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="2481">2481</th><td>         <dfn class="local col9 decl" id="409PE" title='PE' data-type='MachineBasicBlock::const_pred_iterator' data-ref="409PE">PE</dfn> = <a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a><a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col8 ref" href="#408PI" title='PI' data-ref="408PI">PI</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#409PE" title='PE' data-ref="409PE">PE</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col8 ref" href="#408PI" title='PI' data-ref="408PI">PI</a>) {</td></tr>
<tr><th id="2482">2482</th><td>      <a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndex" title='llvm::SlotIndex' data-ref="llvm::SlotIndex">SlotIndex</a> <dfn class="local col0 decl" id="410PEnd" title='PEnd' data-type='llvm::SlotIndex' data-ref="410PEnd">PEnd</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBEndIdx' data-ref="_ZNK4llvm13LiveIntervals12getMBBEndIdxEPKNS_17MachineBasicBlockE">getMBBEndIdx</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#408PI" title='PI' data-ref="408PI">PI</a>);</td></tr>
<tr><th id="2483">2483</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col1 decl" id="411PVNI" title='PVNI' data-type='const llvm::VNInfo *' data-ref="411PVNI">PVNI</dfn> = <a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE" title='llvm::LiveRange::getVNInfoBefore' data-ref="_ZNK4llvm9LiveRange15getVNInfoBeforeENS_9SlotIndexE">getVNInfoBefore</a>(<a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#410PEnd" title='PEnd' data-ref="410PEnd">PEnd</a>);</td></tr>
<tr><th id="2484">2484</th><td></td></tr>
<tr><th id="2485">2485</th><td>      <i>// All predecessors must have a live-out value. However for a phi</i></td></tr>
<tr><th id="2486">2486</th><td><i>      // instruction with subregister intervals</i></td></tr>
<tr><th id="2487">2487</th><td><i>      // only one of the subregisters (not necessarily the current one) needs to</i></td></tr>
<tr><th id="2488">2488</th><td><i>      // be defined.</i></td></tr>
<tr><th id="2489">2489</th><td>      <b>if</b> (!<a class="local col1 ref" href="#411PVNI" title='PVNI' data-ref="411PVNI">PVNI</a> &amp;&amp; (<a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>() || !<a class="local col7 ref" href="#407IsPHI" title='IsPHI' data-ref="407IsPHI">IsPHI</a>)) {</td></tr>
<tr><th id="2490">2490</th><td>        <b>if</b> (<a class="type" href="LiveRangeCalc.h.html#llvm::LiveRangeCalc" title='llvm::LiveRangeCalc' data-ref="llvm::LiveRangeCalc">LiveRangeCalc</a>::<a class="ref" href="LiveRangeCalc.h.html#_ZN4llvm13LiveRangeCalc18isJointlyDominatedEPKNS_17MachineBasicBlockENS_8ArrayRefINS_9SlotIndexEEERKNS_11SlotIndexesE" title='llvm::LiveRangeCalc::isJointlyDominated' data-ref="_ZN4llvm13LiveRangeCalc18isJointlyDominatedEPKNS_17MachineBasicBlockENS_8ArrayRefINS_9SlotIndexEEERKNS_11SlotIndexesE">isJointlyDominated</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#408PI" title='PI' data-ref="408PI">PI</a>, <a class="ref fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col5 ref" href="#405Undefs" title='Undefs' data-ref="405Undefs">Undefs</a>, *<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::Indexes" title='(anonymous namespace)::MachineVerifier::Indexes' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::Indexes">Indexes</a>))</td></tr>
<tr><th id="2491">2491</th><td>          <b>continue</b>;</td></tr>
<tr><th id="2492">2492</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Register not marked live out of predecessor"</q>, <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#408PI" title='PI' data-ref="408PI">PI</a>);</td></tr>
<tr><th id="2493">2493</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2494">2494</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm6VNInfoE">report_context</a>(*<a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>);</td></tr>
<tr><th id="2495">2495</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" live into "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd></td></tr>
<tr><th id="2496">2496</th><td>               <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBStartIdx' data-ref="_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", not live before "</q></td></tr>
<tr><th id="2497">2497</th><td>               <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#410PEnd" title='PEnd' data-ref="410PEnd">PEnd</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2498">2498</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2499">2499</th><td>      }</td></tr>
<tr><th id="2500">2500</th><td></td></tr>
<tr><th id="2501">2501</th><td>      <i>// Only PHI-defs can take different predecessor values.</i></td></tr>
<tr><th id="2502">2502</th><td>      <b>if</b> (!<a class="local col7 ref" href="#407IsPHI" title='IsPHI' data-ref="407IsPHI">IsPHI</a> &amp;&amp; <a class="local col1 ref" href="#411PVNI" title='PVNI' data-ref="411PVNI">PVNI</a> != <a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>) {</td></tr>
<tr><th id="2503">2503</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"Different value live out of predecessor"</q>, <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#408PI" title='PI' data-ref="408PI">PI</a>);</td></tr>
<tr><th id="2504">2504</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col8 ref" href="#388LR" title='LR' data-ref="388LR">LR</a>, <a class="local col0 ref" href="#390Reg" title='Reg' data-ref="390Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#391LaneMask" title='LaneMask' data-ref="391LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2505">2505</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Valno #"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#411PVNI" title='PVNI' data-ref="411PVNI">PVNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" live out of "</q></td></tr>
<tr><th id="2506">2506</th><td>               <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col8 ref" href="#408PI" title='PI' data-ref="408PI">PI</a>)) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd> <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/CodeGen/SlotIndexes.h.html#83" title='llvm::SlotIndex::SlotIndex' data-ref="_ZN4llvm9SlotIndexC1ERKS0_"></a><a class="local col0 ref" href="#410PEnd" title='PEnd' data-ref="410PEnd">PEnd</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nValno #"</q></td></tr>
<tr><th id="2507">2507</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#393VNI" title='VNI' data-ref="393VNI">VNI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" live into "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'@'</kbd></td></tr>
<tr><th id="2508">2508</th><td>               <a class="ref" href="../../include/llvm/CodeGen/SlotIndexes.h.html#_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamENS_9SlotIndexE">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE" title='llvm::LiveIntervals::getMBBStartIdx' data-ref="_ZNK4llvm13LiveIntervals14getMBBStartIdxEPKNS_17MachineBasicBlockE">getMBBStartIdx</a>(&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2509">2509</th><td>      }</td></tr>
<tr><th id="2510">2510</th><td>    }</td></tr>
<tr><th id="2511">2511</th><td>    <b>if</b> (&amp;<a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a> == <a class="local col6 ref" href="#396EndMBB" title='EndMBB' data-ref="396EndMBB">EndMBB</a>)</td></tr>
<tr><th id="2512">2512</th><td>      <b>break</b>;</td></tr>
<tr><th id="2513">2513</th><td>    <a class="ref" href="../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#404MFI" title='MFI' data-ref="404MFI">MFI</a>;</td></tr>
<tr><th id="2514">2514</th><td>  }</td></tr>
<tr><th id="2515">2515</th><td>}</td></tr>
<tr><th id="2516">2516</th><td></td></tr>
<tr><th id="2517">2517</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRange' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveRange(const llvm::LiveRange &amp; LR, unsigned int Reg, llvm::LaneBitmask LaneMask = LaneBitmask::getNone())' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">verifyLiveRange</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a> &amp;<dfn class="local col2 decl" id="412LR" title='LR' data-type='const llvm::LiveRange &amp;' data-ref="412LR">LR</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="413Reg" title='Reg' data-type='unsigned int' data-ref="413Reg">Reg</dfn>,</td></tr>
<tr><th id="2518">2518</th><td>                                      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="414LaneMask" title='LaneMask' data-type='llvm::LaneBitmask' data-ref="414LaneMask">LaneMask</dfn>) {</td></tr>
<tr><th id="2519">2519</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo" title='llvm::VNInfo' data-ref="llvm::VNInfo">VNInfo</a> *<dfn class="local col5 decl" id="415VNI" title='VNI' data-type='const llvm::VNInfo *' data-ref="415VNI">VNI</dfn> : <a class="local col2 ref" href="#412LR" title='LR' data-ref="412LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::valnos" title='llvm::LiveRange::valnos' data-ref="llvm::LiveRange::valnos">valnos</a>)</td></tr>
<tr><th id="2520">2520</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRangeValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE">verifyLiveRangeValue</a>(<a class="local col2 ref" href="#412LR" title='LR' data-ref="412LR">LR</a>, <a class="local col5 ref" href="#415VNI" title='VNI' data-ref="415VNI">VNI</a>, <a class="local col3 ref" href="#413Reg" title='Reg' data-ref="413Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#414LaneMask" title='LaneMask' data-ref="414LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2521">2521</th><td></td></tr>
<tr><th id="2522">2522</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange" title='llvm::LiveRange' data-ref="llvm::LiveRange">LiveRange</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_iterator" title='llvm::LiveRange::const_iterator' data-type='Segments::const_iterator' data-ref="llvm::LiveRange::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="416I" title='I' data-type='LiveRange::const_iterator' data-ref="416I">I</dfn> = <a class="local col2 ref" href="#412LR" title='LR' data-ref="412LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5beginEv" title='llvm::LiveRange::begin' data-ref="_ZNK4llvm9LiveRange5beginEv">begin</a>(), <dfn class="local col7 decl" id="417E" title='E' data-type='LiveRange::const_iterator' data-ref="417E">E</dfn> = <a class="local col2 ref" href="#412LR" title='LR' data-ref="412LR">LR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange3endEv" title='llvm::LiveRange::end' data-ref="_ZNK4llvm9LiveRange3endEv">end</a>(); <a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a> != <a class="local col7 ref" href="#417E" title='E' data-ref="417E">E</a>; ++<a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>)</td></tr>
<tr><th id="2523">2523</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRangeSegment' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE">verifyLiveRangeSegment</a>(<a class="local col2 ref" href="#412LR" title='LR' data-ref="412LR">LR</a>, <a class="local col6 ref" href="#416I" title='I' data-ref="416I">I</a>, <a class="local col3 ref" href="#413Reg" title='Reg' data-ref="413Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#414LaneMask" title='LaneMask' data-ref="414LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2524">2524</th><td>}</td></tr>
<tr><th id="2525">2525</th><td></td></tr>
<tr><th id="2526">2526</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::verifyLiveInterval' data-type='void (anonymous namespace)::MachineVerifier::verifyLiveInterval(const llvm::LiveInterval &amp; LI)' data-ref="_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE">verifyLiveInterval</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col8 decl" id="418LI" title='LI' data-type='const llvm::LiveInterval &amp;' data-ref="418LI">LI</dfn>) {</td></tr>
<tr><th id="2527">2527</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="419Reg" title='Reg' data-type='unsigned int' data-ref="419Reg">Reg</dfn> = <a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>;</td></tr>
<tr><th id="2528">2528</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(Reg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(Reg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 2528, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#419Reg" title='Reg' data-ref="419Reg">Reg</a>));</td></tr>
<tr><th id="2529">2529</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRange' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">verifyLiveRange</a>(<a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>, <a class="local col9 ref" href="#419Reg" title='Reg' data-ref="419Reg">Reg</a>);</td></tr>
<tr><th id="2530">2530</th><td></td></tr>
<tr><th id="2531">2531</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col0 decl" id="420Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="420Mask">Mask</dfn>;</td></tr>
<tr><th id="2532">2532</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="421MaxMask" title='MaxMask' data-type='llvm::LaneBitmask' data-ref="421MaxMask">MaxMask</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MRI" title='(anonymous namespace)::MachineVerifier::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col9 ref" href="#419Reg" title='Reg' data-ref="419Reg">Reg</a>);</td></tr>
<tr><th id="2533">2533</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange" title='llvm::LiveInterval::SubRange' data-ref="llvm::LiveInterval::SubRange">SubRange</a> &amp;<dfn class="local col2 decl" id="422SR" title='SR' data-type='const LiveInterval::SubRange &amp;' data-ref="422SR">SR</dfn> : <a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval9subrangesEv" title='llvm::LiveInterval::subranges' data-ref="_ZNK4llvm12LiveInterval9subrangesEv">subranges</a>()) {</td></tr>
<tr><th id="2534">2534</th><td>    <b>if</b> ((<a class="local col0 ref" href="#420Mask" title='Mask' data-ref="420Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="2535">2535</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Lane masks of sub ranges overlap in live interval"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2536">2536</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE">report_context</a>(<a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>);</td></tr>
<tr><th id="2537">2537</th><td>    }</td></tr>
<tr><th id="2538">2538</th><td>    <b>if</b> ((<a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col1 ref" href="#421MaxMask" title='MaxMask' data-ref="421MaxMask">MaxMask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>()) {</td></tr>
<tr><th id="2539">2539</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Subrange lanemask is invalid"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2540">2540</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE">report_context</a>(<a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>);</td></tr>
<tr><th id="2541">2541</th><td>    }</td></tr>
<tr><th id="2542">2542</th><td>    <b>if</b> (<a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange5emptyEv" title='llvm::LiveRange::empty' data-ref="_ZNK4llvm9LiveRange5emptyEv">empty</a>()) {</td></tr>
<tr><th id="2543">2543</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Subrange must not be empty"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2544">2544</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">report_context</a>(<a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>, <a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2545">2545</th><td>    }</td></tr>
<tr><th id="2546">2546</th><td>    <a class="local col0 ref" href="#420Mask" title='Mask' data-ref="420Mask">Mask</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="2547">2547</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE" title='(anonymous namespace)::MachineVerifier::verifyLiveRange' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE">verifyLiveRange</a>(<a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>, <a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::SubRange::LaneMask" title='llvm::LiveInterval::SubRange::LaneMask' data-ref="llvm::LiveInterval::SubRange::LaneMask">LaneMask</a>);</td></tr>
<tr><th id="2548">2548</th><td>    <b>if</b> (!<a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange6coversERKS0_" title='llvm::LiveRange::covers' data-ref="_ZNK4llvm9LiveRange6coversERKS0_">covers</a>(<a class="local col2 ref" href="#422SR" title='SR' data-ref="422SR">SR</a>)) {</td></tr>
<tr><th id="2549">2549</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"A Subrange is not covered by the main range"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2550">2550</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE">report_context</a>(<a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>);</td></tr>
<tr><th id="2551">2551</th><td>    }</td></tr>
<tr><th id="2552">2552</th><td>  }</td></tr>
<tr><th id="2553">2553</th><td></td></tr>
<tr><th id="2554">2554</th><td>  <i>// Check the LI only has one connected component.</i></td></tr>
<tr><th id="2555">2555</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::ConnectedVNInfoEqClasses" title='llvm::ConnectedVNInfoEqClasses' data-ref="llvm::ConnectedVNInfoEqClasses">ConnectedVNInfoEqClasses</a> <dfn class="local col3 decl" id="423ConEQ" title='ConEQ' data-type='llvm::ConnectedVNInfoEqClasses' data-ref="423ConEQ">ConEQ</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm24ConnectedVNInfoEqClassesC1ERNS_13LiveIntervalsE" title='llvm::ConnectedVNInfoEqClasses::ConnectedVNInfoEqClasses' data-ref="_ZN4llvm24ConnectedVNInfoEqClassesC1ERNS_13LiveIntervalsE">(</a>*<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::LiveInts" title='(anonymous namespace)::MachineVerifier::LiveInts' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::LiveInts">LiveInts</a>);</td></tr>
<tr><th id="2556">2556</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="424NumComp" title='NumComp' data-type='unsigned int' data-ref="424NumComp">NumComp</dfn> = <a class="local col3 ref" href="#423ConEQ" title='ConEQ' data-ref="423ConEQ">ConEQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE" title='llvm::ConnectedVNInfoEqClasses::Classify' data-ref="_ZN4llvm24ConnectedVNInfoEqClasses8ClassifyERKNS_9LiveRangeE">Classify</a>(<a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>);</td></tr>
<tr><th id="2557">2557</th><td>  <b>if</b> (<a class="local col4 ref" href="#424NumComp" title='NumComp' data-ref="424NumComp">NumComp</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="2558">2558</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm15MachineFunctionE">report</a>(<q>"Multiple connected components in live interval"</q>, <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>);</td></tr>
<tr><th id="2559">2559</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE" title='(anonymous namespace)::MachineVerifier::report_context' data-use='c' data-ref="_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm12LiveIntervalE">report_context</a>(<a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>);</td></tr>
<tr><th id="2560">2560</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="425comp" title='comp' data-type='unsigned int' data-ref="425comp">comp</dfn> = <var>0</var>; <a class="local col5 ref" href="#425comp" title='comp' data-ref="425comp">comp</a> != <a class="local col4 ref" href="#424NumComp" title='NumComp' data-ref="424NumComp">NumComp</a>; ++<a class="local col5 ref" href="#425comp" title='comp' data-ref="425comp">comp</a>) {</td></tr>
<tr><th id="2561">2561</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#425comp" title='comp' data-ref="425comp">comp</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": valnos"</q>;</td></tr>
<tr><th id="2562">2562</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>::<a class="typedef" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveRange::const_vni_iterator" title='llvm::LiveRange::const_vni_iterator' data-type='VNInfoList::const_iterator' data-ref="llvm::LiveRange::const_vni_iterator">const_vni_iterator</a> <dfn class="local col6 decl" id="426I" title='I' data-type='LiveInterval::const_vni_iterator' data-ref="426I">I</dfn> = <a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange9vni_beginEv" title='llvm::LiveRange::vni_begin' data-ref="_ZNK4llvm9LiveRange9vni_beginEv">vni_begin</a>(),</td></tr>
<tr><th id="2563">2563</th><td>           <dfn class="local col7 decl" id="427E" title='E' data-type='LiveInterval::const_vni_iterator' data-ref="427E">E</dfn> = <a class="local col8 ref" href="#418LI" title='LI' data-ref="418LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange7vni_endEv" title='llvm::LiveRange::vni_end' data-ref="_ZNK4llvm9LiveRange7vni_endEv">vni_end</a>(); <a class="local col6 ref" href="#426I" title='I' data-ref="426I">I</a>!=<a class="local col7 ref" href="#427E" title='E' data-ref="427E">E</a>; ++<a class="local col6 ref" href="#426I" title='I' data-ref="426I">I</a>)</td></tr>
<tr><th id="2564">2564</th><td>        <b>if</b> (<a class="local col5 ref" href="#425comp" title='comp' data-ref="425comp">comp</a> == <a class="local col3 ref" href="#423ConEQ" title='ConEQ' data-ref="423ConEQ">ConEQ</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm24ConnectedVNInfoEqClasses10getEqClassEPKNS_6VNInfoE" title='llvm::ConnectedVNInfoEqClasses::getEqClass' data-ref="_ZNK4llvm24ConnectedVNInfoEqClasses10getEqClassEPKNS_6VNInfoE">getEqClass</a>(*<a class="local col6 ref" href="#426I" title='I' data-ref="426I">I</a>))</td></tr>
<tr><th id="2565">2565</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>' '</kbd> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> (*<a class="local col6 ref" href="#426I" title='I' data-ref="426I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::VNInfo::id" title='llvm::VNInfo::id' data-ref="llvm::VNInfo::id">id</a>;</td></tr>
<tr><th id="2566">2566</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="2567">2567</th><td>    }</td></tr>
<tr><th id="2568">2568</th><td>  }</td></tr>
<tr><th id="2569">2569</th><td>}</td></tr>
<tr><th id="2570">2570</th><td></td></tr>
<tr><th id="2571">2571</th><td><b>namespace</b> {</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>  <i  data-doc="(anonymousnamespace)::StackStateOfBB">// FrameSetup and FrameDestroy can have zero adjustment, so using a single</i></td></tr>
<tr><th id="2574">2574</th><td><i  data-doc="(anonymousnamespace)::StackStateOfBB">  // integer, we can't tell whether it is a FrameSetup or FrameDestroy if the</i></td></tr>
<tr><th id="2575">2575</th><td><i  data-doc="(anonymousnamespace)::StackStateOfBB">  // value is zero.</i></td></tr>
<tr><th id="2576">2576</th><td><i  data-doc="(anonymousnamespace)::StackStateOfBB">  // We use a bool plus an integer to capture the stack state.</i></td></tr>
<tr><th id="2577">2577</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::StackStateOfBB" title='(anonymous namespace)::StackStateOfBB' data-ref="(anonymousnamespace)::StackStateOfBB">StackStateOfBB</dfn> {</td></tr>
<tr><th id="2578">2578</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114StackStateOfBBC1Ev" title='(anonymous namespace)::StackStateOfBB::StackStateOfBB' data-type='void (anonymous namespace)::StackStateOfBB::StackStateOfBB()' data-ref="_ZN12_GLOBAL__N_114StackStateOfBBC1Ev">StackStateOfBB</dfn>() = <b>default</b>;</td></tr>
<tr><th id="2579">2579</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114StackStateOfBBC1Eiibb" title='(anonymous namespace)::StackStateOfBB::StackStateOfBB' data-type='void (anonymous namespace)::StackStateOfBB::StackStateOfBB(int EntryVal, int ExitVal, bool EntrySetup, bool ExitSetup)' data-ref="_ZN12_GLOBAL__N_114StackStateOfBBC1Eiibb">StackStateOfBB</dfn>(<em>int</em> <dfn class="local col8 decl" id="428EntryVal" title='EntryVal' data-type='int' data-ref="428EntryVal">EntryVal</dfn>, <em>int</em> <dfn class="local col9 decl" id="429ExitVal" title='ExitVal' data-type='int' data-ref="429ExitVal">ExitVal</dfn>, <em>bool</em> <dfn class="local col0 decl" id="430EntrySetup" title='EntrySetup' data-type='bool' data-ref="430EntrySetup">EntrySetup</dfn>, <em>bool</em> <dfn class="local col1 decl" id="431ExitSetup" title='ExitSetup' data-type='bool' data-ref="431ExitSetup">ExitSetup</dfn>) :</td></tr>
<tr><th id="2580">2580</th><td>      <a class="tu member" href="#(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</a>(<a class="local col8 ref" href="#428EntryVal" title='EntryVal' data-ref="428EntryVal">EntryVal</a>), <a class="tu member" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a>(<a class="local col9 ref" href="#429ExitVal" title='ExitVal' data-ref="429ExitVal">ExitVal</a>), <a class="tu member" href="#(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</a>(<a class="local col0 ref" href="#430EntrySetup" title='EntrySetup' data-ref="430EntrySetup">EntrySetup</a>),</td></tr>
<tr><th id="2581">2581</th><td>      <a class="tu member" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a>(<a class="local col1 ref" href="#431ExitSetup" title='ExitSetup' data-ref="431ExitSetup">ExitSetup</a>) {}</td></tr>
<tr><th id="2582">2582</th><td></td></tr>
<tr><th id="2583">2583</th><td>    <i  data-doc="(anonymousnamespace)::StackStateOfBB::EntryValue">// Can be negative, which means we are setting up a frame.</i></td></tr>
<tr><th id="2584">2584</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-type='int' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</dfn> = <var>0</var>;</td></tr>
<tr><th id="2585">2585</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-type='int' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</dfn> = <var>0</var>;</td></tr>
<tr><th id="2586">2586</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-type='bool' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</dfn> = <b>false</b>;</td></tr>
<tr><th id="2587">2587</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-type='bool' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</dfn> = <b>false</b>;</td></tr>
<tr><th id="2588">2588</th><td>  };</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="2591">2591</th><td></td></tr>
<tr><th id="2592">2592</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv">/// Make sure on every path through the CFG, a FrameSetup &lt;n&gt; is always followed</i></td></tr>
<tr><th id="2593">2593</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv">/// by a FrameDestroy &lt;n&gt;, stack adjustments are identical on all</i></td></tr>
<tr><th id="2594">2594</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv">/// CFG edges to a merge point, and frame is destroyed at end of a return block.</i></td></tr>
<tr><th id="2595">2595</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineVerifier" title='(anonymous namespace)::MachineVerifier' data-ref="(anonymousnamespace)::MachineVerifier">MachineVerifier</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv" title='(anonymous namespace)::MachineVerifier::verifyStackFrame' data-type='void (anonymous namespace)::MachineVerifier::verifyStackFrame()' data-ref="_ZN12_GLOBAL__N_115MachineVerifier16verifyStackFrameEv">verifyStackFrame</dfn>() {</td></tr>
<tr><th id="2596">2596</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="432FrameSetupOpcode" title='FrameSetupOpcode' data-type='unsigned int' data-ref="432FrameSetupOpcode">FrameSetupOpcode</dfn>   = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>();</td></tr>
<tr><th id="2597">2597</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="433FrameDestroyOpcode" title='FrameDestroyOpcode' data-type='unsigned int' data-ref="433FrameDestroyOpcode">FrameDestroyOpcode</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="2598">2598</th><td>  <b>if</b> (<a class="local col2 ref" href="#432FrameSetupOpcode" title='FrameSetupOpcode' data-ref="432FrameSetupOpcode">FrameSetupOpcode</a> == ~<var>0u</var> &amp;&amp; <a class="local col3 ref" href="#433FrameDestroyOpcode" title='FrameDestroyOpcode' data-ref="433FrameDestroyOpcode">FrameDestroyOpcode</a> == ~<var>0u</var>)</td></tr>
<tr><th id="2599">2599</th><td>    <b>return</b>;</td></tr>
<tr><th id="2600">2600</th><td></td></tr>
<tr><th id="2601">2601</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::StackStateOfBB" title='(anonymous namespace)::StackStateOfBB' data-ref="(anonymousnamespace)::StackStateOfBB">StackStateOfBB</a>, <var>8</var>&gt; <a class="tu ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="434SPState" title='SPState' data-type='SmallVector&lt;(anonymous namespace)::StackStateOfBB, 8&gt;' data-ref="434SPState">SPState</dfn>;</td></tr>
<tr><th id="2602">2602</th><td>  <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction14getNumBlockIDsEv" title='llvm::MachineFunction::getNumBlockIDs' data-ref="_ZNK4llvm15MachineFunction14getNumBlockIDsEv">getNumBlockIDs</a>());</td></tr>
<tr><th id="2603">2603</th><td>  <a class="type" href="../../include/llvm/ADT/DepthFirstIterator.h.html#llvm::df_iterator_default_set" title='llvm::df_iterator_default_set' data-ref="llvm::df_iterator_default_set">df_iterator_default_set</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*&gt; <a class="ref fake" href="../../include/llvm/ADT/DepthFirstIterator.h.html#69" title='llvm::df_iterator_default_set&lt;const llvm::MachineBasicBlock *, 8&gt;::df_iterator_default_set' data-ref="_ZN4llvm23df_iterator_default_setIPKNS_17MachineBasicBlockELj8EEC1Ev"></a><dfn class="local col5 decl" id="435Reachable" title='Reachable' data-type='df_iterator_default_set&lt;const llvm::MachineBasicBlock *&gt;' data-ref="435Reachable">Reachable</dfn>;</td></tr>
<tr><th id="2604">2604</th><td></td></tr>
<tr><th id="2605">2605</th><td>  <i>// Visit the MBBs in DFS order.</i></td></tr>
<tr><th id="2606">2606</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/DepthFirstIterator.h.html#llvm::df_ext_iterator" title='llvm::df_ext_iterator' data-ref="llvm::df_ext_iterator">df_ext_iterator</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *,</td></tr>
<tr><th id="2607">2607</th><td>                       <a class="type" href="../../include/llvm/ADT/DepthFirstIterator.h.html#llvm::df_iterator_default_set" title='llvm::df_iterator_default_set' data-ref="llvm::df_iterator_default_set">df_iterator_default_set</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;&gt;</td></tr>
<tr><th id="2608">2608</th><td>       <dfn class="local col6 decl" id="436DFI" title='DFI' data-type='df_ext_iterator&lt;const llvm::MachineFunction *, df_iterator_default_set&lt;const llvm::MachineBasicBlock *&gt; &gt;' data-ref="436DFI">DFI</dfn> = <a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm12df_ext_beginERKT_RT0_" title='llvm::df_ext_begin' data-ref="_ZN4llvm12df_ext_beginERKT_RT0_">df_ext_begin</a>(<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>, <span class='refarg'><a class="local col5 ref" href="#435Reachable" title='Reachable' data-ref="435Reachable">Reachable</a></span>), <dfn class="local col7 decl" id="437DFE" title='DFE' data-type='df_ext_iterator&lt;const llvm::MachineFunction *, df_iterator_default_set&lt;const llvm::MachineBasicBlock *&gt; &gt;' data-ref="437DFE">DFE</dfn> = <a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm10df_ext_endERKT_RT0_" title='llvm::df_ext_end' data-ref="_ZN4llvm10df_ext_endERKT_RT0_">df_ext_end</a>(<a class="tu member" href="#(anonymousnamespace)::MachineVerifier::MF" title='(anonymous namespace)::MachineVerifier::MF' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::MF">MF</a>, <span class='refarg'><a class="local col5 ref" href="#435Reachable" title='Reachable' data-ref="435Reachable">Reachable</a></span>);</td></tr>
<tr><th id="2609">2609</th><td>       <a class="local col6 ref" href="#436DFI" title='DFI' data-ref="436DFI">DFI</a> <a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZNK4llvm11df_iteratorneERKNS_11df_iteratorIT_T0_XT1_ET2_EE" title='llvm::df_iterator::operator!=' data-ref="_ZNK4llvm11df_iteratorneERKNS_11df_iteratorIT_T0_XT1_ET2_EE">!=</a> <a class="local col7 ref" href="#437DFE" title='DFE' data-ref="437DFE">DFE</a>; <a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm11df_iteratorppEv" title='llvm::df_iterator::operator++' data-ref="_ZN4llvm11df_iteratorppEv">++</a><a class="local col6 ref" href="#436DFI" title='DFI' data-ref="436DFI">DFI</a>) {</td></tr>
<tr><th id="2610">2610</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="438MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="438MBB">MBB</dfn> = <a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZNK4llvm11df_iteratordeEv" title='llvm::df_iterator::operator*' data-ref="_ZNK4llvm11df_iteratordeEv">*</a><a class="local col6 ref" href="#436DFI" title='DFI' data-ref="436DFI">DFI</a>;</td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td>    <a class="tu type" href="#(anonymousnamespace)::StackStateOfBB" title='(anonymous namespace)::StackStateOfBB' data-ref="(anonymousnamespace)::StackStateOfBB">StackStateOfBB</a> <a class="tu ref fake" href="#_ZN12_GLOBAL__N_114StackStateOfBBC1Ev" title='(anonymous namespace)::StackStateOfBB::StackStateOfBB' data-use='c' data-ref="_ZN12_GLOBAL__N_114StackStateOfBBC1Ev"></a><dfn class="local col9 decl" id="439BBState" title='BBState' data-type='(anonymous namespace)::StackStateOfBB' data-ref="439BBState">BBState</dfn>;</td></tr>
<tr><th id="2613">2613</th><td>    <i>// Check the exit state of the DFS stack predecessor.</i></td></tr>
<tr><th id="2614">2614</th><td>    <b>if</b> (<a class="local col6 ref" href="#436DFI" title='DFI' data-ref="436DFI">DFI</a>.<a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZNK4llvm11df_iterator13getPathLengthEv" title='llvm::df_iterator::getPathLength' data-ref="_ZNK4llvm11df_iterator13getPathLengthEv">getPathLength</a>() &gt;= <var>2</var>) {</td></tr>
<tr><th id="2615">2615</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="440StackPred" title='StackPred' data-type='const llvm::MachineBasicBlock *' data-ref="440StackPred">StackPred</dfn> = <a class="local col6 ref" href="#436DFI" title='DFI' data-ref="436DFI">DFI</a>.<a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZNK4llvm11df_iterator7getPathEj" title='llvm::df_iterator::getPath' data-ref="_ZNK4llvm11df_iterator7getPathEj">getPath</a>(<a class="local col6 ref" href="#436DFI" title='DFI' data-ref="436DFI">DFI</a>.<a class="ref" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZNK4llvm11df_iterator13getPathLengthEv" title='llvm::df_iterator::getPathLength' data-ref="_ZNK4llvm11df_iterator13getPathLengthEv">getPathLength</a>() - <var>2</var>);</td></tr>
<tr><th id="2616">2616</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reachable.count(StackPred) &amp;&amp; &quot;DFS stack predecessor is already visited.\n&quot;) ? void (0) : __assert_fail (&quot;Reachable.count(StackPred) &amp;&amp; \&quot;DFS stack predecessor is already visited.\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineVerifier.cpp&quot;, 2617, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#435Reachable" title='Reachable' data-ref="435Reachable">Reachable</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col0 ref" href="#440StackPred" title='StackPred' data-ref="440StackPred">StackPred</a>) &amp;&amp;</td></tr>
<tr><th id="2617">2617</th><td>             <q>"DFS stack predecessor is already visited.\n"</q>);</td></tr>
<tr><th id="2618">2618</th><td>      <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</a> = <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#440StackPred" title='StackPred' data-ref="440StackPred">StackPred</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a>;</td></tr>
<tr><th id="2619">2619</th><td>      <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</a> = <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#440StackPred" title='StackPred' data-ref="440StackPred">StackPred</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a>;</td></tr>
<tr><th id="2620">2620</th><td>      <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> = <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</a>;</td></tr>
<tr><th id="2621">2621</th><td>      <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a> = <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</a>;</td></tr>
<tr><th id="2622">2622</th><td>    }</td></tr>
<tr><th id="2623">2623</th><td></td></tr>
<tr><th id="2624">2624</th><td>    <i>// Update stack state by checking contents of MBB.</i></td></tr>
<tr><th id="2625">2625</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col1 decl" id="441I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="441I">I</dfn> : *<a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>) {</td></tr>
<tr><th id="2626">2626</th><td>      <b>if</b> (<a class="local col1 ref" href="#441I" title='I' data-ref="441I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col2 ref" href="#432FrameSetupOpcode" title='FrameSetupOpcode' data-ref="432FrameSetupOpcode">FrameSetupOpcode</a>) {</td></tr>
<tr><th id="2627">2627</th><td>        <b>if</b> (<a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a>)</td></tr>
<tr><th id="2628">2628</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"FrameSetup is after another FrameSetup"</q>, &amp;<a class="local col1 ref" href="#441I" title='I' data-ref="441I">I</a>);</td></tr>
<tr><th id="2629">2629</th><td>        <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> -= <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getFrameTotalSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameTotalSize' data-ref="_ZNK4llvm15TargetInstrInfo17getFrameTotalSizeERKNS_12MachineInstrE">getFrameTotalSize</a>(<a class="local col1 ref" href="#441I" title='I' data-ref="441I">I</a>);</td></tr>
<tr><th id="2630">2630</th><td>        <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a> = <b>true</b>;</td></tr>
<tr><th id="2631">2631</th><td>      }</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>      <b>if</b> (<a class="local col1 ref" href="#441I" title='I' data-ref="441I">I</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col3 ref" href="#433FrameDestroyOpcode" title='FrameDestroyOpcode' data-ref="433FrameDestroyOpcode">FrameDestroyOpcode</a>) {</td></tr>
<tr><th id="2634">2634</th><td>        <em>int</em> <dfn class="local col2 decl" id="442Size" title='Size' data-type='int' data-ref="442Size">Size</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineVerifier::TII" title='(anonymous namespace)::MachineVerifier::TII' data-use='r' data-ref="(anonymousnamespace)::MachineVerifier::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getFrameTotalSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameTotalSize' data-ref="_ZNK4llvm15TargetInstrInfo17getFrameTotalSizeERKNS_12MachineInstrE">getFrameTotalSize</a>(<a class="local col1 ref" href="#441I" title='I' data-ref="441I">I</a>);</td></tr>
<tr><th id="2635">2635</th><td>        <b>if</b> (!<a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a>)</td></tr>
<tr><th id="2636">2636</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"FrameDestroy is not after a FrameSetup"</q>, &amp;<a class="local col1 ref" href="#441I" title='I' data-ref="441I">I</a>);</td></tr>
<tr><th id="2637">2637</th><td>        <em>int</em> <dfn class="local col3 decl" id="443AbsSPAdj" title='AbsSPAdj' data-type='int' data-ref="443AbsSPAdj">AbsSPAdj</dfn> = <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> &lt; <var>0</var> ? -<a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> :</td></tr>
<tr><th id="2638">2638</th><td>                                               <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a>;</td></tr>
<tr><th id="2639">2639</th><td>        <b>if</b> (<a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a> &amp;&amp; <a class="local col3 ref" href="#443AbsSPAdj" title='AbsSPAdj' data-ref="443AbsSPAdj">AbsSPAdj</a> != <a class="local col2 ref" href="#442Size" title='Size' data-ref="442Size">Size</a>) {</td></tr>
<tr><th id="2640">2640</th><td>          <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm12MachineInstrE">report</a>(<q>"FrameDestroy &lt;n&gt; is after FrameSetup &lt;m&gt;"</q>, &amp;<a class="local col1 ref" href="#441I" title='I' data-ref="441I">I</a>);</td></tr>
<tr><th id="2641">2641</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FrameDestroy &lt;"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#442Size" title='Size' data-ref="442Size">Size</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt; is after FrameSetup &lt;"</q></td></tr>
<tr><th id="2642">2642</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col3 ref" href="#443AbsSPAdj" title='AbsSPAdj' data-ref="443AbsSPAdj">AbsSPAdj</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"&gt;.\n"</q>;</td></tr>
<tr><th id="2643">2643</th><td>        }</td></tr>
<tr><th id="2644">2644</th><td>        <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> += <a class="local col2 ref" href="#442Size" title='Size' data-ref="442Size">Size</a>;</td></tr>
<tr><th id="2645">2645</th><td>        <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='w' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a> = <b>false</b>;</td></tr>
<tr><th id="2646">2646</th><td>      }</td></tr>
<tr><th id="2647">2647</th><td>    }</td></tr>
<tr><th id="2648">2648</th><td>    <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a> <a class="tu ref" href="#2577" title='(anonymous namespace)::StackStateOfBB::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_114StackStateOfBBaSERKS0_">=</a> <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>;</td></tr>
<tr><th id="2649">2649</th><td></td></tr>
<tr><th id="2650">2650</th><td>    <i>// Make sure the exit state of any predecessor is consistent with the entry</i></td></tr>
<tr><th id="2651">2651</th><td><i>    // state.</i></td></tr>
<tr><th id="2652">2652</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_pred_iterator" title='llvm::MachineBasicBlock::const_pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_pred_iterator">const_pred_iterator</a> <dfn class="local col4 decl" id="444I" title='I' data-type='MachineBasicBlock::const_pred_iterator' data-ref="444I">I</dfn> = <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="2653">2653</th><td>         <dfn class="local col5 decl" id="445E" title='E' data-type='MachineBasicBlock::const_pred_iterator' data-ref="445E">E</dfn> = <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZNK4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col5 ref" href="#445E" title='E' data-ref="445E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>) {</td></tr>
<tr><th id="2654">2654</th><td>      <b>if</b> (<a class="local col5 ref" href="#435Reachable" title='Reachable' data-ref="435Reachable">Reachable</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>) &amp;&amp;</td></tr>
<tr><th id="2655">2655</th><td>          (<a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> != <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</a> ||</td></tr>
<tr><th id="2656">2656</th><td>           <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a> != <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</a>)) {</td></tr>
<tr><th id="2657">2657</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"The exit stack state of a predecessor is inconsistent."</q>, <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>);</td></tr>
<tr><th id="2658">2658</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Predecessor "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>))</td></tr>
<tr><th id="2659">2659</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has exit state ("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a></td></tr>
<tr><th id="2660">2660</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col4 ref" href="#444I" title='I' data-ref="444I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"), while "</q></td></tr>
<tr><th id="2661">2661</th><td>               <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has entry state ("</q></td></tr>
<tr><th id="2662">2662</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>").\n"</q>;</td></tr>
<tr><th id="2663">2663</th><td>      }</td></tr>
<tr><th id="2664">2664</th><td>    }</td></tr>
<tr><th id="2665">2665</th><td></td></tr>
<tr><th id="2666">2666</th><td>    <i>// Make sure the entry state of any successor is consistent with the exit</i></td></tr>
<tr><th id="2667">2667</th><td><i>    // state.</i></td></tr>
<tr><th id="2668">2668</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_succ_iterator" title='llvm::MachineBasicBlock::const_succ_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::const_iterator' data-ref="llvm::MachineBasicBlock::const_succ_iterator">const_succ_iterator</a> <dfn class="local col6 decl" id="446I" title='I' data-type='MachineBasicBlock::const_succ_iterator' data-ref="446I">I</dfn> = <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZNK4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="2669">2669</th><td>         <dfn class="local col7 decl" id="447E" title='E' data-type='MachineBasicBlock::const_succ_iterator' data-ref="447E">E</dfn> = <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZNK4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col7 ref" href="#447E" title='E' data-ref="447E">E</a>; <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a>) {</td></tr>
<tr><th id="2670">2670</th><td>      <b>if</b> (<a class="local col5 ref" href="#435Reachable" title='Reachable' data-ref="435Reachable">Reachable</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a>) &amp;&amp;</td></tr>
<tr><th id="2671">2671</th><td>          (<a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</a> != <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> ||</td></tr>
<tr><th id="2672">2672</th><td>           <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</a> != <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a>)) {</td></tr>
<tr><th id="2673">2673</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"The entry stack state of a successor is inconsistent."</q>, <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>);</td></tr>
<tr><th id="2674">2674</th><td>        <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Successor "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a>))</td></tr>
<tr><th id="2675">2675</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has entry state ("</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryValue" title='(anonymous namespace)::StackStateOfBB::EntryValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryValue">EntryValue</a></td></tr>
<tr><th id="2676">2676</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col4 ref" href="#434SPState" title='SPState' data-ref="434SPState">SPState</a><a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[(<a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col6 ref" href="#446I" title='I' data-ref="446I">I</a>)-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::EntryIsSetup" title='(anonymous namespace)::StackStateOfBB::EntryIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::EntryIsSetup">EntryIsSetup</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"), while "</q></td></tr>
<tr><th id="2677">2677</th><td>               <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has exit state ("</q></td></tr>
<tr><th id="2678">2678</th><td>               <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>").\n"</q>;</td></tr>
<tr><th id="2679">2679</th><td>      }</td></tr>
<tr><th id="2680">2680</th><td>    }</td></tr>
<tr><th id="2681">2681</th><td></td></tr>
<tr><th id="2682">2682</th><td>    <i>// Make sure a basic block with return ends with zero stack adjustment.</i></td></tr>
<tr><th id="2683">2683</th><td>    <b>if</b> (!<a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp; <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4backEv" title='llvm::MachineBasicBlock::back' data-ref="_ZNK4llvm17MachineBasicBlock4backEv">back</a>().<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>()) {</td></tr>
<tr><th id="2684">2684</th><td>      <b>if</b> (<a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitIsSetup" title='(anonymous namespace)::StackStateOfBB::ExitIsSetup' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitIsSetup">ExitIsSetup</a>)</td></tr>
<tr><th id="2685">2685</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"A return block ends with a FrameSetup."</q>, <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>);</td></tr>
<tr><th id="2686">2686</th><td>      <b>if</b> (<a class="local col9 ref" href="#439BBState" title='BBState' data-ref="439BBState">BBState</a>.<a class="tu ref" href="#(anonymousnamespace)::StackStateOfBB::ExitValue" title='(anonymous namespace)::StackStateOfBB::ExitValue' data-use='r' data-ref="(anonymousnamespace)::StackStateOfBB::ExitValue">ExitValue</a>)</td></tr>
<tr><th id="2687">2687</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineVerifier::report' data-use='c' data-ref="_ZN12_GLOBAL__N_115MachineVerifier6reportEPKcPKN4llvm17MachineBasicBlockE">report</a>(<q>"A return block ends with a nonzero stack adjustment."</q>, <a class="local col8 ref" href="#438MBB" title='MBB' data-ref="438MBB">MBB</a>);</td></tr>
<tr><th id="2688">2688</th><td>    }</td></tr>
<tr><th id="2689">2689</th><td>  }</td></tr>
<tr><th id="2690">2690</th><td>}</td></tr>
<tr><th id="2691">2691</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
