
Mobile_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bd0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08005ce0  08005ce0  00015ce0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ee8  08005ee8  000200bc  2**0
                  CONTENTS
  4 .ARM          00000000  08005ee8  08005ee8  000200bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005ee8  08005ee8  000200bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ee8  08005ee8  00015ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005eec  08005eec  00015eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000bc  20000000  08005ef0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  200000c0  08005fac  000200c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000408  08005fac  00020408  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000be93  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b9e  00000000  00000000  0002bfbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c68  00000000  00000000  0002db60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009bc  00000000  00000000  0002e7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017ea8  00000000  00000000  0002f184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ecd1  00000000  00000000  0004702c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008aece  00000000  00000000  00055cfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003b50  00000000  00000000  000e0bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000e471c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000c0 	.word	0x200000c0
 800012c:	00000000 	.word	0x00000000
 8000130:	08005cc8 	.word	0x08005cc8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000c4 	.word	0x200000c4
 800014c:	08005cc8 	.word	0x08005cc8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <pulse_modulation>:

	// Testing variable
	double encoder_test_1 = 0;
	double encoder_test_2 = 0;

	void pulse_modulation(uint16_t *duty_cycle1, uint16_t *duty_cycle2) {
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	6039      	str	r1, [r7, #0]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, *duty_cycle1); // left
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	881a      	ldrh	r2, [r3, #0]
 8000a5a:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <pulse_modulation+0x28>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, *duty_cycle2); // right
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	881a      	ldrh	r2, [r3, #0]
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <pulse_modulation+0x28>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	641a      	str	r2, [r3, #64]	; 0x40
	}
 8000a6a:	bf00      	nop
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	2000016c 	.word	0x2000016c

08000a78 <convert_v_to_pwm>:


	void convert_v_to_pwm(uint16_t *duty_cycle1, uint16_t *duty_cycle2, double voltage_left, double voltage_right) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	60f8      	str	r0, [r7, #12]
 8000a80:	60b9      	str	r1, [r7, #8]
 8000a82:	e9c7 2300 	strd	r2, r3, [r7]
		*duty_cycle1 = (int)((voltage_left / 12) * 1000);
 8000a86:	f04f 0200 	mov.w	r2, #0
 8000a8a:	4b1b      	ldr	r3, [pc, #108]	; (8000af8 <convert_v_to_pwm+0x80>)
 8000a8c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000a90:	f7ff fe44 	bl	800071c <__aeabi_ddiv>
 8000a94:	4602      	mov	r2, r0
 8000a96:	460b      	mov	r3, r1
 8000a98:	4610      	mov	r0, r2
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	f04f 0200 	mov.w	r2, #0
 8000aa0:	4b16      	ldr	r3, [pc, #88]	; (8000afc <convert_v_to_pwm+0x84>)
 8000aa2:	f7ff fd11 	bl	80004c8 <__aeabi_dmul>
 8000aa6:	4602      	mov	r2, r0
 8000aa8:	460b      	mov	r3, r1
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4619      	mov	r1, r3
 8000aae:	f7ff ffa5 	bl	80009fc <__aeabi_d2iz>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	b29a      	uxth	r2, r3
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	801a      	strh	r2, [r3, #0]
		*duty_cycle2 = (int)((voltage_right / 12) * 1000);
 8000aba:	f04f 0200 	mov.w	r2, #0
 8000abe:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <convert_v_to_pwm+0x80>)
 8000ac0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000ac4:	f7ff fe2a 	bl	800071c <__aeabi_ddiv>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	460b      	mov	r3, r1
 8000acc:	4610      	mov	r0, r2
 8000ace:	4619      	mov	r1, r3
 8000ad0:	f04f 0200 	mov.w	r2, #0
 8000ad4:	4b09      	ldr	r3, [pc, #36]	; (8000afc <convert_v_to_pwm+0x84>)
 8000ad6:	f7ff fcf7 	bl	80004c8 <__aeabi_dmul>
 8000ada:	4602      	mov	r2, r0
 8000adc:	460b      	mov	r3, r1
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	f7ff ff8b 	bl	80009fc <__aeabi_d2iz>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	801a      	strh	r2, [r3, #0]
	}
 8000aee:	bf00      	nop
 8000af0:	3710      	adds	r7, #16
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40280000 	.word	0x40280000
 8000afc:	408f4000 	.word	0x408f4000

08000b00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b04:	b09d      	sub	sp, #116	; 0x74
 8000b06:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b08:	f001 ff6c 	bl	80029e4 <HAL_Init>

  /* USER CODE BEGIN Init */

      //Controller parameters
      matrix K;
      allocate_matrix(&K, 3 ,1);
 8000b0c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000b10:	2201      	movs	r2, #1
 8000b12:	2103      	movs	r1, #3
 8000b14:	4618      	mov	r0, r3
 8000b16:	f001 fbc7 	bl	80022a8 <allocate_matrix>
      K.index[0][0] = 1;
 8000b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b1c:	6819      	ldr	r1, [r3, #0]
 8000b1e:	f04f 0200 	mov.w	r2, #0
 8000b22:	4b79      	ldr	r3, [pc, #484]	; (8000d08 <main+0x208>)
 8000b24:	e9c1 2300 	strd	r2, r3, [r1]
      K.index[1][0] = 1;
 8000b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	6819      	ldr	r1, [r3, #0]
 8000b2e:	f04f 0200 	mov.w	r2, #0
 8000b32:	4b75      	ldr	r3, [pc, #468]	; (8000d08 <main+0x208>)
 8000b34:	e9c1 2300 	strd	r2, r3, [r1]
      K.index[2][0] = 1;
 8000b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b3a:	3308      	adds	r3, #8
 8000b3c:	6819      	ldr	r1, [r3, #0]
 8000b3e:	f04f 0200 	mov.w	r2, #0
 8000b42:	4b71      	ldr	r3, [pc, #452]	; (8000d08 <main+0x208>)
 8000b44:	e9c1 2300 	strd	r2, r3, [r1]

      matrix K_4;
      allocate_matrix(&K_4, 2, 2);
 8000b48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000b4c:	2202      	movs	r2, #2
 8000b4e:	2102      	movs	r1, #2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 fba9 	bl	80022a8 <allocate_matrix>
      K_4.index[0][0] = 1;
 8000b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b58:	6819      	ldr	r1, [r3, #0]
 8000b5a:	f04f 0200 	mov.w	r2, #0
 8000b5e:	4b6a      	ldr	r3, [pc, #424]	; (8000d08 <main+0x208>)
 8000b60:	e9c1 2300 	strd	r2, r3, [r1]
      K_4.index[1][1] = 1;
 8000b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b66:	3304      	adds	r3, #4
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f103 0108 	add.w	r1, r3, #8
 8000b6e:	f04f 0200 	mov.w	r2, #0
 8000b72:	4b65      	ldr	r3, [pc, #404]	; (8000d08 <main+0x208>)
 8000b74:	e9c1 2300 	strd	r2, r3, [r1]
      //.

      matrix v;
      allocate_matrix(&v, 2, 1);
 8000b78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2102      	movs	r1, #2
 8000b80:	4618      	mov	r0, r3
 8000b82:	f001 fb91 	bl	80022a8 <allocate_matrix>

      matrix v_c;
      allocate_matrix(&v_c, 2, 1);
 8000b86:	f107 0320 	add.w	r3, r7, #32
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	2102      	movs	r1, #2
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f001 fb8a 	bl	80022a8 <allocate_matrix>

      matrix v_c_old;
      allocate_matrix(&v_c_old, 2, 1);
 8000b94:	f107 0318 	add.w	r3, r7, #24
 8000b98:	2201      	movs	r2, #1
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 fb83 	bl	80022a8 <allocate_matrix>

      matrix u;
      allocate_matrix(&u, 2, 1);
 8000ba2:	f107 0310 	add.w	r3, r7, #16
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	2102      	movs	r1, #2
 8000baa:	4618      	mov	r0, r3
 8000bac:	f001 fb7c 	bl	80022a8 <allocate_matrix>

      matrix tau;
      allocate_matrix(&tau, 2, 1);
 8000bb0:	f107 0308 	add.w	r3, r7, #8
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2102      	movs	r1, #2
 8000bb8:	4618      	mov	r0, r3
 8000bba:	f001 fb75 	bl	80022a8 <allocate_matrix>

      virtual_control(&v_c_old, &K, &v_c, e_x, e_y, e_theta, v_r, w_r);
 8000bbe:	4b53      	ldr	r3, [pc, #332]	; (8000d0c <main+0x20c>)
 8000bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bc4:	4952      	ldr	r1, [pc, #328]	; (8000d10 <main+0x210>)
 8000bc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000bca:	4c52      	ldr	r4, [pc, #328]	; (8000d14 <main+0x214>)
 8000bcc:	cc30      	ldmia	r4, {r4, r5}
 8000bce:	4e52      	ldr	r6, [pc, #328]	; (8000d18 <main+0x218>)
 8000bd0:	e9d6 8900 	ldrd	r8, r9, [r6]
 8000bd4:	4e51      	ldr	r6, [pc, #324]	; (8000d1c <main+0x21c>)
 8000bd6:	e9d6 ab00 	ldrd	sl, fp, [r6]
 8000bda:	f107 0e20 	add.w	lr, r7, #32
 8000bde:	f107 0c38 	add.w	ip, r7, #56	; 0x38
 8000be2:	f107 0618 	add.w	r6, r7, #24
 8000be6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8000bea:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8000bee:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8000bf2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8000bf6:	e9cd 2300 	strd	r2, r3, [sp]
 8000bfa:	4672      	mov	r2, lr
 8000bfc:	4661      	mov	r1, ip
 8000bfe:	4630      	mov	r0, r6
 8000c00:	f000 ff86 	bl	8001b10 <virtual_control>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c04:	f000 fb4c 	bl	80012a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c08:	f000 fce2 	bl	80015d0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000c0c:	f000 fb88 	bl	8001320 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c10:	f000 fbde 	bl	80013d0 <MX_TIM2_Init>
  MX_TIM4_Init();
 8000c14:	f000 fc30 	bl	8001478 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000c18:	f000 fcb0 	bl	800157c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive(&huart2, &buffer, 8, 15000);
 8000c1c:	f643 2398 	movw	r3, #15000	; 0x3a98
 8000c20:	2208      	movs	r2, #8
 8000c22:	493f      	ldr	r1, [pc, #252]	; (8000d20 <main+0x220>)
 8000c24:	483f      	ldr	r0, [pc, #252]	; (8000d24 <main+0x224>)
 8000c26:	f003 fd25 	bl	8004674 <HAL_UART_Receive>

  switch (buffer[4])
 8000c2a:	4b3d      	ldr	r3, [pc, #244]	; (8000d20 <main+0x220>)
 8000c2c:	791b      	ldrb	r3, [r3, #4]
 8000c2e:	2b30      	cmp	r3, #48	; 0x30
 8000c30:	d036      	beq.n	8000ca0 <main+0x1a0>
 8000c32:	2b31      	cmp	r3, #49	; 0x31
 8000c34:	f040 8082 	bne.w	8000d3c <main+0x23c>
  {
  case 49:
  	  x = buffer[0] - 48;
 8000c38:	4b39      	ldr	r3, [pc, #228]	; (8000d20 <main+0x220>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	3b30      	subs	r3, #48	; 0x30
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f7ff fbd8 	bl	80003f4 <__aeabi_i2d>
 8000c44:	4602      	mov	r2, r0
 8000c46:	460b      	mov	r3, r1
 8000c48:	4937      	ldr	r1, [pc, #220]	; (8000d28 <main+0x228>)
 8000c4a:	e9c1 2300 	strd	r2, r3, [r1]
  	  y = buffer[1] - 48;
 8000c4e:	4b34      	ldr	r3, [pc, #208]	; (8000d20 <main+0x220>)
 8000c50:	785b      	ldrb	r3, [r3, #1]
 8000c52:	3b30      	subs	r3, #48	; 0x30
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff fbcd 	bl	80003f4 <__aeabi_i2d>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	4933      	ldr	r1, [pc, #204]	; (8000d2c <main+0x22c>)
 8000c60:	e9c1 2300 	strd	r2, r3, [r1]
  	  theta = 0;
 8000c64:	4932      	ldr	r1, [pc, #200]	; (8000d30 <main+0x230>)
 8000c66:	f04f 0200 	mov.w	r2, #0
 8000c6a:	f04f 0300 	mov.w	r3, #0
 8000c6e:	e9c1 2300 	strd	r2, r3, [r1]
  	  x_r = buffer[3] - 48;
 8000c72:	4b2b      	ldr	r3, [pc, #172]	; (8000d20 <main+0x220>)
 8000c74:	78db      	ldrb	r3, [r3, #3]
 8000c76:	3b30      	subs	r3, #48	; 0x30
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff fbbb 	bl	80003f4 <__aeabi_i2d>
 8000c7e:	4602      	mov	r2, r0
 8000c80:	460b      	mov	r3, r1
 8000c82:	492c      	ldr	r1, [pc, #176]	; (8000d34 <main+0x234>)
 8000c84:	e9c1 2300 	strd	r2, r3, [r1]
  	  y_r = buffer[4] - 48;
 8000c88:	4b25      	ldr	r3, [pc, #148]	; (8000d20 <main+0x220>)
 8000c8a:	791b      	ldrb	r3, [r3, #4]
 8000c8c:	3b30      	subs	r3, #48	; 0x30
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fbb0 	bl	80003f4 <__aeabi_i2d>
 8000c94:	4602      	mov	r2, r0
 8000c96:	460b      	mov	r3, r1
 8000c98:	4927      	ldr	r1, [pc, #156]	; (8000d38 <main+0x238>)
 8000c9a:	e9c1 2300 	strd	r2, r3, [r1]
  	  break;
 8000c9e:	e0a2      	b.n	8000de6 <main+0x2e6>

    	  case 48:
  		x = buffer[0] - 48;
 8000ca0:	4b1f      	ldr	r3, [pc, #124]	; (8000d20 <main+0x220>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	3b30      	subs	r3, #48	; 0x30
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fba4 	bl	80003f4 <__aeabi_i2d>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	491d      	ldr	r1, [pc, #116]	; (8000d28 <main+0x228>)
 8000cb2:	e9c1 2300 	strd	r2, r3, [r1]
  		y = buffer[1] - 48;
 8000cb6:	4b1a      	ldr	r3, [pc, #104]	; (8000d20 <main+0x220>)
 8000cb8:	785b      	ldrb	r3, [r3, #1]
 8000cba:	3b30      	subs	r3, #48	; 0x30
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fb99 	bl	80003f4 <__aeabi_i2d>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	4919      	ldr	r1, [pc, #100]	; (8000d2c <main+0x22c>)
 8000cc8:	e9c1 2300 	strd	r2, r3, [r1]
  		theta = 0;
 8000ccc:	4918      	ldr	r1, [pc, #96]	; (8000d30 <main+0x230>)
 8000cce:	f04f 0200 	mov.w	r2, #0
 8000cd2:	f04f 0300 	mov.w	r3, #0
 8000cd6:	e9c1 2300 	strd	r2, r3, [r1]
  		x_r = buffer[3] - 48;
 8000cda:	4b11      	ldr	r3, [pc, #68]	; (8000d20 <main+0x220>)
 8000cdc:	78db      	ldrb	r3, [r3, #3]
 8000cde:	3b30      	subs	r3, #48	; 0x30
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fb87 	bl	80003f4 <__aeabi_i2d>
 8000ce6:	4602      	mov	r2, r0
 8000ce8:	460b      	mov	r3, r1
 8000cea:	4912      	ldr	r1, [pc, #72]	; (8000d34 <main+0x234>)
 8000cec:	e9c1 2300 	strd	r2, r3, [r1]
  		y_r = buffer[4] - 48;
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	; (8000d20 <main+0x220>)
 8000cf2:	791b      	ldrb	r3, [r3, #4]
 8000cf4:	3b30      	subs	r3, #48	; 0x30
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fb7c 	bl	80003f4 <__aeabi_i2d>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	460b      	mov	r3, r1
 8000d00:	490d      	ldr	r1, [pc, #52]	; (8000d38 <main+0x238>)
 8000d02:	e9c1 2300 	strd	r2, r3, [r1]
  		break;
 8000d06:	e06e      	b.n	8000de6 <main+0x2e6>
 8000d08:	3ff00000 	.word	0x3ff00000
 8000d0c:	20000250 	.word	0x20000250
 8000d10:	20000258 	.word	0x20000258
 8000d14:	20000260 	.word	0x20000260
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	20000008 	.word	0x20000008
 8000d20:	200001fc 	.word	0x200001fc
 8000d24:	200001b4 	.word	0x200001b4
 8000d28:	20000210 	.word	0x20000210
 8000d2c:	20000218 	.word	0x20000218
 8000d30:	20000220 	.word	0x20000220
 8000d34:	20000238 	.word	0x20000238
 8000d38:	20000240 	.word	0x20000240

    	  default:
    		theta_buffer = ((buffer[2] - 48)*100) + ((buffer[4] - 48)*10) + (buffer[5] - 48);
 8000d3c:	4ba8      	ldr	r3, [pc, #672]	; (8000fe0 <main+0x4e0>)
 8000d3e:	789b      	ldrb	r3, [r3, #2]
 8000d40:	3b30      	subs	r3, #48	; 0x30
 8000d42:	2264      	movs	r2, #100	; 0x64
 8000d44:	fb02 f103 	mul.w	r1, r2, r3
 8000d48:	4ba5      	ldr	r3, [pc, #660]	; (8000fe0 <main+0x4e0>)
 8000d4a:	791b      	ldrb	r3, [r3, #4]
 8000d4c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000d50:	4613      	mov	r3, r2
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	005b      	lsls	r3, r3, #1
 8000d58:	18ca      	adds	r2, r1, r3
 8000d5a:	4ba1      	ldr	r3, [pc, #644]	; (8000fe0 <main+0x4e0>)
 8000d5c:	795b      	ldrb	r3, [r3, #5]
 8000d5e:	3b30      	subs	r3, #48	; 0x30
 8000d60:	4413      	add	r3, r2
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fb46 	bl	80003f4 <__aeabi_i2d>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	499d      	ldr	r1, [pc, #628]	; (8000fe4 <main+0x4e4>)
 8000d6e:	e9c1 2300 	strd	r2, r3, [r1]
    		x = buffer[0] - 48;
 8000d72:	4b9b      	ldr	r3, [pc, #620]	; (8000fe0 <main+0x4e0>)
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	3b30      	subs	r3, #48	; 0x30
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff fb3b 	bl	80003f4 <__aeabi_i2d>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	460b      	mov	r3, r1
 8000d82:	4999      	ldr	r1, [pc, #612]	; (8000fe8 <main+0x4e8>)
 8000d84:	e9c1 2300 	strd	r2, r3, [r1]
    		y = buffer[1] - 48;
 8000d88:	4b95      	ldr	r3, [pc, #596]	; (8000fe0 <main+0x4e0>)
 8000d8a:	785b      	ldrb	r3, [r3, #1]
 8000d8c:	3b30      	subs	r3, #48	; 0x30
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fb30 	bl	80003f4 <__aeabi_i2d>
 8000d94:	4602      	mov	r2, r0
 8000d96:	460b      	mov	r3, r1
 8000d98:	4994      	ldr	r1, [pc, #592]	; (8000fec <main+0x4ec>)
 8000d9a:	e9c1 2300 	strd	r2, r3, [r1]
    		theta = theta_buffer / 100;
 8000d9e:	4b91      	ldr	r3, [pc, #580]	; (8000fe4 <main+0x4e4>)
 8000da0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000da4:	f04f 0200 	mov.w	r2, #0
 8000da8:	4b91      	ldr	r3, [pc, #580]	; (8000ff0 <main+0x4f0>)
 8000daa:	f7ff fcb7 	bl	800071c <__aeabi_ddiv>
 8000dae:	4602      	mov	r2, r0
 8000db0:	460b      	mov	r3, r1
 8000db2:	4990      	ldr	r1, [pc, #576]	; (8000ff4 <main+0x4f4>)
 8000db4:	e9c1 2300 	strd	r2, r3, [r1]
    		x_r = buffer[6] - 48;
 8000db8:	4b89      	ldr	r3, [pc, #548]	; (8000fe0 <main+0x4e0>)
 8000dba:	799b      	ldrb	r3, [r3, #6]
 8000dbc:	3b30      	subs	r3, #48	; 0x30
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fb18 	bl	80003f4 <__aeabi_i2d>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	498b      	ldr	r1, [pc, #556]	; (8000ff8 <main+0x4f8>)
 8000dca:	e9c1 2300 	strd	r2, r3, [r1]
    		y_r = buffer[7] - 48;
 8000dce:	4b84      	ldr	r3, [pc, #528]	; (8000fe0 <main+0x4e0>)
 8000dd0:	79db      	ldrb	r3, [r3, #7]
 8000dd2:	3b30      	subs	r3, #48	; 0x30
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff fb0d 	bl	80003f4 <__aeabi_i2d>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	460b      	mov	r3, r1
 8000dde:	4987      	ldr	r1, [pc, #540]	; (8000ffc <main+0x4fc>)
 8000de0:	e9c1 2300 	strd	r2, r3, [r1]
    		break;
 8000de4:	bf00      	nop
//  theta = 0;
//  x_r = buffer[3] - 48;
//  y_r = buffer[4] - 48;
//  }
  // Motor left
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8000de6:	2108      	movs	r1, #8
 8000de8:	4885      	ldr	r0, [pc, #532]	; (8001000 <main+0x500>)
 8000dea:	f002 fd95 	bl	8003918 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8000dee:	2104      	movs	r1, #4
 8000df0:	4884      	ldr	r0, [pc, #528]	; (8001004 <main+0x504>)
 8000df2:	f002 fed5 	bl	8003ba0 <HAL_TIM_Encoder_Start>
  // Motor right
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8000df6:	210c      	movs	r1, #12
 8000df8:	4881      	ldr	r0, [pc, #516]	; (8001000 <main+0x500>)
 8000dfa:	f002 fd8d 	bl	8003918 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8000dfe:	2104      	movs	r1, #4
 8000e00:	4881      	ldr	r0, [pc, #516]	; (8001008 <main+0x508>)
 8000e02:	f002 fecd 	bl	8003ba0 <HAL_TIM_Encoder_Start>

  // setting rotation direction for motor
  HAL_GPIO_WritePin(IN1_GPIO_Port, IN1_Pin, 0);
 8000e06:	2200      	movs	r2, #0
 8000e08:	2140      	movs	r1, #64	; 0x40
 8000e0a:	4880      	ldr	r0, [pc, #512]	; (800100c <main+0x50c>)
 8000e0c:	f002 f8b4 	bl	8002f78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN2_GPIO_Port, IN2_Pin, 1);
 8000e10:	2201      	movs	r2, #1
 8000e12:	2180      	movs	r1, #128	; 0x80
 8000e14:	487d      	ldr	r0, [pc, #500]	; (800100c <main+0x50c>)
 8000e16:	f002 f8af 	bl	8002f78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN3_GPIO_Port, IN3_Pin, 1);
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	2120      	movs	r1, #32
 8000e1e:	487b      	ldr	r0, [pc, #492]	; (800100c <main+0x50c>)
 8000e20:	f002 f8aa 	bl	8002f78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IN4_GPIO_Port, IN4_Pin, 0);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2110      	movs	r1, #16
 8000e28:	4878      	ldr	r0, [pc, #480]	; (800100c <main+0x50c>)
 8000e2a:	f002 f8a5 	bl	8002f78 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	  present_time = HAL_GetTick();
 8000e2e:	f001 fe31 	bl	8002a94 <HAL_GetTick>
 8000e32:	4603      	mov	r3, r0
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff facd 	bl	80003d4 <__aeabi_ui2d>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	4974      	ldr	r1, [pc, #464]	; (8001010 <main+0x510>)
 8000e40:	e9c1 2300 	strd	r2, r3, [r1]
  while (1)
  {
	  encoder_cnt1 = __HAL_TIM_GET_COUNTER(&htim1);
 8000e44:	4b6f      	ldr	r3, [pc, #444]	; (8001004 <main+0x504>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fac2 	bl	80003d4 <__aeabi_ui2d>
 8000e50:	4602      	mov	r2, r0
 8000e52:	460b      	mov	r3, r1
 8000e54:	496f      	ldr	r1, [pc, #444]	; (8001014 <main+0x514>)
 8000e56:	e9c1 2300 	strd	r2, r3, [r1]
	  encoder_cnt2 = __HAL_TIM_GET_COUNTER(&htim2);
 8000e5a:	4b6b      	ldr	r3, [pc, #428]	; (8001008 <main+0x508>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fab7 	bl	80003d4 <__aeabi_ui2d>
 8000e66:	4602      	mov	r2, r0
 8000e68:	460b      	mov	r3, r1
 8000e6a:	496b      	ldr	r1, [pc, #428]	; (8001018 <main+0x518>)
 8000e6c:	e9c1 2300 	strd	r2, r3, [r1]



	  if(HAL_GetTick() - present_time > sample_time) {
 8000e70:	f001 fe10 	bl	8002a94 <HAL_GetTick>
 8000e74:	4603      	mov	r3, r0
 8000e76:	4618      	mov	r0, r3
 8000e78:	f7ff faac 	bl	80003d4 <__aeabi_ui2d>
 8000e7c:	4b64      	ldr	r3, [pc, #400]	; (8001010 <main+0x510>)
 8000e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e82:	f7ff f969 	bl	8000158 <__aeabi_dsub>
 8000e86:	4602      	mov	r2, r0
 8000e88:	460b      	mov	r3, r1
 8000e8a:	4610      	mov	r0, r2
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4b63      	ldr	r3, [pc, #396]	; (800101c <main+0x51c>)
 8000e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e94:	f7ff fda8 	bl	80009e8 <__aeabi_dcmpgt>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	f000 81ca 	beq.w	8001234 <main+0x734>
		  	if(encoder_cnt1 - encoder1_previous < 0) {
 8000ea0:	4b5c      	ldr	r3, [pc, #368]	; (8001014 <main+0x514>)
 8000ea2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ea6:	4b5e      	ldr	r3, [pc, #376]	; (8001020 <main+0x520>)
 8000ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eac:	f7ff f954 	bl	8000158 <__aeabi_dsub>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	460b      	mov	r3, r1
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	f04f 0200 	mov.w	r2, #0
 8000ebc:	f04f 0300 	mov.w	r3, #0
 8000ec0:	f7ff fd74 	bl	80009ac <__aeabi_dcmplt>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d028      	beq.n	8000f1c <main+0x41c>
		  		left_angular_velocity = ((encoder_cnt1 - encoder1_previous + 65535) / 1320) * rate;
 8000eca:	4b52      	ldr	r3, [pc, #328]	; (8001014 <main+0x514>)
 8000ecc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ed0:	4b53      	ldr	r3, [pc, #332]	; (8001020 <main+0x520>)
 8000ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed6:	f7ff f93f 	bl	8000158 <__aeabi_dsub>
 8000eda:	4602      	mov	r2, r0
 8000edc:	460b      	mov	r3, r1
 8000ede:	4610      	mov	r0, r2
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	a33d      	add	r3, pc, #244	; (adr r3, 8000fd8 <main+0x4d8>)
 8000ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee8:	f7ff f938 	bl	800015c <__adddf3>
 8000eec:	4602      	mov	r2, r0
 8000eee:	460b      	mov	r3, r1
 8000ef0:	4610      	mov	r0, r2
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	f04f 0200 	mov.w	r2, #0
 8000ef8:	4b4a      	ldr	r3, [pc, #296]	; (8001024 <main+0x524>)
 8000efa:	f7ff fc0f 	bl	800071c <__aeabi_ddiv>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	4610      	mov	r0, r2
 8000f04:	4619      	mov	r1, r3
 8000f06:	4b48      	ldr	r3, [pc, #288]	; (8001028 <main+0x528>)
 8000f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f0c:	f7ff fadc 	bl	80004c8 <__aeabi_dmul>
 8000f10:	4602      	mov	r2, r0
 8000f12:	460b      	mov	r3, r1
 8000f14:	4945      	ldr	r1, [pc, #276]	; (800102c <main+0x52c>)
 8000f16:	e9c1 2300 	strd	r2, r3, [r1]
 8000f1a:	e01e      	b.n	8000f5a <main+0x45a>
		  	}
		  	else {
		  		left_angular_velocity = ((encoder_cnt1 - encoder1_previous) / 1320) * rate;
 8000f1c:	4b3d      	ldr	r3, [pc, #244]	; (8001014 <main+0x514>)
 8000f1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f22:	4b3f      	ldr	r3, [pc, #252]	; (8001020 <main+0x520>)
 8000f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f28:	f7ff f916 	bl	8000158 <__aeabi_dsub>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	460b      	mov	r3, r1
 8000f30:	4610      	mov	r0, r2
 8000f32:	4619      	mov	r1, r3
 8000f34:	f04f 0200 	mov.w	r2, #0
 8000f38:	4b3a      	ldr	r3, [pc, #232]	; (8001024 <main+0x524>)
 8000f3a:	f7ff fbef 	bl	800071c <__aeabi_ddiv>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	460b      	mov	r3, r1
 8000f42:	4610      	mov	r0, r2
 8000f44:	4619      	mov	r1, r3
 8000f46:	4b38      	ldr	r3, [pc, #224]	; (8001028 <main+0x528>)
 8000f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4c:	f7ff fabc 	bl	80004c8 <__aeabi_dmul>
 8000f50:	4602      	mov	r2, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	4935      	ldr	r1, [pc, #212]	; (800102c <main+0x52c>)
 8000f56:	e9c1 2300 	strd	r2, r3, [r1]
		  	}

		  	if(encoder_cnt2 - encoder2_previous < 0) {
 8000f5a:	4b2f      	ldr	r3, [pc, #188]	; (8001018 <main+0x518>)
 8000f5c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f60:	4b33      	ldr	r3, [pc, #204]	; (8001030 <main+0x530>)
 8000f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f66:	f7ff f8f7 	bl	8000158 <__aeabi_dsub>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	4610      	mov	r0, r2
 8000f70:	4619      	mov	r1, r3
 8000f72:	f04f 0200 	mov.w	r2, #0
 8000f76:	f04f 0300 	mov.w	r3, #0
 8000f7a:	f7ff fd17 	bl	80009ac <__aeabi_dcmplt>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d059      	beq.n	8001038 <main+0x538>
		  		right_angular_velocity = ((encoder_cnt2 - encoder2_previous + 65535) / 1320) * rate;
 8000f84:	4b24      	ldr	r3, [pc, #144]	; (8001018 <main+0x518>)
 8000f86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f8a:	4b29      	ldr	r3, [pc, #164]	; (8001030 <main+0x530>)
 8000f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f90:	f7ff f8e2 	bl	8000158 <__aeabi_dsub>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	4610      	mov	r0, r2
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	a30e      	add	r3, pc, #56	; (adr r3, 8000fd8 <main+0x4d8>)
 8000f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa2:	f7ff f8db 	bl	800015c <__adddf3>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	460b      	mov	r3, r1
 8000faa:	4610      	mov	r0, r2
 8000fac:	4619      	mov	r1, r3
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <main+0x524>)
 8000fb4:	f7ff fbb2 	bl	800071c <__aeabi_ddiv>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4b19      	ldr	r3, [pc, #100]	; (8001028 <main+0x528>)
 8000fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc6:	f7ff fa7f 	bl	80004c8 <__aeabi_dmul>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	460b      	mov	r3, r1
 8000fce:	4919      	ldr	r1, [pc, #100]	; (8001034 <main+0x534>)
 8000fd0:	e9c1 2300 	strd	r2, r3, [r1]
 8000fd4:	e04f      	b.n	8001076 <main+0x576>
 8000fd6:	bf00      	nop
 8000fd8:	00000000 	.word	0x00000000
 8000fdc:	40efffe0 	.word	0x40efffe0
 8000fe0:	200001fc 	.word	0x200001fc
 8000fe4:	20000208 	.word	0x20000208
 8000fe8:	20000210 	.word	0x20000210
 8000fec:	20000218 	.word	0x20000218
 8000ff0:	40590000 	.word	0x40590000
 8000ff4:	20000220 	.word	0x20000220
 8000ff8:	20000238 	.word	0x20000238
 8000ffc:	20000240 	.word	0x20000240
 8001000:	2000016c 	.word	0x2000016c
 8001004:	200000dc 	.word	0x200000dc
 8001008:	20000124 	.word	0x20000124
 800100c:	40010c00 	.word	0x40010c00
 8001010:	20000298 	.word	0x20000298
 8001014:	20000278 	.word	0x20000278
 8001018:	20000280 	.word	0x20000280
 800101c:	20000010 	.word	0x20000010
 8001020:	20000288 	.word	0x20000288
 8001024:	4094a000 	.word	0x4094a000
 8001028:	20000018 	.word	0x20000018
 800102c:	20000228 	.word	0x20000228
 8001030:	20000290 	.word	0x20000290
 8001034:	20000230 	.word	0x20000230
		  	}
		  	else {
		  		right_angular_velocity = ((encoder_cnt2 - encoder2_previous) / 1320) * rate;
 8001038:	4b7f      	ldr	r3, [pc, #508]	; (8001238 <main+0x738>)
 800103a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800103e:	4b7f      	ldr	r3, [pc, #508]	; (800123c <main+0x73c>)
 8001040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001044:	f7ff f888 	bl	8000158 <__aeabi_dsub>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	f04f 0200 	mov.w	r2, #0
 8001054:	4b7a      	ldr	r3, [pc, #488]	; (8001240 <main+0x740>)
 8001056:	f7ff fb61 	bl	800071c <__aeabi_ddiv>
 800105a:	4602      	mov	r2, r0
 800105c:	460b      	mov	r3, r1
 800105e:	4610      	mov	r0, r2
 8001060:	4619      	mov	r1, r3
 8001062:	4b78      	ldr	r3, [pc, #480]	; (8001244 <main+0x744>)
 8001064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001068:	f7ff fa2e 	bl	80004c8 <__aeabi_dmul>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4975      	ldr	r1, [pc, #468]	; (8001248 <main+0x748>)
 8001072:	e9c1 2300 	strd	r2, r3, [r1]
		  	}

		  	encoder_test_1 = encoder_cnt1 - encoder1_previous;
 8001076:	4b75      	ldr	r3, [pc, #468]	; (800124c <main+0x74c>)
 8001078:	e9d3 0100 	ldrd	r0, r1, [r3]
 800107c:	4b74      	ldr	r3, [pc, #464]	; (8001250 <main+0x750>)
 800107e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001082:	f7ff f869 	bl	8000158 <__aeabi_dsub>
 8001086:	4602      	mov	r2, r0
 8001088:	460b      	mov	r3, r1
 800108a:	4972      	ldr	r1, [pc, #456]	; (8001254 <main+0x754>)
 800108c:	e9c1 2300 	strd	r2, r3, [r1]
		  	encoder_test_2 = encoder_cnt2 - encoder2_previous;
 8001090:	4b69      	ldr	r3, [pc, #420]	; (8001238 <main+0x738>)
 8001092:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001096:	4b69      	ldr	r3, [pc, #420]	; (800123c <main+0x73c>)
 8001098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109c:	f7ff f85c 	bl	8000158 <__aeabi_dsub>
 80010a0:	4602      	mov	r2, r0
 80010a2:	460b      	mov	r3, r1
 80010a4:	496c      	ldr	r1, [pc, #432]	; (8001258 <main+0x758>)
 80010a6:	e9c1 2300 	strd	r2, r3, [r1]
	  		encoder1_previous = encoder_cnt1;
 80010aa:	4b68      	ldr	r3, [pc, #416]	; (800124c <main+0x74c>)
 80010ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b0:	4967      	ldr	r1, [pc, #412]	; (8001250 <main+0x750>)
 80010b2:	e9c1 2300 	strd	r2, r3, [r1]
	  		encoder2_previous = encoder_cnt2;
 80010b6:	4b60      	ldr	r3, [pc, #384]	; (8001238 <main+0x738>)
 80010b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010bc:	495f      	ldr	r1, [pc, #380]	; (800123c <main+0x73c>)
 80010be:	e9c1 2300 	strd	r2, r3, [r1]


	  		velocity(&v, left_angular_velocity, right_angular_velocity);
 80010c2:	4b66      	ldr	r3, [pc, #408]	; (800125c <main+0x75c>)
 80010c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010c8:	4b5f      	ldr	r3, [pc, #380]	; (8001248 <main+0x748>)
 80010ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ce:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80010d2:	e9cd 2300 	strd	r2, r3, [sp]
 80010d6:	4602      	mov	r2, r0
 80010d8:	460b      	mov	r3, r1
 80010da:	4620      	mov	r0, r4
 80010dc:	f001 f80e 	bl	80020fc <velocity>
	  		error(x, y, theta, x_r, y_r, theta_r, &e_x, &e_y, &e_theta);
 80010e0:	4b5f      	ldr	r3, [pc, #380]	; (8001260 <main+0x760>)
 80010e2:	e9d3 ab00 	ldrd	sl, fp, [r3]
 80010e6:	4b5f      	ldr	r3, [pc, #380]	; (8001264 <main+0x764>)
 80010e8:	cb18      	ldmia	r3, {r3, r4}
 80010ea:	e9c7 3400 	strd	r3, r4, [r7]
 80010ee:	4b5e      	ldr	r3, [pc, #376]	; (8001268 <main+0x768>)
 80010f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f4:	495d      	ldr	r1, [pc, #372]	; (800126c <main+0x76c>)
 80010f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010fa:	4c5d      	ldr	r4, [pc, #372]	; (8001270 <main+0x770>)
 80010fc:	cc30      	ldmia	r4, {r4, r5}
 80010fe:	4e5d      	ldr	r6, [pc, #372]	; (8001274 <main+0x774>)
 8001100:	e9d6 8900 	ldrd	r8, r9, [r6]
 8001104:	4e5c      	ldr	r6, [pc, #368]	; (8001278 <main+0x778>)
 8001106:	960a      	str	r6, [sp, #40]	; 0x28
 8001108:	4e5c      	ldr	r6, [pc, #368]	; (800127c <main+0x77c>)
 800110a:	9609      	str	r6, [sp, #36]	; 0x24
 800110c:	4e5c      	ldr	r6, [pc, #368]	; (8001280 <main+0x780>)
 800110e:	9608      	str	r6, [sp, #32]
 8001110:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001114:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001118:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800111c:	e9cd 2300 	strd	r2, r3, [sp]
 8001120:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001124:	4650      	mov	r0, sl
 8001126:	4659      	mov	r1, fp
 8001128:	f000 fc71 	bl	8001a0e <error>
	  		virtual_control(&v_c, &K, &v_c_old, e_x, e_y, e_theta, v_r, w_r);
 800112c:	4b54      	ldr	r3, [pc, #336]	; (8001280 <main+0x780>)
 800112e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001132:	4952      	ldr	r1, [pc, #328]	; (800127c <main+0x77c>)
 8001134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001138:	4c4f      	ldr	r4, [pc, #316]	; (8001278 <main+0x778>)
 800113a:	cc30      	ldmia	r4, {r4, r5}
 800113c:	4e51      	ldr	r6, [pc, #324]	; (8001284 <main+0x784>)
 800113e:	e9d6 8900 	ldrd	r8, r9, [r6]
 8001142:	4e51      	ldr	r6, [pc, #324]	; (8001288 <main+0x788>)
 8001144:	e9d6 ab00 	ldrd	sl, fp, [r6]
 8001148:	f107 0e18 	add.w	lr, r7, #24
 800114c:	f107 0c38 	add.w	ip, r7, #56	; 0x38
 8001150:	f107 0620 	add.w	r6, r7, #32
 8001154:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001158:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800115c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001160:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001164:	e9cd 2300 	strd	r2, r3, [sp]
 8001168:	4672      	mov	r2, lr
 800116a:	4661      	mov	r1, ip
 800116c:	4630      	mov	r0, r6
 800116e:	f000 fccf 	bl	8001b10 <virtual_control>
	  		control_signal(&u, &v_c, &v_c, &v, &K_4);
 8001172:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001176:	f107 0220 	add.w	r2, r7, #32
 800117a:	f107 0120 	add.w	r1, r7, #32
 800117e:	f107 0010 	add.w	r0, r7, #16
 8001182:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	4623      	mov	r3, r4
 800118a:	f000 fd51 	bl	8001c30 <control_signal>
	  		torque(theta, &v, &u, &tau);
 800118e:	4b36      	ldr	r3, [pc, #216]	; (8001268 <main+0x768>)
 8001190:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001194:	f107 0410 	add.w	r4, r7, #16
 8001198:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800119c:	f107 0308 	add.w	r3, r7, #8
 80011a0:	9300      	str	r3, [sp, #0]
 80011a2:	4623      	mov	r3, r4
 80011a4:	f000 fe94 	bl	8001ed0 <torque>
	  		voltage(&voltage_left, &voltage_right, left_angular_velocity, right_angular_velocity, &tau);
 80011a8:	4b2c      	ldr	r3, [pc, #176]	; (800125c <main+0x75c>)
 80011aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011ae:	4b26      	ldr	r3, [pc, #152]	; (8001248 <main+0x748>)
 80011b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b4:	f107 0408 	add.w	r4, r7, #8
 80011b8:	9402      	str	r4, [sp, #8]
 80011ba:	e9cd 2300 	strd	r2, r3, [sp]
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4932      	ldr	r1, [pc, #200]	; (800128c <main+0x78c>)
 80011c4:	4832      	ldr	r0, [pc, #200]	; (8001290 <main+0x790>)
 80011c6:	f000 fff9 	bl	80021bc <voltage>
	  		next_state(&v, &x, &y, &theta, &x_r, &y_r, &theta_r, w_r, v_r);
 80011ca:	4b2f      	ldr	r3, [pc, #188]	; (8001288 <main+0x788>)
 80011cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d0:	492c      	ldr	r1, [pc, #176]	; (8001284 <main+0x784>)
 80011d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011d6:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80011da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80011de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80011e2:	4b24      	ldr	r3, [pc, #144]	; (8001274 <main+0x774>)
 80011e4:	9302      	str	r3, [sp, #8]
 80011e6:	4b22      	ldr	r3, [pc, #136]	; (8001270 <main+0x770>)
 80011e8:	9301      	str	r3, [sp, #4]
 80011ea:	4b20      	ldr	r3, [pc, #128]	; (800126c <main+0x76c>)
 80011ec:	9300      	str	r3, [sp, #0]
 80011ee:	4b1e      	ldr	r3, [pc, #120]	; (8001268 <main+0x768>)
 80011f0:	4a1c      	ldr	r2, [pc, #112]	; (8001264 <main+0x764>)
 80011f2:	491b      	ldr	r1, [pc, #108]	; (8001260 <main+0x760>)
 80011f4:	4620      	mov	r0, r4
 80011f6:	f000 fd8d 	bl	8001d14 <next_state>
	  		convert_v_to_pwm(&duty_cycle1, &duty_cycle2, voltage_left, voltage_right);
 80011fa:	4b25      	ldr	r3, [pc, #148]	; (8001290 <main+0x790>)
 80011fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001200:	4b22      	ldr	r3, [pc, #136]	; (800128c <main+0x78c>)
 8001202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001206:	e9cd 2300 	strd	r2, r3, [sp]
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	4921      	ldr	r1, [pc, #132]	; (8001294 <main+0x794>)
 8001210:	4821      	ldr	r0, [pc, #132]	; (8001298 <main+0x798>)
 8001212:	f7ff fc31 	bl	8000a78 <convert_v_to_pwm>
	  		pulse_modulation(&duty_cycle1, &duty_cycle2);
 8001216:	491f      	ldr	r1, [pc, #124]	; (8001294 <main+0x794>)
 8001218:	481f      	ldr	r0, [pc, #124]	; (8001298 <main+0x798>)
 800121a:	f7ff fc17 	bl	8000a4c <pulse_modulation>
//
//	  		pulse_modulation_test();
	  		present_time = HAL_GetTick();
 800121e:	f001 fc39 	bl	8002a94 <HAL_GetTick>
 8001222:	4603      	mov	r3, r0
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f8d5 	bl	80003d4 <__aeabi_ui2d>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	491b      	ldr	r1, [pc, #108]	; (800129c <main+0x79c>)
 8001230:	e9c1 2300 	strd	r2, r3, [r1]
	  encoder_cnt1 = __HAL_TIM_GET_COUNTER(&htim1);
 8001234:	e606      	b.n	8000e44 <main+0x344>
 8001236:	bf00      	nop
 8001238:	20000280 	.word	0x20000280
 800123c:	20000290 	.word	0x20000290
 8001240:	4094a000 	.word	0x4094a000
 8001244:	20000018 	.word	0x20000018
 8001248:	20000230 	.word	0x20000230
 800124c:	20000278 	.word	0x20000278
 8001250:	20000288 	.word	0x20000288
 8001254:	200002a8 	.word	0x200002a8
 8001258:	200002b0 	.word	0x200002b0
 800125c:	20000228 	.word	0x20000228
 8001260:	20000210 	.word	0x20000210
 8001264:	20000218 	.word	0x20000218
 8001268:	20000220 	.word	0x20000220
 800126c:	20000238 	.word	0x20000238
 8001270:	20000240 	.word	0x20000240
 8001274:	20000248 	.word	0x20000248
 8001278:	20000260 	.word	0x20000260
 800127c:	20000258 	.word	0x20000258
 8001280:	20000250 	.word	0x20000250
 8001284:	20000000 	.word	0x20000000
 8001288:	20000008 	.word	0x20000008
 800128c:	20000270 	.word	0x20000270
 8001290:	20000268 	.word	0x20000268
 8001294:	200002a2 	.word	0x200002a2
 8001298:	200002a0 	.word	0x200002a0
 800129c:	20000298 	.word	0x20000298

080012a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b090      	sub	sp, #64	; 0x40
 80012a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012a6:	f107 0318 	add.w	r3, r7, #24
 80012aa:	2228      	movs	r2, #40	; 0x28
 80012ac:	2100      	movs	r1, #0
 80012ae:	4618      	mov	r0, r3
 80012b0:	f003 fc46 	bl	8004b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]
 80012be:	60da      	str	r2, [r3, #12]
 80012c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c2:	2302      	movs	r3, #2
 80012c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012c6:	2301      	movs	r3, #1
 80012c8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ca:	2310      	movs	r3, #16
 80012cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012ce:	2302      	movs	r3, #2
 80012d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80012d2:	2300      	movs	r3, #0
 80012d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80012d6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80012da:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012dc:	f107 0318 	add.w	r3, r7, #24
 80012e0:	4618      	mov	r0, r3
 80012e2:	f001 fe61 	bl	8002fa8 <HAL_RCC_OscConfig>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80012ec:	f000 f9c8 	bl	8001680 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f0:	230f      	movs	r3, #15
 80012f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f4:	2302      	movs	r3, #2
 80012f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	2101      	movs	r1, #1
 8001308:	4618      	mov	r0, r3
 800130a:	f002 f8cf 	bl	80034ac <HAL_RCC_ClockConfig>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001314:	f000 f9b4 	bl	8001680 <Error_Handler>
  }
}
 8001318:	bf00      	nop
 800131a:	3740      	adds	r7, #64	; 0x40
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08c      	sub	sp, #48	; 0x30
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001326:	f107 030c 	add.w	r3, r7, #12
 800132a:	2224      	movs	r2, #36	; 0x24
 800132c:	2100      	movs	r1, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f003 fc06 	bl	8004b40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800133c:	4b22      	ldr	r3, [pc, #136]	; (80013c8 <MX_TIM1_Init+0xa8>)
 800133e:	4a23      	ldr	r2, [pc, #140]	; (80013cc <MX_TIM1_Init+0xac>)
 8001340:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001342:	4b21      	ldr	r3, [pc, #132]	; (80013c8 <MX_TIM1_Init+0xa8>)
 8001344:	2200      	movs	r2, #0
 8001346:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001348:	4b1f      	ldr	r3, [pc, #124]	; (80013c8 <MX_TIM1_Init+0xa8>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800134e:	4b1e      	ldr	r3, [pc, #120]	; (80013c8 <MX_TIM1_Init+0xa8>)
 8001350:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001354:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001356:	4b1c      	ldr	r3, [pc, #112]	; (80013c8 <MX_TIM1_Init+0xa8>)
 8001358:	2200      	movs	r2, #0
 800135a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800135c:	4b1a      	ldr	r3, [pc, #104]	; (80013c8 <MX_TIM1_Init+0xa8>)
 800135e:	2200      	movs	r2, #0
 8001360:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001362:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <MX_TIM1_Init+0xa8>)
 8001364:	2200      	movs	r2, #0
 8001366:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001368:	2303      	movs	r3, #3
 800136a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800136c:	2300      	movs	r3, #0
 800136e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001370:	2301      	movs	r3, #1
 8001372:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001374:	2300      	movs	r3, #0
 8001376:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001378:	2300      	movs	r3, #0
 800137a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800137c:	2300      	movs	r3, #0
 800137e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001380:	2301      	movs	r3, #1
 8001382:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001384:	2300      	movs	r3, #0
 8001386:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	4619      	mov	r1, r3
 8001392:	480d      	ldr	r0, [pc, #52]	; (80013c8 <MX_TIM1_Init+0xa8>)
 8001394:	f002 fb62 	bl	8003a5c <HAL_TIM_Encoder_Init>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800139e:	f000 f96f 	bl	8001680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a2:	2300      	movs	r3, #0
 80013a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013aa:	1d3b      	adds	r3, r7, #4
 80013ac:	4619      	mov	r1, r3
 80013ae:	4806      	ldr	r0, [pc, #24]	; (80013c8 <MX_TIM1_Init+0xa8>)
 80013b0:	f003 f8b2 	bl	8004518 <HAL_TIMEx_MasterConfigSynchronization>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80013ba:	f000 f961 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013be:	bf00      	nop
 80013c0:	3730      	adds	r7, #48	; 0x30
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200000dc 	.word	0x200000dc
 80013cc:	40012c00 	.word	0x40012c00

080013d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b08c      	sub	sp, #48	; 0x30
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013d6:	f107 030c 	add.w	r3, r7, #12
 80013da:	2224      	movs	r2, #36	; 0x24
 80013dc:	2100      	movs	r1, #0
 80013de:	4618      	mov	r0, r3
 80013e0:	f003 fbae 	bl	8004b40 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013e4:	1d3b      	adds	r3, r7, #4
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013ec:	4b21      	ldr	r3, [pc, #132]	; (8001474 <MX_TIM2_Init+0xa4>)
 80013ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013f4:	4b1f      	ldr	r3, [pc, #124]	; (8001474 <MX_TIM2_Init+0xa4>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fa:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <MX_TIM2_Init+0xa4>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001400:	4b1c      	ldr	r3, [pc, #112]	; (8001474 <MX_TIM2_Init+0xa4>)
 8001402:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001406:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001408:	4b1a      	ldr	r3, [pc, #104]	; (8001474 <MX_TIM2_Init+0xa4>)
 800140a:	2200      	movs	r2, #0
 800140c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800140e:	4b19      	ldr	r3, [pc, #100]	; (8001474 <MX_TIM2_Init+0xa4>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001414:	2303      	movs	r3, #3
 8001416:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001418:	2300      	movs	r3, #0
 800141a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800141c:	2301      	movs	r3, #1
 800141e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001428:	2300      	movs	r3, #0
 800142a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800142c:	2301      	movs	r3, #1
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001430:	2300      	movs	r3, #0
 8001432:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001438:	f107 030c 	add.w	r3, r7, #12
 800143c:	4619      	mov	r1, r3
 800143e:	480d      	ldr	r0, [pc, #52]	; (8001474 <MX_TIM2_Init+0xa4>)
 8001440:	f002 fb0c 	bl	8003a5c <HAL_TIM_Encoder_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800144a:	f000 f919 	bl	8001680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144e:	2300      	movs	r3, #0
 8001450:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	4619      	mov	r1, r3
 800145a:	4806      	ldr	r0, [pc, #24]	; (8001474 <MX_TIM2_Init+0xa4>)
 800145c:	f003 f85c 	bl	8004518 <HAL_TIMEx_MasterConfigSynchronization>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001466:	f000 f90b 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800146a:	bf00      	nop
 800146c:	3730      	adds	r7, #48	; 0x30
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000124 	.word	0x20000124

08001478 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08e      	sub	sp, #56	; 0x38
 800147c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800147e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800148c:	f107 0320 	add.w	r3, r7, #32
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	2200      	movs	r2, #0
 800149a:	601a      	str	r2, [r3, #0]
 800149c:	605a      	str	r2, [r3, #4]
 800149e:	609a      	str	r2, [r3, #8]
 80014a0:	60da      	str	r2, [r3, #12]
 80014a2:	611a      	str	r2, [r3, #16]
 80014a4:	615a      	str	r2, [r3, #20]
 80014a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014a8:	4b32      	ldr	r3, [pc, #200]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014aa:	4a33      	ldr	r2, [pc, #204]	; (8001578 <MX_TIM4_Init+0x100>)
 80014ac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 35;
 80014ae:	4b31      	ldr	r3, [pc, #196]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014b0:	2223      	movs	r2, #35	; 0x23
 80014b2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b4:	4b2f      	ldr	r3, [pc, #188]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80014ba:	4b2e      	ldr	r3, [pc, #184]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80014c0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c2:	4b2c      	ldr	r3, [pc, #176]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c8:	4b2a      	ldr	r3, [pc, #168]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014ce:	4829      	ldr	r0, [pc, #164]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014d0:	f002 f97a 	bl	80037c8 <HAL_TIM_Base_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80014da:	f000 f8d1 	bl	8001680 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80014e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014e8:	4619      	mov	r1, r3
 80014ea:	4822      	ldr	r0, [pc, #136]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014ec:	f002 fca8 	bl	8003e40 <HAL_TIM_ConfigClockSource>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80014f6:	f000 f8c3 	bl	8001680 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80014fa:	481e      	ldr	r0, [pc, #120]	; (8001574 <MX_TIM4_Init+0xfc>)
 80014fc:	f002 f9b3 	bl	8003866 <HAL_TIM_PWM_Init>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001506:	f000 f8bb 	bl	8001680 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800150a:	2300      	movs	r3, #0
 800150c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001512:	f107 0320 	add.w	r3, r7, #32
 8001516:	4619      	mov	r1, r3
 8001518:	4816      	ldr	r0, [pc, #88]	; (8001574 <MX_TIM4_Init+0xfc>)
 800151a:	f002 fffd 	bl	8004518 <HAL_TIMEx_MasterConfigSynchronization>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001524:	f000 f8ac 	bl	8001680 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001528:	2360      	movs	r3, #96	; 0x60
 800152a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	2208      	movs	r2, #8
 800153c:	4619      	mov	r1, r3
 800153e:	480d      	ldr	r0, [pc, #52]	; (8001574 <MX_TIM4_Init+0xfc>)
 8001540:	f002 fbbc 	bl	8003cbc <HAL_TIM_PWM_ConfigChannel>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800154a:	f000 f899 	bl	8001680 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	220c      	movs	r2, #12
 8001552:	4619      	mov	r1, r3
 8001554:	4807      	ldr	r0, [pc, #28]	; (8001574 <MX_TIM4_Init+0xfc>)
 8001556:	f002 fbb1 	bl	8003cbc <HAL_TIM_PWM_ConfigChannel>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001560:	f000 f88e 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001564:	4803      	ldr	r0, [pc, #12]	; (8001574 <MX_TIM4_Init+0xfc>)
 8001566:	f000 f94b 	bl	8001800 <HAL_TIM_MspPostInit>

}
 800156a:	bf00      	nop
 800156c:	3738      	adds	r7, #56	; 0x38
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	2000016c 	.word	0x2000016c
 8001578:	40000800 	.word	0x40000800

0800157c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001580:	4b11      	ldr	r3, [pc, #68]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001582:	4a12      	ldr	r2, [pc, #72]	; (80015cc <MX_USART2_UART_Init+0x50>)
 8001584:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001586:	4b10      	ldr	r3, [pc, #64]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001588:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800158c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800158e:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001594:	4b0c      	ldr	r3, [pc, #48]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 8001596:	2200      	movs	r2, #0
 8001598:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015a2:	220c      	movs	r2, #12
 80015a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a6:	4b08      	ldr	r3, [pc, #32]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015b2:	4805      	ldr	r0, [pc, #20]	; (80015c8 <MX_USART2_UART_Init+0x4c>)
 80015b4:	f003 f80e 	bl	80045d4 <HAL_UART_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015be:	f000 f85f 	bl	8001680 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200001b4 	.word	0x200001b4
 80015cc:	40004400 	.word	0x40004400

080015d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b088      	sub	sp, #32
 80015d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d6:	f107 0310 	add.w	r3, r7, #16
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]
 80015e2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e4:	4b24      	ldr	r3, [pc, #144]	; (8001678 <MX_GPIO_Init+0xa8>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	4a23      	ldr	r2, [pc, #140]	; (8001678 <MX_GPIO_Init+0xa8>)
 80015ea:	f043 0320 	orr.w	r3, r3, #32
 80015ee:	6193      	str	r3, [r2, #24]
 80015f0:	4b21      	ldr	r3, [pc, #132]	; (8001678 <MX_GPIO_Init+0xa8>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	f003 0320 	and.w	r3, r3, #32
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fc:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <MX_GPIO_Init+0xa8>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	4a1d      	ldr	r2, [pc, #116]	; (8001678 <MX_GPIO_Init+0xa8>)
 8001602:	f043 0304 	orr.w	r3, r3, #4
 8001606:	6193      	str	r3, [r2, #24]
 8001608:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <MX_GPIO_Init+0xa8>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	60bb      	str	r3, [r7, #8]
 8001612:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001614:	4b18      	ldr	r3, [pc, #96]	; (8001678 <MX_GPIO_Init+0xa8>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	4a17      	ldr	r2, [pc, #92]	; (8001678 <MX_GPIO_Init+0xa8>)
 800161a:	f043 0308 	orr.w	r3, r3, #8
 800161e:	6193      	str	r3, [r2, #24]
 8001620:	4b15      	ldr	r3, [pc, #84]	; (8001678 <MX_GPIO_Init+0xa8>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	f003 0308 	and.w	r3, r3, #8
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IN4_Pin|IN3_Pin|IN1_Pin|IN2_Pin, GPIO_PIN_RESET);
 800162c:	2200      	movs	r2, #0
 800162e:	21f0      	movs	r1, #240	; 0xf0
 8001630:	4812      	ldr	r0, [pc, #72]	; (800167c <MX_GPIO_Init+0xac>)
 8001632:	f001 fca1 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IN4_Pin */
  GPIO_InitStruct.Pin = IN4_Pin;
 8001636:	2310      	movs	r3, #16
 8001638:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800163e:	2301      	movs	r3, #1
 8001640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001642:	2302      	movs	r3, #2
 8001644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IN4_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0310 	add.w	r3, r7, #16
 800164a:	4619      	mov	r1, r3
 800164c:	480b      	ldr	r0, [pc, #44]	; (800167c <MX_GPIO_Init+0xac>)
 800164e:	f001 fb0f 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN3_Pin IN1_Pin IN2_Pin */
  GPIO_InitStruct.Pin = IN3_Pin|IN1_Pin|IN2_Pin;
 8001652:	23e0      	movs	r3, #224	; 0xe0
 8001654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001656:	2301      	movs	r3, #1
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800165a:	2301      	movs	r3, #1
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800165e:	2303      	movs	r3, #3
 8001660:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	4619      	mov	r1, r3
 8001668:	4804      	ldr	r0, [pc, #16]	; (800167c <MX_GPIO_Init+0xac>)
 800166a:	f001 fb01 	bl	8002c70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800166e:	bf00      	nop
 8001670:	3720      	adds	r7, #32
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40021000 	.word	0x40021000
 800167c:	40010c00 	.word	0x40010c00

08001680 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001684:	b672      	cpsid	i
}
 8001686:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001688:	e7fe      	b.n	8001688 <Error_Handler+0x8>
	...

0800168c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <HAL_MspInit+0x5c>)
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	4a14      	ldr	r2, [pc, #80]	; (80016e8 <HAL_MspInit+0x5c>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6193      	str	r3, [r2, #24]
 800169e:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <HAL_MspInit+0x5c>)
 80016a0:	699b      	ldr	r3, [r3, #24]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <HAL_MspInit+0x5c>)
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	4a0e      	ldr	r2, [pc, #56]	; (80016e8 <HAL_MspInit+0x5c>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b4:	61d3      	str	r3, [r2, #28]
 80016b6:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <HAL_MspInit+0x5c>)
 80016b8:	69db      	ldr	r3, [r3, #28]
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <HAL_MspInit+0x60>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	4a04      	ldr	r2, [pc, #16]	; (80016ec <HAL_MspInit+0x60>)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016de:	bf00      	nop
 80016e0:	3714      	adds	r7, #20
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr
 80016e8:	40021000 	.word	0x40021000
 80016ec:	40010000 	.word	0x40010000

080016f0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	; 0x28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0318 	add.w	r3, r7, #24
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4a2b      	ldr	r2, [pc, #172]	; (80017b8 <HAL_TIM_Encoder_MspInit+0xc8>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d125      	bne.n	800175c <HAL_TIM_Encoder_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001710:	4b2a      	ldr	r3, [pc, #168]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	4a29      	ldr	r2, [pc, #164]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 8001716:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800171a:	6193      	str	r3, [r2, #24]
 800171c:	4b27      	ldr	r3, [pc, #156]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001724:	617b      	str	r3, [r7, #20]
 8001726:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001728:	4b24      	ldr	r3, [pc, #144]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	4a23      	ldr	r2, [pc, #140]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 800172e:	f043 0304 	orr.w	r3, r3, #4
 8001732:	6193      	str	r3, [r2, #24]
 8001734:	4b21      	ldr	r3, [pc, #132]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	613b      	str	r3, [r7, #16]
 800173e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001740:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001746:	2300      	movs	r3, #0
 8001748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800174a:	2301      	movs	r3, #1
 800174c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0318 	add.w	r3, r7, #24
 8001752:	4619      	mov	r1, r3
 8001754:	481a      	ldr	r0, [pc, #104]	; (80017c0 <HAL_TIM_Encoder_MspInit+0xd0>)
 8001756:	f001 fa8b 	bl	8002c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800175a:	e028      	b.n	80017ae <HAL_TIM_Encoder_MspInit+0xbe>
  else if(htim_encoder->Instance==TIM2)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001764:	d123      	bne.n	80017ae <HAL_TIM_Encoder_MspInit+0xbe>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	4a14      	ldr	r2, [pc, #80]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	61d3      	str	r3, [r2, #28]
 8001772:	4b12      	ldr	r3, [pc, #72]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800177e:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 8001784:	f043 0304 	orr.w	r3, r3, #4
 8001788:	6193      	str	r3, [r2, #24]
 800178a:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <HAL_TIM_Encoder_MspInit+0xcc>)
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	60bb      	str	r3, [r7, #8]
 8001794:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001796:	2303      	movs	r3, #3
 8001798:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800179a:	2300      	movs	r3, #0
 800179c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	4619      	mov	r1, r3
 80017a8:	4805      	ldr	r0, [pc, #20]	; (80017c0 <HAL_TIM_Encoder_MspInit+0xd0>)
 80017aa:	f001 fa61 	bl	8002c70 <HAL_GPIO_Init>
}
 80017ae:	bf00      	nop
 80017b0:	3728      	adds	r7, #40	; 0x28
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40012c00 	.word	0x40012c00
 80017bc:	40021000 	.word	0x40021000
 80017c0:	40010800 	.word	0x40010800

080017c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a09      	ldr	r2, [pc, #36]	; (80017f8 <HAL_TIM_Base_MspInit+0x34>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d10b      	bne.n	80017ee <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80017d6:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_TIM_Base_MspInit+0x38>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	4a08      	ldr	r2, [pc, #32]	; (80017fc <HAL_TIM_Base_MspInit+0x38>)
 80017dc:	f043 0304 	orr.w	r3, r3, #4
 80017e0:	61d3      	str	r3, [r2, #28]
 80017e2:	4b06      	ldr	r3, [pc, #24]	; (80017fc <HAL_TIM_Base_MspInit+0x38>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80017ee:	bf00      	nop
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr
 80017f8:	40000800 	.word	0x40000800
 80017fc:	40021000 	.word	0x40021000

08001800 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001808:	f107 0310 	add.w	r3, r7, #16
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a10      	ldr	r2, [pc, #64]	; (800185c <HAL_TIM_MspPostInit+0x5c>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d118      	bne.n	8001852 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <HAL_TIM_MspPostInit+0x60>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	4a0e      	ldr	r2, [pc, #56]	; (8001860 <HAL_TIM_MspPostInit+0x60>)
 8001826:	f043 0308 	orr.w	r3, r3, #8
 800182a:	6193      	str	r3, [r2, #24]
 800182c:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <HAL_TIM_MspPostInit+0x60>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	f003 0308 	and.w	r3, r3, #8
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = ENA_Pin|ENB_Pin;
 8001838:	f44f 7340 	mov.w	r3, #768	; 0x300
 800183c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183e:	2302      	movs	r3, #2
 8001840:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001842:	2302      	movs	r3, #2
 8001844:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001846:	f107 0310 	add.w	r3, r7, #16
 800184a:	4619      	mov	r1, r3
 800184c:	4805      	ldr	r0, [pc, #20]	; (8001864 <HAL_TIM_MspPostInit+0x64>)
 800184e:	f001 fa0f 	bl	8002c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001852:	bf00      	nop
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40000800 	.word	0x40000800
 8001860:	40021000 	.word	0x40021000
 8001864:	40010c00 	.word	0x40010c00

08001868 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b088      	sub	sp, #32
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	2200      	movs	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	605a      	str	r2, [r3, #4]
 800187a:	609a      	str	r2, [r3, #8]
 800187c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a1b      	ldr	r2, [pc, #108]	; (80018f0 <HAL_UART_MspInit+0x88>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d12f      	bne.n	80018e8 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001888:	4b1a      	ldr	r3, [pc, #104]	; (80018f4 <HAL_UART_MspInit+0x8c>)
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	4a19      	ldr	r2, [pc, #100]	; (80018f4 <HAL_UART_MspInit+0x8c>)
 800188e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001892:	61d3      	str	r3, [r2, #28]
 8001894:	4b17      	ldr	r3, [pc, #92]	; (80018f4 <HAL_UART_MspInit+0x8c>)
 8001896:	69db      	ldr	r3, [r3, #28]
 8001898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <HAL_UART_MspInit+0x8c>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	4a13      	ldr	r2, [pc, #76]	; (80018f4 <HAL_UART_MspInit+0x8c>)
 80018a6:	f043 0304 	orr.w	r3, r3, #4
 80018aa:	6193      	str	r3, [r2, #24]
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <HAL_UART_MspInit+0x8c>)
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	f003 0304 	and.w	r3, r3, #4
 80018b4:	60bb      	str	r3, [r7, #8]
 80018b6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018b8:	2304      	movs	r3, #4
 80018ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018c0:	2303      	movs	r3, #3
 80018c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	4619      	mov	r1, r3
 80018ca:	480b      	ldr	r0, [pc, #44]	; (80018f8 <HAL_UART_MspInit+0x90>)
 80018cc:	f001 f9d0 	bl	8002c70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018d0:	2308      	movs	r3, #8
 80018d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	4619      	mov	r1, r3
 80018e2:	4805      	ldr	r0, [pc, #20]	; (80018f8 <HAL_UART_MspInit+0x90>)
 80018e4:	f001 f9c4 	bl	8002c70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80018e8:	bf00      	nop
 80018ea:	3720      	adds	r7, #32
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40004400 	.word	0x40004400
 80018f4:	40021000 	.word	0x40021000
 80018f8:	40010800 	.word	0x40010800

080018fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001900:	e7fe      	b.n	8001900 <NMI_Handler+0x4>

08001902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001906:	e7fe      	b.n	8001906 <HardFault_Handler+0x4>

08001908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800190c:	e7fe      	b.n	800190c <MemManage_Handler+0x4>

0800190e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800190e:	b480      	push	{r7}
 8001910:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001912:	e7fe      	b.n	8001912 <BusFault_Handler+0x4>

08001914 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001918:	e7fe      	b.n	8001918 <UsageFault_Handler+0x4>

0800191a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr

08001926 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	bc80      	pop	{r7}
 8001930:	4770      	bx	lr

08001932 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001932:	b480      	push	{r7}
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001936:	bf00      	nop
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr

0800193e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001942:	f001 f895 	bl	8002a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
	...

0800194c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001954:	4a14      	ldr	r2, [pc, #80]	; (80019a8 <_sbrk+0x5c>)
 8001956:	4b15      	ldr	r3, [pc, #84]	; (80019ac <_sbrk+0x60>)
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001960:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <_sbrk+0x64>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d102      	bne.n	800196e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001968:	4b11      	ldr	r3, [pc, #68]	; (80019b0 <_sbrk+0x64>)
 800196a:	4a12      	ldr	r2, [pc, #72]	; (80019b4 <_sbrk+0x68>)
 800196c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800196e:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <_sbrk+0x64>)
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4413      	add	r3, r2
 8001976:	693a      	ldr	r2, [r7, #16]
 8001978:	429a      	cmp	r2, r3
 800197a:	d207      	bcs.n	800198c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800197c:	f003 f8f8 	bl	8004b70 <__errno>
 8001980:	4603      	mov	r3, r0
 8001982:	220c      	movs	r2, #12
 8001984:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001986:	f04f 33ff 	mov.w	r3, #4294967295
 800198a:	e009      	b.n	80019a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800198c:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <_sbrk+0x64>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001992:	4b07      	ldr	r3, [pc, #28]	; (80019b0 <_sbrk+0x64>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4413      	add	r3, r2
 800199a:	4a05      	ldr	r2, [pc, #20]	; (80019b0 <_sbrk+0x64>)
 800199c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800199e:	68fb      	ldr	r3, [r7, #12]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20005000 	.word	0x20005000
 80019ac:	00000400 	.word	0x00000400
 80019b0:	200002b8 	.word	0x200002b8
 80019b4:	20000408 	.word	0x20000408

080019b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	bc80      	pop	{r7}
 80019c2:	4770      	bx	lr

080019c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019c4:	f7ff fff8 	bl	80019b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019c8:	480b      	ldr	r0, [pc, #44]	; (80019f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019ca:	490c      	ldr	r1, [pc, #48]	; (80019fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019cc:	4a0c      	ldr	r2, [pc, #48]	; (8001a00 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019d0:	e002      	b.n	80019d8 <LoopCopyDataInit>

080019d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019d6:	3304      	adds	r3, #4

080019d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019dc:	d3f9      	bcc.n	80019d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019de:	4a09      	ldr	r2, [pc, #36]	; (8001a04 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019e0:	4c09      	ldr	r4, [pc, #36]	; (8001a08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019e4:	e001      	b.n	80019ea <LoopFillZerobss>

080019e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019e8:	3204      	adds	r2, #4

080019ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019ec:	d3fb      	bcc.n	80019e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ee:	f003 f8c5 	bl	8004b7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019f2:	f7ff f885 	bl	8000b00 <main>
  bx lr
 80019f6:	4770      	bx	lr
  ldr r0, =_sdata
 80019f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019fc:	200000bc 	.word	0x200000bc
  ldr r2, =_sidata
 8001a00:	08005ef0 	.word	0x08005ef0
  ldr r2, =_sbss
 8001a04:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8001a08:	20000408 	.word	0x20000408

08001a0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a0c:	e7fe      	b.n	8001a0c <ADC1_2_IRQHandler>

08001a0e <error>:
// Motor parameter
extern double k_phi;
extern double R_a;

void error(double x, double y, double theta, double x_r, double y_r, double theta_r, double *e_x, double *e_y, double *e_theta)
{
 8001a0e:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001a1a:	e9c7 2300 	strd	r2, r3, [r7]
    *e_x = cos(theta) * (x_r - x) + sin(theta) * (y_r - y);
 8001a1e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001a22:	f003 f919 	bl	8004c58 <cos>
 8001a26:	4680      	mov	r8, r0
 8001a28:	4689      	mov	r9, r1
 8001a2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a2e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001a32:	f7fe fb91 	bl	8000158 <__aeabi_dsub>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4640      	mov	r0, r8
 8001a3c:	4649      	mov	r1, r9
 8001a3e:	f7fe fd43 	bl	80004c8 <__aeabi_dmul>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4692      	mov	sl, r2
 8001a48:	469b      	mov	fp, r3
 8001a4a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001a4e:	f003 f949 	bl	8004ce4 <sin>
 8001a52:	4680      	mov	r8, r0
 8001a54:	4689      	mov	r9, r1
 8001a56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a5a:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001a5e:	f7fe fb7b 	bl	8000158 <__aeabi_dsub>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	4640      	mov	r0, r8
 8001a68:	4649      	mov	r1, r9
 8001a6a:	f7fe fd2d 	bl	80004c8 <__aeabi_dmul>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4650      	mov	r0, sl
 8001a74:	4659      	mov	r1, fp
 8001a76:	f7fe fb71 	bl	800015c <__adddf3>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001a80:	e9c1 2300 	strd	r2, r3, [r1]
    *e_y = (-1) * sin(theta) * (x_r - x) + cos(theta) * (y_r - y);
 8001a84:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001a88:	f003 f92c 	bl	8004ce4 <sin>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4614      	mov	r4, r2
 8001a92:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001a96:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a9a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001a9e:	f7fe fb5b 	bl	8000158 <__aeabi_dsub>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	4620      	mov	r0, r4
 8001aa8:	4629      	mov	r1, r5
 8001aaa:	f7fe fd0d 	bl	80004c8 <__aeabi_dmul>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4690      	mov	r8, r2
 8001ab4:	4699      	mov	r9, r3
 8001ab6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001aba:	f003 f8cd 	bl	8004c58 <cos>
 8001abe:	4604      	mov	r4, r0
 8001ac0:	460d      	mov	r5, r1
 8001ac2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ac6:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001aca:	f7fe fb45 	bl	8000158 <__aeabi_dsub>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	4620      	mov	r0, r4
 8001ad4:	4629      	mov	r1, r5
 8001ad6:	f7fe fcf7 	bl	80004c8 <__aeabi_dmul>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4640      	mov	r0, r8
 8001ae0:	4649      	mov	r1, r9
 8001ae2:	f7fe fb3b 	bl	800015c <__adddf3>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001aec:	e9c1 2300 	strd	r2, r3, [r1]
    *e_theta = theta_r - theta;
 8001af0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001af4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001af8:	f7fe fb2e 	bl	8000158 <__aeabi_dsub>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001b02:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001b06:	bf00      	nop
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08001b10 <virtual_control>:

// Caculate virtural control signal
// Must allocate v_c matrix and K matrix in the main program
void virtual_control(matrix *v_c, matrix *K, matrix *v_c_old, double e_x, double e_y, double e_theta, double v_r, double w_r)
{
 8001b10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001b14:	b084      	sub	sp, #16
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	60b9      	str	r1, [r7, #8]
 8001b1c:	607a      	str	r2, [r7, #4]
    // Store the previous value of v_c
    v_c_old->index[0][0] = v_c->index[0][0];
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6812      	ldr	r2, [r2, #0]
 8001b28:	6811      	ldr	r1, [r2, #0]
 8001b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b2e:	e9c1 2300 	strd	r2, r3, [r1]
    v_c_old->index[1][0] = v_c->index[1][0];
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	3304      	adds	r3, #4
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	3204      	adds	r2, #4
 8001b40:	6811      	ldr	r1, [r2, #0]
 8001b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b46:	e9c1 2300 	strd	r2, r3, [r1]

    // Calculate new v_c
    v_c->index[0][0] = v_r * cos(e_theta) + K->index[0][0] * e_x;
 8001b4a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001b4e:	f003 f883 	bl	8004c58 <cos>
 8001b52:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001b56:	f7fe fcb7 	bl	80004c8 <__aeabi_dmul>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	4690      	mov	r8, r2
 8001b60:	4699      	mov	r9, r3
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b70:	f7fe fcaa 	bl	80004c8 <__aeabi_dmul>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4610      	mov	r0, r2
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	681c      	ldr	r4, [r3, #0]
 8001b82:	4602      	mov	r2, r0
 8001b84:	460b      	mov	r3, r1
 8001b86:	4640      	mov	r0, r8
 8001b88:	4649      	mov	r1, r9
 8001b8a:	f7fe fae7 	bl	800015c <__adddf3>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	e9c4 2300 	strd	r2, r3, [r4]
    v_c->index[1][0] = w_r + K->index[1][0] * v_r * e_y + K->index[2][0] * v_r * sin(e_theta);
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	3304      	adds	r3, #4
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ba2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ba6:	f7fe fc8f 	bl	80004c8 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4610      	mov	r0, r2
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001bb6:	f7fe fc87 	bl	80004c8 <__aeabi_dmul>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	460b      	mov	r3, r1
 8001bbe:	4610      	mov	r0, r2
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001bc6:	f7fe fac9 	bl	800015c <__adddf3>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4690      	mov	r8, r2
 8001bd0:	4699      	mov	r9, r3
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3308      	adds	r3, #8
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001bde:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001be2:	f7fe fc71 	bl	80004c8 <__aeabi_dmul>
 8001be6:	4602      	mov	r2, r0
 8001be8:	460b      	mov	r3, r1
 8001bea:	4614      	mov	r4, r2
 8001bec:	461d      	mov	r5, r3
 8001bee:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001bf2:	f003 f877 	bl	8004ce4 <sin>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	4620      	mov	r0, r4
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	f7fe fc63 	bl	80004c8 <__aeabi_dmul>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4610      	mov	r0, r2
 8001c08:	4619      	mov	r1, r3
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	3304      	adds	r3, #4
 8001c10:	681c      	ldr	r4, [r3, #0]
 8001c12:	4602      	mov	r2, r0
 8001c14:	460b      	mov	r3, r1
 8001c16:	4640      	mov	r0, r8
 8001c18:	4649      	mov	r1, r9
 8001c1a:	f7fe fa9f 	bl	800015c <__adddf3>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	e9c4 2300 	strd	r2, r3, [r4]
}
 8001c26:	bf00      	nop
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001c30 <control_signal>:

// Calculate the control signal u
// Must allocate u matrix in the main program
void control_signal(matrix *u, matrix *v_c, matrix *v_c_old, matrix *v, matrix *K_4)
{
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b08b      	sub	sp, #44	; 0x2c
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
 8001c3c:	603b      	str	r3, [r7, #0]

    double x  = (v_c->index[0][0] - v_c_old->index[0][0]) / sampling_interval;
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c52:	f7fe fa81 	bl	8000158 <__aeabi_dsub>
 8001c56:	4602      	mov	r2, r0
 8001c58:	460b      	mov	r3, r1
 8001c5a:	4610      	mov	r0, r2
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4b2c      	ldr	r3, [pc, #176]	; (8001d10 <control_signal+0xe0>)
 8001c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c64:	f7fe fd5a 	bl	800071c <__aeabi_ddiv>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double y  = (v_c->index[1][0] - v_c_old->index[1][0]) / sampling_interval;
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	3304      	adds	r3, #4
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	3304      	adds	r3, #4
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c88:	f7fe fa66 	bl	8000158 <__aeabi_dsub>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4610      	mov	r0, r2
 8001c92:	4619      	mov	r1, r3
 8001c94:	4b1e      	ldr	r3, [pc, #120]	; (8001d10 <control_signal+0xe0>)
 8001c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9a:	f7fe fd3f 	bl	800071c <__aeabi_ddiv>
 8001c9e:	4602      	mov	r2, r0
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	e9c7 2306 	strd	r2, r3, [r7, #24]

    subtraction(v_c, v);
 8001ca6:	6839      	ldr	r1, [r7, #0]
 8001ca8:	68b8      	ldr	r0, [r7, #8]
 8001caa:	f000 fba7 	bl	80023fc <subtraction>
    matrix C;
    mutiplication(K_4, v_c, &C);
 8001cae:	f107 0310 	add.w	r3, r7, #16
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	68b9      	ldr	r1, [r7, #8]
 8001cb6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001cb8:	f000 fc32 	bl	8002520 <mutiplication>
    u->index[0][0] = x + C.index[0][0];
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681c      	ldr	r4, [r3, #0]
 8001cca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cce:	f7fe fa45 	bl	800015c <__adddf3>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	e9c4 2300 	strd	r2, r3, [r4]
    u->index[1][0] = y + C.index[1][0];
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	3304      	adds	r3, #4
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	681c      	ldr	r4, [r3, #0]
 8001cec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cf0:	f7fe fa34 	bl	800015c <__adddf3>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	e9c4 2300 	strd	r2, r3, [r4]
    
    deallocate_matrix(&C);
 8001cfc:	f107 0310 	add.w	r3, r7, #16
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 fb06 	bl	8002312 <deallocate_matrix>
}
 8001d06:	bf00      	nop
 8001d08:	372c      	adds	r7, #44	; 0x2c
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd90      	pop	{r4, r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000020 	.word	0x20000020

08001d14 <next_state>:

// Calculate future coordinates of the robot
// Call after applying voltages to motors
void next_state(matrix *v, double *x, double *y, double *theta, double *x_r, double *y_r, double *theta_r, double w_r, double v_r)
{
 8001d14:	b5b0      	push	{r4, r5, r7, lr}
 8001d16:	b090      	sub	sp, #64	; 0x40
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
 8001d20:	603b      	str	r3, [r7, #0]
    double derivative_x = cos(*theta) * v->index[0][0];
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d28:	4610      	mov	r0, r2
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	f002 ff94 	bl	8004c58 <cos>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3a:	f7fe fbc5 	bl	80004c8 <__aeabi_dmul>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double derivative_y = sin(*theta) * v->index[0][0];
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f002 ffc8 	bl	8004ce4 <sin>
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d5e:	f7fe fbb3 	bl	80004c8 <__aeabi_dmul>
 8001d62:	4602      	mov	r2, r0
 8001d64:	460b      	mov	r3, r1
 8001d66:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double derivative_theta = v->index[1][0];
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	3304      	adds	r3, #4
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d76:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    // Calculate future coordinates
    *x = *x + sampling_interval * derivative_x;
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001d80:	4b52      	ldr	r3, [pc, #328]	; (8001ecc <next_state+0x1b8>)
 8001d82:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d86:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d8a:	f7fe fb9d 	bl	80004c8 <__aeabi_dmul>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	4620      	mov	r0, r4
 8001d94:	4629      	mov	r1, r5
 8001d96:	f7fe f9e1 	bl	800015c <__adddf3>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	68b9      	ldr	r1, [r7, #8]
 8001da0:	e9c1 2300 	strd	r2, r3, [r1]
    *y = *y + sampling_interval * derivative_y;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001daa:	4b48      	ldr	r3, [pc, #288]	; (8001ecc <next_state+0x1b8>)
 8001dac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001db0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001db4:	f7fe fb88 	bl	80004c8 <__aeabi_dmul>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	4620      	mov	r0, r4
 8001dbe:	4629      	mov	r1, r5
 8001dc0:	f7fe f9cc 	bl	800015c <__adddf3>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	6879      	ldr	r1, [r7, #4]
 8001dca:	e9c1 2300 	strd	r2, r3, [r1]
    *theta = *theta + sampling_interval * derivative_theta;
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001dd4:	4b3d      	ldr	r3, [pc, #244]	; (8001ecc <next_state+0x1b8>)
 8001dd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dda:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001dde:	f7fe fb73 	bl	80004c8 <__aeabi_dmul>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4620      	mov	r0, r4
 8001de8:	4629      	mov	r1, r5
 8001dea:	f7fe f9b7 	bl	800015c <__adddf3>
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	6839      	ldr	r1, [r7, #0]
 8001df4:	e9c1 2300 	strd	r2, r3, [r1]

    double derivative_x_r = cos(*theta_r) * v_r;
 8001df8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
 8001e02:	f002 ff29 	bl	8004c58 <cos>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e0e:	f7fe fb5b 	bl	80004c8 <__aeabi_dmul>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double derivative_y_r = sin(*theta_r) * v_r;
 8001e1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e20:	4610      	mov	r0, r2
 8001e22:	4619      	mov	r1, r3
 8001e24:	f002 ff5e 	bl	8004ce4 <sin>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e30:	f7fe fb4a 	bl	80004c8 <__aeabi_dmul>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double derivative_theta_r = w_r;
 8001e3c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001e40:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Calculate future reference coordinates
    *x_r = *x_r + sampling_interval * derivative_x_r;
 8001e44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e46:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001e4a:	4b20      	ldr	r3, [pc, #128]	; (8001ecc <next_state+0x1b8>)
 8001e4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e50:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e54:	f7fe fb38 	bl	80004c8 <__aeabi_dmul>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	4620      	mov	r0, r4
 8001e5e:	4629      	mov	r1, r5
 8001e60:	f7fe f97c 	bl	800015c <__adddf3>
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001e6a:	e9c1 2300 	strd	r2, r3, [r1]
    *y_r = *y_r + sampling_interval * derivative_y_r;
 8001e6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e70:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001e74:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <next_state+0x1b8>)
 8001e76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e7e:	f7fe fb23 	bl	80004c8 <__aeabi_dmul>
 8001e82:	4602      	mov	r2, r0
 8001e84:	460b      	mov	r3, r1
 8001e86:	4620      	mov	r0, r4
 8001e88:	4629      	mov	r1, r5
 8001e8a:	f7fe f967 	bl	800015c <__adddf3>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001e94:	e9c1 2300 	strd	r2, r3, [r1]
    *theta_r = *theta_r + sampling_interval * derivative_theta_r;
 8001e98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001e9a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001e9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ecc <next_state+0x1b8>)
 8001ea0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001ea4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ea8:	f7fe fb0e 	bl	80004c8 <__aeabi_dmul>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	4620      	mov	r0, r4
 8001eb2:	4629      	mov	r1, r5
 8001eb4:	f7fe f952 	bl	800015c <__adddf3>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001ebe:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001ec2:	bf00      	nop
 8001ec4:	3740      	adds	r7, #64	; 0x40
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bdb0      	pop	{r4, r5, r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000020 	.word	0x20000020

08001ed0 <torque>:

// Calculate torque signal
// Must allocate tau matrix in the main program
void torque(double theta, matrix *v, matrix *u, matrix *tau)
{
 8001ed0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ed4:	b095      	sub	sp, #84	; 0x54
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
 8001ede:	603b      	str	r3, [r7, #0]
double derivative_theta = v->index[1][0];
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eec:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
matrix M;
allocate_matrix(&M, 2, 2);
 8001ef0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	2102      	movs	r1, #2
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f000 f9d5 	bl	80022a8 <allocate_matrix>
M.index[0][0] = m;
 8001efe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f00:	6819      	ldr	r1, [r3, #0]
 8001f02:	4b78      	ldr	r3, [pc, #480]	; (80020e4 <torque+0x214>)
 8001f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f08:	e9c1 2300 	strd	r2, r3, [r1]
M.index[1][1] = I;
 8001f0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f0e:	3304      	adds	r3, #4
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f103 0108 	add.w	r1, r3, #8
 8001f16:	4b74      	ldr	r3, [pc, #464]	; (80020e8 <torque+0x218>)
 8001f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f1c:	e9c1 2300 	strd	r2, r3, [r1]

matrix V;
allocate_matrix(&V, 2, 2);
 8001f20:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001f24:	2202      	movs	r2, #2
 8001f26:	2102      	movs	r1, #2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 f9bd 	bl	80022a8 <allocate_matrix>
V.index[0][1] = m * d * derivative_theta;
 8001f2e:	4b6d      	ldr	r3, [pc, #436]	; (80020e4 <torque+0x214>)
 8001f30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f34:	4b6d      	ldr	r3, [pc, #436]	; (80020ec <torque+0x21c>)
 8001f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3a:	f7fe fac5 	bl	80004c8 <__aeabi_dmul>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	460b      	mov	r3, r1
 8001f42:	4610      	mov	r0, r2
 8001f44:	4619      	mov	r1, r3
 8001f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f103 0608 	add.w	r6, r3, #8
 8001f4e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f52:	f7fe fab9 	bl	80004c8 <__aeabi_dmul>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	e9c6 2300 	strd	r2, r3, [r6]
V.index[1][0] = - m * d * derivative_theta;
 8001f5e:	4b61      	ldr	r3, [pc, #388]	; (80020e4 <torque+0x214>)
 8001f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f64:	4690      	mov	r8, r2
 8001f66:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8001f6a:	4b60      	ldr	r3, [pc, #384]	; (80020ec <torque+0x21c>)
 8001f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f70:	4640      	mov	r0, r8
 8001f72:	4649      	mov	r1, r9
 8001f74:	f7fe faa8 	bl	80004c8 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4610      	mov	r0, r2
 8001f7e:	4619      	mov	r1, r3
 8001f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f82:	3304      	adds	r3, #4
 8001f84:	681e      	ldr	r6, [r3, #0]
 8001f86:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f8a:	f7fe fa9d 	bl	80004c8 <__aeabi_dmul>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	e9c6 2300 	strd	r2, r3, [r6]

matrix B;
allocate_matrix(&B, 2, 2);
 8001f96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	2102      	movs	r1, #2
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f000 f982 	bl	80022a8 <allocate_matrix>
B.index[0][0] = B.index[0][1] = 1 / r;
 8001fa4:	4b52      	ldr	r3, [pc, #328]	; (80020f0 <torque+0x220>)
 8001fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001faa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fac:	6809      	ldr	r1, [r1, #0]
 8001fae:	f101 0608 	add.w	r6, r1, #8
 8001fb2:	f04f 0000 	mov.w	r0, #0
 8001fb6:	494f      	ldr	r1, [pc, #316]	; (80020f4 <torque+0x224>)
 8001fb8:	f7fe fbb0 	bl	800071c <__aeabi_ddiv>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	e9c6 2300 	strd	r2, r3, [r6]
 8001fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fc6:	6819      	ldr	r1, [r3, #0]
 8001fc8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8001fcc:	e9c1 2300 	strd	r2, r3, [r1]
B.index[1][0] = R / r;
 8001fd0:	4b49      	ldr	r3, [pc, #292]	; (80020f8 <torque+0x228>)
 8001fd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fd6:	4b46      	ldr	r3, [pc, #280]	; (80020f0 <torque+0x220>)
 8001fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fdc:	6b3e      	ldr	r6, [r7, #48]	; 0x30
 8001fde:	3604      	adds	r6, #4
 8001fe0:	6836      	ldr	r6, [r6, #0]
 8001fe2:	f7fe fb9b 	bl	800071c <__aeabi_ddiv>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	e9c6 2300 	strd	r2, r3, [r6]
B.index[1][1] = - R / r;
 8001fee:	4b42      	ldr	r3, [pc, #264]	; (80020f8 <torque+0x228>)
 8001ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff4:	4614      	mov	r4, r2
 8001ff6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001ffa:	4b3d      	ldr	r3, [pc, #244]	; (80020f0 <torque+0x220>)
 8001ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002000:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002002:	3104      	adds	r1, #4
 8002004:	6809      	ldr	r1, [r1, #0]
 8002006:	f101 0608 	add.w	r6, r1, #8
 800200a:	4620      	mov	r0, r4
 800200c:	4629      	mov	r1, r5
 800200e:	f7fe fb85 	bl	800071c <__aeabi_ddiv>
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	e9c6 2300 	strd	r2, r3, [r6]

matrix inv_B;
inverse(&B, &inv_B);
 800201a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800201e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002022:	4611      	mov	r1, r2
 8002024:	4618      	mov	r0, r3
 8002026:	f000 fcbb 	bl	80029a0 <inverse>
deallocate_matrix(&B);
 800202a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800202e:	4618      	mov	r0, r3
 8002030:	f000 f96f 	bl	8002312 <deallocate_matrix>

matrix M_u;
mutiplication(&M, u, &M_u);
 8002034:	f107 0220 	add.w	r2, r7, #32
 8002038:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800203c:	6839      	ldr	r1, [r7, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f000 fa6e 	bl	8002520 <mutiplication>
deallocate_matrix(&M);
 8002044:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002048:	4618      	mov	r0, r3
 800204a:	f000 f962 	bl	8002312 <deallocate_matrix>

matrix V_v;
mutiplication(&V, v, &V_v);
 800204e:	f107 0218 	add.w	r2, r7, #24
 8002052:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	4618      	mov	r0, r3
 800205a:	f000 fa61 	bl	8002520 <mutiplication>
deallocate_matrix(&V);
 800205e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002062:	4618      	mov	r0, r3
 8002064:	f000 f955 	bl	8002312 <deallocate_matrix>

addition(&M_u, &V_v);
 8002068:	f107 0218 	add.w	r2, r7, #24
 800206c:	f107 0320 	add.w	r3, r7, #32
 8002070:	4611      	mov	r1, r2
 8002072:	4618      	mov	r0, r3
 8002074:	f000 f96f 	bl	8002356 <addition>
deallocate_matrix(&V_v);
 8002078:	f107 0318 	add.w	r3, r7, #24
 800207c:	4618      	mov	r0, r3
 800207e:	f000 f948 	bl	8002312 <deallocate_matrix>

matrix torque;
mutiplication(&inv_B, &M_u, &torque);
 8002082:	f107 0210 	add.w	r2, r7, #16
 8002086:	f107 0120 	add.w	r1, r7, #32
 800208a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800208e:	4618      	mov	r0, r3
 8002090:	f000 fa46 	bl	8002520 <mutiplication>
deallocate_matrix(&inv_B);
 8002094:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002098:	4618      	mov	r0, r3
 800209a:	f000 f93a 	bl	8002312 <deallocate_matrix>
deallocate_matrix(&M_u);
 800209e:	f107 0320 	add.w	r3, r7, #32
 80020a2:	4618      	mov	r0, r3
 80020a4:	f000 f935 	bl	8002312 <deallocate_matrix>

tau->index[0][0] = torque.index[0][0];
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	6811      	ldr	r1, [r2, #0]
 80020b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b6:	e9c1 2300 	strd	r2, r3, [r1]
tau->index[1][0] = torque.index[1][0];
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	3304      	adds	r3, #4
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80020c2:	6812      	ldr	r2, [r2, #0]
 80020c4:	3204      	adds	r2, #4
 80020c6:	6811      	ldr	r1, [r2, #0]
 80020c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020cc:	e9c1 2300 	strd	r2, r3, [r1]

deallocate_matrix(&torque);
 80020d0:	f107 0310 	add.w	r3, r7, #16
 80020d4:	4618      	mov	r0, r3
 80020d6:	f000 f91c 	bl	8002312 <deallocate_matrix>
}
 80020da:	bf00      	nop
 80020dc:	3754      	adds	r7, #84	; 0x54
 80020de:	46bd      	mov	sp, r7
 80020e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80020e4:	20000048 	.word	0x20000048
 80020e8:	20000028 	.word	0x20000028
 80020ec:	20000040 	.word	0x20000040
 80020f0:	20000030 	.word	0x20000030
 80020f4:	3ff00000 	.word	0x3ff00000
 80020f8:	20000038 	.word	0x20000038

080020fc <velocity>:

// Calculate the linear velocity and angular velocity of the vehicle
void velocity(matrix *v, double left_angular_velocity, double right_angular_velocity)
{
 80020fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002100:	b084      	sub	sp, #16
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	e9c7 2300 	strd	r2, r3, [r7]
    v->index[0][0] = r / 2 * (left_angular_velocity + right_angular_velocity);
 800210a:	4b2a      	ldr	r3, [pc, #168]	; (80021b4 <velocity+0xb8>)
 800210c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002110:	f04f 0200 	mov.w	r2, #0
 8002114:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002118:	f7fe fb00 	bl	800071c <__aeabi_ddiv>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4690      	mov	r8, r2
 8002122:	4699      	mov	r9, r3
 8002124:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002128:	e9d7 0100 	ldrd	r0, r1, [r7]
 800212c:	f7fe f816 	bl	800015c <__adddf3>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4610      	mov	r0, r2
 8002136:	4619      	mov	r1, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681c      	ldr	r4, [r3, #0]
 800213e:	4602      	mov	r2, r0
 8002140:	460b      	mov	r3, r1
 8002142:	4640      	mov	r0, r8
 8002144:	4649      	mov	r1, r9
 8002146:	f7fe f9bf 	bl	80004c8 <__aeabi_dmul>
 800214a:	4602      	mov	r2, r0
 800214c:	460b      	mov	r3, r1
 800214e:	e9c4 2300 	strd	r2, r3, [r4]
    v->index[1][0] = r / (2 * R) * (right_angular_velocity - left_angular_velocity);
 8002152:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <velocity+0xb8>)
 8002154:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002158:	4b17      	ldr	r3, [pc, #92]	; (80021b8 <velocity+0xbc>)
 800215a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800215e:	4602      	mov	r2, r0
 8002160:	460b      	mov	r3, r1
 8002162:	f7fd fffb 	bl	800015c <__adddf3>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	4620      	mov	r0, r4
 800216c:	4629      	mov	r1, r5
 800216e:	f7fe fad5 	bl	800071c <__aeabi_ddiv>
 8002172:	4602      	mov	r2, r0
 8002174:	460b      	mov	r3, r1
 8002176:	4690      	mov	r8, r2
 8002178:	4699      	mov	r9, r3
 800217a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800217e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002182:	f7fd ffe9 	bl	8000158 <__aeabi_dsub>
 8002186:	4602      	mov	r2, r0
 8002188:	460b      	mov	r3, r1
 800218a:	4610      	mov	r0, r2
 800218c:	4619      	mov	r1, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	3304      	adds	r3, #4
 8002194:	681c      	ldr	r4, [r3, #0]
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4640      	mov	r0, r8
 800219c:	4649      	mov	r1, r9
 800219e:	f7fe f993 	bl	80004c8 <__aeabi_dmul>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	e9c4 2300 	strd	r2, r3, [r4]
}
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021b4:	20000030 	.word	0x20000030
 80021b8:	20000038 	.word	0x20000038

080021bc <voltage>:

// Calculate voltage for the motor
void voltage(double *voltage_left, double *voltage_right, double left_angular_velocity, double right_angular_velocity, matrix *tau)
{
 80021bc:	b5b0      	push	{r4, r5, r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	e9c7 2300 	strd	r2, r3, [r7]
    *voltage_left = k_phi * left_angular_velocity * 30 + R_a * tau->index[1][0] / k_phi;
 80021ca:	4b34      	ldr	r3, [pc, #208]	; (800229c <voltage+0xe0>)
 80021cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80021d4:	f7fe f978 	bl	80004c8 <__aeabi_dmul>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f04f 0200 	mov.w	r2, #0
 80021e4:	4b2e      	ldr	r3, [pc, #184]	; (80022a0 <voltage+0xe4>)
 80021e6:	f7fe f96f 	bl	80004c8 <__aeabi_dmul>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4614      	mov	r4, r2
 80021f0:	461d      	mov	r5, r3
 80021f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	3304      	adds	r3, #4
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021fe:	4b29      	ldr	r3, [pc, #164]	; (80022a4 <voltage+0xe8>)
 8002200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002204:	f7fe f960 	bl	80004c8 <__aeabi_dmul>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4610      	mov	r0, r2
 800220e:	4619      	mov	r1, r3
 8002210:	4b22      	ldr	r3, [pc, #136]	; (800229c <voltage+0xe0>)
 8002212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002216:	f7fe fa81 	bl	800071c <__aeabi_ddiv>
 800221a:	4602      	mov	r2, r0
 800221c:	460b      	mov	r3, r1
 800221e:	4620      	mov	r0, r4
 8002220:	4629      	mov	r1, r5
 8002222:	f7fd ff9b 	bl	800015c <__adddf3>
 8002226:	4602      	mov	r2, r0
 8002228:	460b      	mov	r3, r1
 800222a:	68f9      	ldr	r1, [r7, #12]
 800222c:	e9c1 2300 	strd	r2, r3, [r1]
    *voltage_right = k_phi * right_angular_velocity * 30 + R_a * tau->index[0][0] / k_phi;
 8002230:	4b1a      	ldr	r3, [pc, #104]	; (800229c <voltage+0xe0>)
 8002232:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002236:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800223a:	f7fe f945 	bl	80004c8 <__aeabi_dmul>
 800223e:	4602      	mov	r2, r0
 8002240:	460b      	mov	r3, r1
 8002242:	4610      	mov	r0, r2
 8002244:	4619      	mov	r1, r3
 8002246:	f04f 0200 	mov.w	r2, #0
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <voltage+0xe4>)
 800224c:	f7fe f93c 	bl	80004c8 <__aeabi_dmul>
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	4614      	mov	r4, r2
 8002256:	461d      	mov	r5, r3
 8002258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002262:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <voltage+0xe8>)
 8002264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002268:	f7fe f92e 	bl	80004c8 <__aeabi_dmul>
 800226c:	4602      	mov	r2, r0
 800226e:	460b      	mov	r3, r1
 8002270:	4610      	mov	r0, r2
 8002272:	4619      	mov	r1, r3
 8002274:	4b09      	ldr	r3, [pc, #36]	; (800229c <voltage+0xe0>)
 8002276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227a:	f7fe fa4f 	bl	800071c <__aeabi_ddiv>
 800227e:	4602      	mov	r2, r0
 8002280:	460b      	mov	r3, r1
 8002282:	4620      	mov	r0, r4
 8002284:	4629      	mov	r1, r5
 8002286:	f7fd ff69 	bl	800015c <__adddf3>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	68b9      	ldr	r1, [r7, #8]
 8002290:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002294:	bf00      	nop
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bdb0      	pop	{r4, r5, r7, pc}
 800229c:	20000050 	.word	0x20000050
 80022a0:	403e0000 	.word	0x403e0000
 80022a4:	20000058 	.word	0x20000058

080022a8 <allocate_matrix>:
#include "matrices_op2.h"

//Allocate memmory space and matrix A
void allocate_matrix(matrix *A, unsigned_int8 num_rows, unsigned_int8 num_columns)
{
 80022a8:	b590      	push	{r4, r7, lr}
 80022aa:	b085      	sub	sp, #20
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	460b      	mov	r3, r1
 80022b2:	70fb      	strb	r3, [r7, #3]
 80022b4:	4613      	mov	r3, r2
 80022b6:	70bb      	strb	r3, [r7, #2]
    A->index = (double **) malloc(sizeof(double *) * num_rows);
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	4618      	mov	r0, r3
 80022be:	f002 fb83 	bl	80049c8 <malloc>
 80022c2:	4603      	mov	r3, r0
 80022c4:	461a      	mov	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	601a      	str	r2, [r3, #0]
    A->num_columns = num_columns;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	78ba      	ldrb	r2, [r7, #2]
 80022ce:	711a      	strb	r2, [r3, #4]
    A->num_rows = num_rows;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	78fa      	ldrb	r2, [r7, #3]
 80022d4:	715a      	strb	r2, [r3, #5]

    for (int i = 0; i < A->num_rows; i++)
 80022d6:	2300      	movs	r3, #0
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	e00f      	b.n	80022fc <allocate_matrix+0x54>
        A->index[i] = (double *) calloc(sizeof(double), A->num_columns);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	791b      	ldrb	r3, [r3, #4]
 80022e0:	4619      	mov	r1, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	18d4      	adds	r4, r2, r3
 80022ec:	2008      	movs	r0, #8
 80022ee:	f002 fb4f 	bl	8004990 <calloc>
 80022f2:	4603      	mov	r3, r0
 80022f4:	6023      	str	r3, [r4, #0]
    for (int i = 0; i < A->num_rows; i++)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	3301      	adds	r3, #1
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	795b      	ldrb	r3, [r3, #5]
 8002300:	461a      	mov	r2, r3
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4293      	cmp	r3, r2
 8002306:	dbe9      	blt.n	80022dc <allocate_matrix+0x34>
}
 8002308:	bf00      	nop
 800230a:	bf00      	nop
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bd90      	pop	{r4, r7, pc}

08002312 <deallocate_matrix>:

//Deallocate memory space for matrix A
void deallocate_matrix(matrix *A)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < A->num_rows; i++){
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	e00b      	b.n	8002338 <deallocate_matrix+0x26>
        free(A->index[i]);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	4413      	add	r3, r2
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4618      	mov	r0, r3
 800232e:	f002 fb53 	bl	80049d8 <free>
    for (int i = 0; i < A->num_rows; i++){
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	3301      	adds	r3, #1
 8002336:	60fb      	str	r3, [r7, #12]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	795b      	ldrb	r3, [r3, #5]
 800233c:	461a      	mov	r2, r3
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	4293      	cmp	r3, r2
 8002342:	dbed      	blt.n	8002320 <deallocate_matrix+0xe>
    }
    free(A->index);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4618      	mov	r0, r3
 800234a:	f002 fb45 	bl	80049d8 <free>
}
 800234e:	bf00      	nop
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <addition>:
}

//Calculate addtion of matrix A and B
//Answer is directly assigned to A
void addition(matrix *A, matrix *B)
{
 8002356:	b5b0      	push	{r4, r5, r7, lr}
 8002358:	b084      	sub	sp, #16
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	6039      	str	r1, [r7, #0]
    //Check dimensions of all matrix operands
    if ((A->num_rows != B->num_rows) || (A->num_columns != B->num_columns))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	795a      	ldrb	r2, [r3, #5]
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	795b      	ldrb	r3, [r3, #5]
 8002368:	429a      	cmp	r2, r3
 800236a:	d143      	bne.n	80023f4 <addition+0x9e>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	791a      	ldrb	r2, [r3, #4]
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	791b      	ldrb	r3, [r3, #4]
 8002374:	429a      	cmp	r2, r3
 8002376:	d13d      	bne.n	80023f4 <addition+0x9e>
        return;
    
    //Calculate addition
    for (int i  = 0; i < A->num_rows; i++){
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	e033      	b.n	80023e6 <addition+0x90>
        for (int j = 0; j < A->num_columns; j++){
 800237e:	2300      	movs	r3, #0
 8002380:	60bb      	str	r3, [r7, #8]
 8002382:	e027      	b.n	80023d4 <addition+0x7e>
            A->index[i][j] += B->index[i][j];
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4413      	add	r3, r2
 8002396:	e9d3 0100 	ldrd	r0, r1, [r3]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	4413      	add	r3, r2
 80023ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b0:	687c      	ldr	r4, [r7, #4]
 80023b2:	6825      	ldr	r5, [r4, #0]
 80023b4:	68fc      	ldr	r4, [r7, #12]
 80023b6:	00a4      	lsls	r4, r4, #2
 80023b8:	442c      	add	r4, r5
 80023ba:	6825      	ldr	r5, [r4, #0]
 80023bc:	68bc      	ldr	r4, [r7, #8]
 80023be:	00e4      	lsls	r4, r4, #3
 80023c0:	442c      	add	r4, r5
 80023c2:	f7fd fecb 	bl	800015c <__adddf3>
 80023c6:	4602      	mov	r2, r0
 80023c8:	460b      	mov	r3, r1
 80023ca:	e9c4 2300 	strd	r2, r3, [r4]
        for (int j = 0; j < A->num_columns; j++){
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	3301      	adds	r3, #1
 80023d2:	60bb      	str	r3, [r7, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	791b      	ldrb	r3, [r3, #4]
 80023d8:	461a      	mov	r2, r3
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	4293      	cmp	r3, r2
 80023de:	dbd1      	blt.n	8002384 <addition+0x2e>
    for (int i  = 0; i < A->num_rows; i++){
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	3301      	adds	r3, #1
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	795b      	ldrb	r3, [r3, #5]
 80023ea:	461a      	mov	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4293      	cmp	r3, r2
 80023f0:	dbc5      	blt.n	800237e <addition+0x28>
 80023f2:	e000      	b.n	80023f6 <addition+0xa0>
        return;
 80023f4:	bf00      	nop
        }
    }
}
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bdb0      	pop	{r4, r5, r7, pc}

080023fc <subtraction>:

//Calculate subtraction of matrix A and B (A - B)
//Answer is directly assigned to A
void subtraction(matrix *A, matrix *B)
{
 80023fc:	b5b0      	push	{r4, r5, r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
    //Check dimensions of all matrix operands
    if ((A->num_rows != B->num_rows) || (A->num_columns != B->num_columns))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	795a      	ldrb	r2, [r3, #5]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	795b      	ldrb	r3, [r3, #5]
 800240e:	429a      	cmp	r2, r3
 8002410:	d143      	bne.n	800249a <subtraction+0x9e>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	791a      	ldrb	r2, [r3, #4]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	791b      	ldrb	r3, [r3, #4]
 800241a:	429a      	cmp	r2, r3
 800241c:	d13d      	bne.n	800249a <subtraction+0x9e>
        return;
    
    //Calculate Subtraction
    for (int i  = 0; i < A->num_rows; i++){
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	e033      	b.n	800248c <subtraction+0x90>
        for (int j = 0; j < A->num_columns; j++){
 8002424:	2300      	movs	r3, #0
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	e027      	b.n	800247a <subtraction+0x7e>
            A->index[i][j] -= B->index[i][j];
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4413      	add	r3, r2
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4413      	add	r3, r2
 800243c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	4413      	add	r3, r2
 8002452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002456:	687c      	ldr	r4, [r7, #4]
 8002458:	6825      	ldr	r5, [r4, #0]
 800245a:	68fc      	ldr	r4, [r7, #12]
 800245c:	00a4      	lsls	r4, r4, #2
 800245e:	442c      	add	r4, r5
 8002460:	6825      	ldr	r5, [r4, #0]
 8002462:	68bc      	ldr	r4, [r7, #8]
 8002464:	00e4      	lsls	r4, r4, #3
 8002466:	442c      	add	r4, r5
 8002468:	f7fd fe76 	bl	8000158 <__aeabi_dsub>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	e9c4 2300 	strd	r2, r3, [r4]
        for (int j = 0; j < A->num_columns; j++){
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	3301      	adds	r3, #1
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	791b      	ldrb	r3, [r3, #4]
 800247e:	461a      	mov	r2, r3
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	4293      	cmp	r3, r2
 8002484:	dbd1      	blt.n	800242a <subtraction+0x2e>
    for (int i  = 0; i < A->num_rows; i++){
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	3301      	adds	r3, #1
 800248a:	60fb      	str	r3, [r7, #12]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	795b      	ldrb	r3, [r3, #5]
 8002490:	461a      	mov	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	4293      	cmp	r3, r2
 8002496:	dbc5      	blt.n	8002424 <subtraction+0x28>
 8002498:	e000      	b.n	800249c <subtraction+0xa0>
        return;
 800249a:	bf00      	nop
        }
    }
}
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bdb0      	pop	{r4, r5, r7, pc}

080024a2 <scalar_multiplication>:

//Scalar multiplication of matrix
////Answer is directly assigned to A
void scalar_multiplication(matrix *A, double scalar)
{
 80024a2:	b590      	push	{r4, r7, lr}
 80024a4:	b087      	sub	sp, #28
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	60f8      	str	r0, [r7, #12]
 80024aa:	e9c7 2300 	strd	r2, r3, [r7]
    for (int i  = 0; i < A->num_rows; i++){
 80024ae:	2300      	movs	r3, #0
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	e02a      	b.n	800250a <scalar_multiplication+0x68>
        for (int j = 0; j < A->num_columns; j++){
 80024b4:	2300      	movs	r3, #0
 80024b6:	613b      	str	r3, [r7, #16]
 80024b8:	e01e      	b.n	80024f8 <scalar_multiplication+0x56>
            A->index[i][j] *= scalar;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	4413      	add	r3, r2
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	00db      	lsls	r3, r3, #3
 80024ca:	4413      	add	r3, r2
 80024cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	00db      	lsls	r3, r3, #3
 80024e0:	18d4      	adds	r4, r2, r3
 80024e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024e6:	f7fd ffef 	bl	80004c8 <__aeabi_dmul>
 80024ea:	4602      	mov	r2, r0
 80024ec:	460b      	mov	r3, r1
 80024ee:	e9c4 2300 	strd	r2, r3, [r4]
        for (int j = 0; j < A->num_columns; j++){
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	3301      	adds	r3, #1
 80024f6:	613b      	str	r3, [r7, #16]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	791b      	ldrb	r3, [r3, #4]
 80024fc:	461a      	mov	r2, r3
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	4293      	cmp	r3, r2
 8002502:	dbda      	blt.n	80024ba <scalar_multiplication+0x18>
    for (int i  = 0; i < A->num_rows; i++){
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	3301      	adds	r3, #1
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	795b      	ldrb	r3, [r3, #5]
 800250e:	461a      	mov	r2, r3
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	4293      	cmp	r3, r2
 8002514:	dbce      	blt.n	80024b4 <scalar_multiplication+0x12>
        }
    }
}
 8002516:	bf00      	nop
 8002518:	bf00      	nop
 800251a:	371c      	adds	r7, #28
 800251c:	46bd      	mov	sp, r7
 800251e:	bd90      	pop	{r4, r7, pc}

08002520 <mutiplication>:

//Calculate multiplication of matrix A and B
//Answer is directly assigned to Ans
void mutiplication(matrix *A, matrix *B, matrix *Ans)
{
 8002520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002522:	b089      	sub	sp, #36	; 0x24
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
    //Check for appropriate size
    if (A->num_columns != B->num_rows)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	791a      	ldrb	r2, [r3, #4]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	795b      	ldrb	r3, [r3, #5]
 8002534:	429a      	cmp	r2, r3
 8002536:	d166      	bne.n	8002606 <mutiplication+0xe6>
        return;

    //Allocate memory space for answer
    allocate_matrix(Ans, A->num_rows, B->num_columns);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	7959      	ldrb	r1, [r3, #5]
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	791b      	ldrb	r3, [r3, #4]
 8002540:	461a      	mov	r2, r3
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff feb0 	bl	80022a8 <allocate_matrix>

    //Perform multiplication
    for (int i = 0; i < Ans->num_rows; i++){
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
 800254c:	e054      	b.n	80025f8 <mutiplication+0xd8>
        for(int j = 0; j < Ans->num_columns; j++){
 800254e:	2300      	movs	r3, #0
 8002550:	61bb      	str	r3, [r7, #24]
 8002552:	e048      	b.n	80025e6 <mutiplication+0xc6>
            for (int x = 0; x < A->num_columns; x++){
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	e03c      	b.n	80025d4 <mutiplication+0xb4>
                Ans->index[i][j] += (A->index[i][x] * B->index[x][j]); 
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	4413      	add	r3, r2
 800256c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	4413      	add	r3, r2
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	4413      	add	r3, r2
 8002582:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	00db      	lsls	r3, r3, #3
 8002596:	4413      	add	r3, r2
 8002598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800259c:	f7fd ff94 	bl	80004c8 <__aeabi_dmul>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4610      	mov	r0, r2
 80025a6:	4619      	mov	r1, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4413      	add	r3, r2
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	00db      	lsls	r3, r3, #3
 80025b8:	18d6      	adds	r6, r2, r3
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4620      	mov	r0, r4
 80025c0:	4629      	mov	r1, r5
 80025c2:	f7fd fdcb 	bl	800015c <__adddf3>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	e9c6 2300 	strd	r2, r3, [r6]
            for (int x = 0; x < A->num_columns; x++){
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	3301      	adds	r3, #1
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	791b      	ldrb	r3, [r3, #4]
 80025d8:	461a      	mov	r2, r3
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	4293      	cmp	r3, r2
 80025de:	dbbc      	blt.n	800255a <mutiplication+0x3a>
        for(int j = 0; j < Ans->num_columns; j++){
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	3301      	adds	r3, #1
 80025e4:	61bb      	str	r3, [r7, #24]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	791b      	ldrb	r3, [r3, #4]
 80025ea:	461a      	mov	r2, r3
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	4293      	cmp	r3, r2
 80025f0:	dbb0      	blt.n	8002554 <mutiplication+0x34>
    for (int i = 0; i < Ans->num_rows; i++){
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3301      	adds	r3, #1
 80025f6:	61fb      	str	r3, [r7, #28]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	795b      	ldrb	r3, [r3, #5]
 80025fc:	461a      	mov	r2, r3
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	4293      	cmp	r3, r2
 8002602:	dba4      	blt.n	800254e <mutiplication+0x2e>
 8002604:	e000      	b.n	8002608 <mutiplication+0xe8>
        return;
 8002606:	bf00      	nop
            }
        }
    }
}
 8002608:	3724      	adds	r7, #36	; 0x24
 800260a:	46bd      	mov	sp, r7
 800260c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800260e <transpose>:

//Perform transpose of A
void transpose(matrix *A, matrix *transpose_A)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b084      	sub	sp, #16
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	6039      	str	r1, [r7, #0]
    allocate_matrix(transpose_A, A->num_columns, A->num_rows);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7919      	ldrb	r1, [r3, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	795b      	ldrb	r3, [r3, #5]
 8002620:	461a      	mov	r2, r3
 8002622:	6838      	ldr	r0, [r7, #0]
 8002624:	f7ff fe40 	bl	80022a8 <allocate_matrix>

    //Perform transpose operation
    for (int i = 0; i < transpose_A->num_rows; i++){
 8002628:	2300      	movs	r3, #0
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	e024      	b.n	8002678 <transpose+0x6a>
        for (int j = 0; j < transpose_A->num_columns; j++){
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	e018      	b.n	8002666 <transpose+0x58>
            transpose_A->index[i][j] = A->index[j][i];
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4413      	add	r3, r2
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	4413      	add	r3, r2
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	6811      	ldr	r1, [r2, #0]
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	0092      	lsls	r2, r2, #2
 800264e:	440a      	add	r2, r1
 8002650:	6811      	ldr	r1, [r2, #0]
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	00d2      	lsls	r2, r2, #3
 8002656:	4411      	add	r1, r2
 8002658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265c:	e9c1 2300 	strd	r2, r3, [r1]
        for (int j = 0; j < transpose_A->num_columns; j++){
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	3301      	adds	r3, #1
 8002664:	60bb      	str	r3, [r7, #8]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	791b      	ldrb	r3, [r3, #4]
 800266a:	461a      	mov	r2, r3
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	4293      	cmp	r3, r2
 8002670:	dbe0      	blt.n	8002634 <transpose+0x26>
    for (int i = 0; i < transpose_A->num_rows; i++){
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	3301      	adds	r3, #1
 8002676:	60fb      	str	r3, [r7, #12]
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	795b      	ldrb	r3, [r3, #5]
 800267c:	461a      	mov	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4293      	cmp	r3, r2
 8002682:	dbd4      	blt.n	800262e <transpose+0x20>
        }
    }
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <minor>:

void minor(matrix *major, matrix *minor, unsigned_int8 skip_row, unsigned_int8 skip_column)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b088      	sub	sp, #32
 8002692:	af00      	add	r7, sp, #0
 8002694:	60f8      	str	r0, [r7, #12]
 8002696:	60b9      	str	r1, [r7, #8]
 8002698:	4611      	mov	r1, r2
 800269a:	461a      	mov	r2, r3
 800269c:	460b      	mov	r3, r1
 800269e:	71fb      	strb	r3, [r7, #7]
 80026a0:	4613      	mov	r3, r2
 80026a2:	71bb      	strb	r3, [r7, #6]
    //Allocate memory space for minor
    allocate_matrix(minor, major->num_rows - 1, major->num_columns - 1);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	795b      	ldrb	r3, [r3, #5]
 80026a8:	3b01      	subs	r3, #1
 80026aa:	b2d9      	uxtb	r1, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	791b      	ldrb	r3, [r3, #4]
 80026b0:	3b01      	subs	r3, #1
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	461a      	mov	r2, r3
 80026b6:	68b8      	ldr	r0, [r7, #8]
 80026b8:	f7ff fdf6 	bl	80022a8 <allocate_matrix>

    int x = 0;
 80026bc:	2300      	movs	r3, #0
 80026be:	61fb      	str	r3, [r7, #28]
    int y = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	61bb      	str	r3, [r7, #24]

    //Assign element to minor
    //Skip row skip_row
    //Skip column skip_column
    for (int i = 0; i < major->num_rows; i++){
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	e038      	b.n	800273c <minor+0xae>
        if (i != skip_row){
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d030      	beq.n	8002734 <minor+0xa6>
            for (int j = 0; j < major->num_columns; j++){
 80026d2:	2300      	movs	r3, #0
 80026d4:	613b      	str	r3, [r7, #16]
 80026d6:	e021      	b.n	800271c <minor+0x8e>
                if (j != skip_column){
 80026d8:	79bb      	ldrb	r3, [r7, #6]
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	429a      	cmp	r2, r3
 80026de:	d019      	beq.n	8002714 <minor+0x86>
                    minor->index[x][y] = major->index[i][j];
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	4413      	add	r3, r2
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	4413      	add	r3, r2
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	6811      	ldr	r1, [r2, #0]
 80026f6:	69fa      	ldr	r2, [r7, #28]
 80026f8:	0092      	lsls	r2, r2, #2
 80026fa:	440a      	add	r2, r1
 80026fc:	6811      	ldr	r1, [r2, #0]
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	00d2      	lsls	r2, r2, #3
 8002702:	4411      	add	r1, r2
 8002704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002708:	e9c1 2300 	strd	r2, r3, [r1]
                    y++;
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	3301      	adds	r3, #1
 8002710:	61bb      	str	r3, [r7, #24]
 8002712:	e000      	b.n	8002716 <minor+0x88>
                } else {
                    continue;
 8002714:	bf00      	nop
            for (int j = 0; j < major->num_columns; j++){
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	3301      	adds	r3, #1
 800271a:	613b      	str	r3, [r7, #16]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	791b      	ldrb	r3, [r3, #4]
 8002720:	461a      	mov	r2, r3
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	4293      	cmp	r3, r2
 8002726:	dbd7      	blt.n	80026d8 <minor+0x4a>
                }
            }
            x++;
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	3301      	adds	r3, #1
 800272c:	61fb      	str	r3, [r7, #28]
            y = 0;
 800272e:	2300      	movs	r3, #0
 8002730:	61bb      	str	r3, [r7, #24]
 8002732:	e000      	b.n	8002736 <minor+0xa8>
        } else {
            continue;
 8002734:	bf00      	nop
    for (int i = 0; i < major->num_rows; i++){
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	3301      	adds	r3, #1
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	795b      	ldrb	r3, [r3, #5]
 8002740:	461a      	mov	r2, r3
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	4293      	cmp	r3, r2
 8002746:	dbc0      	blt.n	80026ca <minor+0x3c>
        }
    }
}
 8002748:	bf00      	nop
 800274a:	bf00      	nop
 800274c:	3720      	adds	r7, #32
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <determinant>:

// Calculate the determinant of A
double determinant(matrix *A, unsigned_int8 expand_row)
{
 8002752:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002756:	b088      	sub	sp, #32
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	460b      	mov	r3, r1
 800275e:	70fb      	strb	r3, [r7, #3]
    double result = 0;
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	f04f 0300 	mov.w	r3, #0
 8002768:	e9c7 2306 	strd	r2, r3, [r7, #24]
    
    if (A->num_rows == 1 && A->num_columns == 1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	795b      	ldrb	r3, [r3, #5]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d10d      	bne.n	8002790 <determinant+0x3e>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	791b      	ldrb	r3, [r3, #4]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d109      	bne.n	8002790 <determinant+0x3e>
        return result = A->index[0][0];
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002786:	e9c7 2306 	strd	r2, r3, [r7, #24]
 800278a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800278e:	e09a      	b.n	80028c6 <determinant+0x174>

    //Calculate determinant with chosen expand_row
    for (int j = 0; j < A->num_columns; j++){
 8002790:	2300      	movs	r3, #0
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	e08e      	b.n	80028b4 <determinant+0x162>
        
        //Create minor matrix
        matrix M;
        minor(A, &M, expand_row, j);
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	b2db      	uxtb	r3, r3
 800279a:	78fa      	ldrb	r2, [r7, #3]
 800279c:	f107 010c 	add.w	r1, r7, #12
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7ff ff74 	bl	800268e <minor>
        
        if ((expand_row + j) % 2 == 0){
 80027a6:	78fa      	ldrb	r2, [r7, #3]
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	4413      	add	r3, r2
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d13a      	bne.n	800282a <determinant+0xd8>
            result += (A->index[expand_row][j] == 0) ? (0) : (A->index[expand_row][j] * determinant(&M, 0));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	78fb      	ldrb	r3, [r7, #3]
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	4413      	add	r3, r2
 80027c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	f7fe f8e1 	bl	8000998 <__aeabi_dcmpeq>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d119      	bne.n	8002810 <determinant+0xbe>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	78fb      	ldrb	r3, [r7, #3]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	4413      	add	r3, r2
 80027ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80027f2:	f107 030c 	add.w	r3, r7, #12
 80027f6:	2100      	movs	r1, #0
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff ffaa 	bl	8002752 <determinant>
 80027fe:	4602      	mov	r2, r0
 8002800:	460b      	mov	r3, r1
 8002802:	4640      	mov	r0, r8
 8002804:	4649      	mov	r1, r9
 8002806:	f7fd fe5f 	bl	80004c8 <__aeabi_dmul>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	e003      	b.n	8002818 <determinant+0xc6>
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	f04f 0300 	mov.w	r3, #0
 8002818:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800281c:	f7fd fc9e 	bl	800015c <__adddf3>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002828:	e03c      	b.n	80028a4 <determinant+0x152>
        } else {
            result += (A->index[expand_row][j] == 0) ? (0) : ((-1) * A->index[expand_row][j] * determinant(&M, 0));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	78fb      	ldrb	r3, [r7, #3]
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	4413      	add	r3, r2
 800283c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002840:	f04f 0200 	mov.w	r2, #0
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	f7fe f8a6 	bl	8000998 <__aeabi_dcmpeq>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d11c      	bne.n	800288c <determinant+0x13a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	78fb      	ldrb	r3, [r7, #3]
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4413      	add	r3, r2
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	00db      	lsls	r3, r3, #3
 8002862:	4413      	add	r3, r2
 8002864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002868:	4614      	mov	r4, r2
 800286a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800286e:	f107 030c 	add.w	r3, r7, #12
 8002872:	2100      	movs	r1, #0
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff ff6c 	bl	8002752 <determinant>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	4620      	mov	r0, r4
 8002880:	4629      	mov	r1, r5
 8002882:	f7fd fe21 	bl	80004c8 <__aeabi_dmul>
 8002886:	4602      	mov	r2, r0
 8002888:	460b      	mov	r3, r1
 800288a:	e003      	b.n	8002894 <determinant+0x142>
 800288c:	f04f 0200 	mov.w	r2, #0
 8002890:	f04f 0300 	mov.w	r3, #0
 8002894:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002898:	f7fd fc60 	bl	800015c <__adddf3>
 800289c:	4602      	mov	r2, r0
 800289e:	460b      	mov	r3, r1
 80028a0:	e9c7 2306 	strd	r2, r3, [r7, #24]
        }

        //Deallocate minor matrix
        deallocate_matrix(&M);
 80028a4:	f107 030c 	add.w	r3, r7, #12
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7ff fd32 	bl	8002312 <deallocate_matrix>
    for (int j = 0; j < A->num_columns; j++){
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	3301      	adds	r3, #1
 80028b2:	617b      	str	r3, [r7, #20]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	791b      	ldrb	r3, [r3, #4]
 80028b8:	461a      	mov	r2, r3
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	4293      	cmp	r3, r2
 80028be:	f6ff af6a 	blt.w	8002796 <determinant+0x44>
    }

    return result;
 80028c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
}
 80028c6:	4610      	mov	r0, r2
 80028c8:	4619      	mov	r1, r3
 80028ca:	3720      	adds	r7, #32
 80028cc:	46bd      	mov	sp, r7
 80028ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080028d2 <adjoint>:

//Calculate adjoint matrix
void adjoint(matrix *A, matrix *Ans)
{
 80028d2:	b5b0      	push	{r4, r5, r7, lr}
 80028d4:	b088      	sub	sp, #32
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	6039      	str	r1, [r7, #0]
    matrix temp;
    allocate_matrix(&temp, A->num_rows, A->num_columns);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	7959      	ldrb	r1, [r3, #5]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	791a      	ldrb	r2, [r3, #4]
 80028e4:	f107 0310 	add.w	r3, r7, #16
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff fcdd 	bl	80022a8 <allocate_matrix>
    for (int i = 0; i < temp.num_rows; i++){
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
 80028f2:	e040      	b.n	8002976 <adjoint+0xa4>
        for (int j = 0; j < temp.num_columns; j++){
 80028f4:	2300      	movs	r3, #0
 80028f6:	61bb      	str	r3, [r7, #24]
 80028f8:	e035      	b.n	8002966 <adjoint+0x94>
            matrix M;
            minor(A, &M, i, j);
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	b2db      	uxtb	r3, r3
 8002902:	f107 0108 	add.w	r1, r7, #8
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7ff fec1 	bl	800268e <minor>

            temp.index[i][j] = ((i + j) % 2 == 0) ? (determinant(&M, 0)) : ((-1) * determinant(&M, 0));
 800290c:	69fa      	ldr	r2, [r7, #28]
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	4413      	add	r3, r2
 8002912:	f003 0301 	and.w	r3, r3, #1
 8002916:	2b00      	cmp	r3, #0
 8002918:	d108      	bne.n	800292c <adjoint+0x5a>
 800291a:	f107 0308 	add.w	r3, r7, #8
 800291e:	2100      	movs	r1, #0
 8002920:	4618      	mov	r0, r3
 8002922:	f7ff ff16 	bl	8002752 <determinant>
 8002926:	4604      	mov	r4, r0
 8002928:	460d      	mov	r5, r1
 800292a:	e00a      	b.n	8002942 <adjoint+0x70>
 800292c:	f107 0308 	add.w	r3, r7, #8
 8002930:	2100      	movs	r1, #0
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff ff0d 	bl	8002752 <determinant>
 8002938:	4602      	mov	r2, r0
 800293a:	460b      	mov	r3, r1
 800293c:	4614      	mov	r4, r2
 800293e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	4413      	add	r3, r2
 8002952:	e9c3 4500 	strd	r4, r5, [r3]
            
            //Deallocate minor matrix
            deallocate_matrix(&M);
 8002956:	f107 0308 	add.w	r3, r7, #8
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff fcd9 	bl	8002312 <deallocate_matrix>
        for (int j = 0; j < temp.num_columns; j++){
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	3301      	adds	r3, #1
 8002964:	61bb      	str	r3, [r7, #24]
 8002966:	7d3b      	ldrb	r3, [r7, #20]
 8002968:	461a      	mov	r2, r3
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	4293      	cmp	r3, r2
 800296e:	dbc4      	blt.n	80028fa <adjoint+0x28>
    for (int i = 0; i < temp.num_rows; i++){
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	3301      	adds	r3, #1
 8002974:	61fb      	str	r3, [r7, #28]
 8002976:	7d7b      	ldrb	r3, [r7, #21]
 8002978:	461a      	mov	r2, r3
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	4293      	cmp	r3, r2
 800297e:	dbb9      	blt.n	80028f4 <adjoint+0x22>
        }
    }
    transpose(&temp, Ans);
 8002980:	f107 0310 	add.w	r3, r7, #16
 8002984:	6839      	ldr	r1, [r7, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff fe41 	bl	800260e <transpose>
    deallocate_matrix(&temp);
 800298c:	f107 0310 	add.w	r3, r7, #16
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff fcbe 	bl	8002312 <deallocate_matrix>
}
 8002996:	bf00      	nop
 8002998:	3720      	adds	r7, #32
 800299a:	46bd      	mov	sp, r7
 800299c:	bdb0      	pop	{r4, r5, r7, pc}
	...

080029a0 <inverse>:

void inverse(matrix *A, matrix *inverse_of_A)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
    //Calculate determinant of A
    double determinant_of_A = determinant(A, 0);
 80029aa:	2100      	movs	r1, #0
 80029ac:	6878      	ldr	r0, [r7, #4]
 80029ae:	f7ff fed0 	bl	8002752 <determinant>
 80029b2:	e9c7 0102 	strd	r0, r1, [r7, #8]

    //Calculate adjoint matrix of A
    adjoint(A, inverse_of_A);
 80029b6:	6839      	ldr	r1, [r7, #0]
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff ff8a 	bl	80028d2 <adjoint>

    //Calculate inverse of A
    scalar_multiplication(inverse_of_A, 1 / determinant_of_A);
 80029be:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029c2:	f04f 0000 	mov.w	r0, #0
 80029c6:	4906      	ldr	r1, [pc, #24]	; (80029e0 <inverse+0x40>)
 80029c8:	f7fd fea8 	bl	800071c <__aeabi_ddiv>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	6838      	ldr	r0, [r7, #0]
 80029d2:	f7ff fd66 	bl	80024a2 <scalar_multiplication>
}
 80029d6:	bf00      	nop
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	3ff00000 	.word	0x3ff00000

080029e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029e8:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <HAL_Init+0x28>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a07      	ldr	r2, [pc, #28]	; (8002a0c <HAL_Init+0x28>)
 80029ee:	f043 0310 	orr.w	r3, r3, #16
 80029f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029f4:	2003      	movs	r0, #3
 80029f6:	f000 f907 	bl	8002c08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029fa:	200f      	movs	r0, #15
 80029fc:	f000 f808 	bl	8002a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a00:	f7fe fe44 	bl	800168c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40022000 	.word	0x40022000

08002a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a18:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <HAL_InitTick+0x54>)
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	4b12      	ldr	r3, [pc, #72]	; (8002a68 <HAL_InitTick+0x58>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	4619      	mov	r1, r3
 8002a22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f000 f911 	bl	8002c56 <HAL_SYSTICK_Config>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e00e      	b.n	8002a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b0f      	cmp	r3, #15
 8002a42:	d80a      	bhi.n	8002a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a44:	2200      	movs	r2, #0
 8002a46:	6879      	ldr	r1, [r7, #4]
 8002a48:	f04f 30ff 	mov.w	r0, #4294967295
 8002a4c:	f000 f8e7 	bl	8002c1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a50:	4a06      	ldr	r2, [pc, #24]	; (8002a6c <HAL_InitTick+0x5c>)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
 8002a58:	e000      	b.n	8002a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3708      	adds	r7, #8
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	20000060 	.word	0x20000060
 8002a68:	20000068 	.word	0x20000068
 8002a6c:	20000064 	.word	0x20000064

08002a70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a74:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_IncTick+0x1c>)
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	461a      	mov	r2, r3
 8002a7a:	4b05      	ldr	r3, [pc, #20]	; (8002a90 <HAL_IncTick+0x20>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4413      	add	r3, r2
 8002a80:	4a03      	ldr	r2, [pc, #12]	; (8002a90 <HAL_IncTick+0x20>)
 8002a82:	6013      	str	r3, [r2, #0]
}
 8002a84:	bf00      	nop
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bc80      	pop	{r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	20000068 	.word	0x20000068
 8002a90:	200002bc 	.word	0x200002bc

08002a94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  return uwTick;
 8002a98:	4b02      	ldr	r3, [pc, #8]	; (8002aa4 <HAL_GetTick+0x10>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr
 8002aa4:	200002bc 	.word	0x200002bc

08002aa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f003 0307 	and.w	r3, r3, #7
 8002ab6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab8:	4b0c      	ldr	r3, [pc, #48]	; (8002aec <__NVIC_SetPriorityGrouping+0x44>)
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002abe:	68ba      	ldr	r2, [r7, #8]
 8002ac0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ad0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ada:	4a04      	ldr	r2, [pc, #16]	; (8002aec <__NVIC_SetPriorityGrouping+0x44>)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	60d3      	str	r3, [r2, #12]
}
 8002ae0:	bf00      	nop
 8002ae2:	3714      	adds	r7, #20
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002af4:	4b04      	ldr	r3, [pc, #16]	; (8002b08 <__NVIC_GetPriorityGrouping+0x18>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	0a1b      	lsrs	r3, r3, #8
 8002afa:	f003 0307 	and.w	r3, r3, #7
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	e000ed00 	.word	0xe000ed00

08002b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	6039      	str	r1, [r7, #0]
 8002b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	db0a      	blt.n	8002b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	b2da      	uxtb	r2, r3
 8002b24:	490c      	ldr	r1, [pc, #48]	; (8002b58 <__NVIC_SetPriority+0x4c>)
 8002b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2a:	0112      	lsls	r2, r2, #4
 8002b2c:	b2d2      	uxtb	r2, r2
 8002b2e:	440b      	add	r3, r1
 8002b30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b34:	e00a      	b.n	8002b4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	b2da      	uxtb	r2, r3
 8002b3a:	4908      	ldr	r1, [pc, #32]	; (8002b5c <__NVIC_SetPriority+0x50>)
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
 8002b3e:	f003 030f 	and.w	r3, r3, #15
 8002b42:	3b04      	subs	r3, #4
 8002b44:	0112      	lsls	r2, r2, #4
 8002b46:	b2d2      	uxtb	r2, r2
 8002b48:	440b      	add	r3, r1
 8002b4a:	761a      	strb	r2, [r3, #24]
}
 8002b4c:	bf00      	nop
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bc80      	pop	{r7}
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	e000e100 	.word	0xe000e100
 8002b5c:	e000ed00 	.word	0xe000ed00

08002b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b089      	sub	sp, #36	; 0x24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	f1c3 0307 	rsb	r3, r3, #7
 8002b7a:	2b04      	cmp	r3, #4
 8002b7c:	bf28      	it	cs
 8002b7e:	2304      	movcs	r3, #4
 8002b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	3304      	adds	r3, #4
 8002b86:	2b06      	cmp	r3, #6
 8002b88:	d902      	bls.n	8002b90 <NVIC_EncodePriority+0x30>
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	3b03      	subs	r3, #3
 8002b8e:	e000      	b.n	8002b92 <NVIC_EncodePriority+0x32>
 8002b90:	2300      	movs	r3, #0
 8002b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b94:	f04f 32ff 	mov.w	r2, #4294967295
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9e:	43da      	mvns	r2, r3
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	401a      	ands	r2, r3
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb2:	43d9      	mvns	r1, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb8:	4313      	orrs	r3, r2
         );
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3724      	adds	r7, #36	; 0x24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr

08002bc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b082      	sub	sp, #8
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bd4:	d301      	bcc.n	8002bda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e00f      	b.n	8002bfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bda:	4a0a      	ldr	r2, [pc, #40]	; (8002c04 <SysTick_Config+0x40>)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3b01      	subs	r3, #1
 8002be0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002be2:	210f      	movs	r1, #15
 8002be4:	f04f 30ff 	mov.w	r0, #4294967295
 8002be8:	f7ff ff90 	bl	8002b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bec:	4b05      	ldr	r3, [pc, #20]	; (8002c04 <SysTick_Config+0x40>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bf2:	4b04      	ldr	r3, [pc, #16]	; (8002c04 <SysTick_Config+0x40>)
 8002bf4:	2207      	movs	r2, #7
 8002bf6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	e000e010 	.word	0xe000e010

08002c08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7ff ff49 	bl	8002aa8 <__NVIC_SetPriorityGrouping>
}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b086      	sub	sp, #24
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	4603      	mov	r3, r0
 8002c26:	60b9      	str	r1, [r7, #8]
 8002c28:	607a      	str	r2, [r7, #4]
 8002c2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c30:	f7ff ff5e 	bl	8002af0 <__NVIC_GetPriorityGrouping>
 8002c34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	68b9      	ldr	r1, [r7, #8]
 8002c3a:	6978      	ldr	r0, [r7, #20]
 8002c3c:	f7ff ff90 	bl	8002b60 <NVIC_EncodePriority>
 8002c40:	4602      	mov	r2, r0
 8002c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c46:	4611      	mov	r1, r2
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f7ff ff5f 	bl	8002b0c <__NVIC_SetPriority>
}
 8002c4e:	bf00      	nop
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b082      	sub	sp, #8
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7ff ffb0 	bl	8002bc4 <SysTick_Config>
 8002c64:	4603      	mov	r3, r0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b08b      	sub	sp, #44	; 0x2c
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c82:	e169      	b.n	8002f58 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c84:	2201      	movs	r2, #1
 8002c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	69fa      	ldr	r2, [r7, #28]
 8002c94:	4013      	ands	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	f040 8158 	bne.w	8002f52 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4a9a      	ldr	r2, [pc, #616]	; (8002f10 <HAL_GPIO_Init+0x2a0>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d05e      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cac:	4a98      	ldr	r2, [pc, #608]	; (8002f10 <HAL_GPIO_Init+0x2a0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d875      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cb2:	4a98      	ldr	r2, [pc, #608]	; (8002f14 <HAL_GPIO_Init+0x2a4>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d058      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cb8:	4a96      	ldr	r2, [pc, #600]	; (8002f14 <HAL_GPIO_Init+0x2a4>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d86f      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cbe:	4a96      	ldr	r2, [pc, #600]	; (8002f18 <HAL_GPIO_Init+0x2a8>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d052      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cc4:	4a94      	ldr	r2, [pc, #592]	; (8002f18 <HAL_GPIO_Init+0x2a8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d869      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cca:	4a94      	ldr	r2, [pc, #592]	; (8002f1c <HAL_GPIO_Init+0x2ac>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d04c      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cd0:	4a92      	ldr	r2, [pc, #584]	; (8002f1c <HAL_GPIO_Init+0x2ac>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d863      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cd6:	4a92      	ldr	r2, [pc, #584]	; (8002f20 <HAL_GPIO_Init+0x2b0>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d046      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
 8002cdc:	4a90      	ldr	r2, [pc, #576]	; (8002f20 <HAL_GPIO_Init+0x2b0>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d85d      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002ce2:	2b12      	cmp	r3, #18
 8002ce4:	d82a      	bhi.n	8002d3c <HAL_GPIO_Init+0xcc>
 8002ce6:	2b12      	cmp	r3, #18
 8002ce8:	d859      	bhi.n	8002d9e <HAL_GPIO_Init+0x12e>
 8002cea:	a201      	add	r2, pc, #4	; (adr r2, 8002cf0 <HAL_GPIO_Init+0x80>)
 8002cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cf0:	08002d6b 	.word	0x08002d6b
 8002cf4:	08002d45 	.word	0x08002d45
 8002cf8:	08002d57 	.word	0x08002d57
 8002cfc:	08002d99 	.word	0x08002d99
 8002d00:	08002d9f 	.word	0x08002d9f
 8002d04:	08002d9f 	.word	0x08002d9f
 8002d08:	08002d9f 	.word	0x08002d9f
 8002d0c:	08002d9f 	.word	0x08002d9f
 8002d10:	08002d9f 	.word	0x08002d9f
 8002d14:	08002d9f 	.word	0x08002d9f
 8002d18:	08002d9f 	.word	0x08002d9f
 8002d1c:	08002d9f 	.word	0x08002d9f
 8002d20:	08002d9f 	.word	0x08002d9f
 8002d24:	08002d9f 	.word	0x08002d9f
 8002d28:	08002d9f 	.word	0x08002d9f
 8002d2c:	08002d9f 	.word	0x08002d9f
 8002d30:	08002d9f 	.word	0x08002d9f
 8002d34:	08002d4d 	.word	0x08002d4d
 8002d38:	08002d61 	.word	0x08002d61
 8002d3c:	4a79      	ldr	r2, [pc, #484]	; (8002f24 <HAL_GPIO_Init+0x2b4>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d013      	beq.n	8002d6a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d42:	e02c      	b.n	8002d9e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	623b      	str	r3, [r7, #32]
          break;
 8002d4a:	e029      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	3304      	adds	r3, #4
 8002d52:	623b      	str	r3, [r7, #32]
          break;
 8002d54:	e024      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	3308      	adds	r3, #8
 8002d5c:	623b      	str	r3, [r7, #32]
          break;
 8002d5e:	e01f      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	330c      	adds	r3, #12
 8002d66:	623b      	str	r3, [r7, #32]
          break;
 8002d68:	e01a      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d102      	bne.n	8002d78 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d72:	2304      	movs	r3, #4
 8002d74:	623b      	str	r3, [r7, #32]
          break;
 8002d76:	e013      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	689b      	ldr	r3, [r3, #8]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d105      	bne.n	8002d8c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d80:	2308      	movs	r3, #8
 8002d82:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	69fa      	ldr	r2, [r7, #28]
 8002d88:	611a      	str	r2, [r3, #16]
          break;
 8002d8a:	e009      	b.n	8002da0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d8c:	2308      	movs	r3, #8
 8002d8e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	69fa      	ldr	r2, [r7, #28]
 8002d94:	615a      	str	r2, [r3, #20]
          break;
 8002d96:	e003      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	623b      	str	r3, [r7, #32]
          break;
 8002d9c:	e000      	b.n	8002da0 <HAL_GPIO_Init+0x130>
          break;
 8002d9e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	2bff      	cmp	r3, #255	; 0xff
 8002da4:	d801      	bhi.n	8002daa <HAL_GPIO_Init+0x13a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	e001      	b.n	8002dae <HAL_GPIO_Init+0x13e>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3304      	adds	r3, #4
 8002dae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	2bff      	cmp	r3, #255	; 0xff
 8002db4:	d802      	bhi.n	8002dbc <HAL_GPIO_Init+0x14c>
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	e002      	b.n	8002dc2 <HAL_GPIO_Init+0x152>
 8002dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbe:	3b08      	subs	r3, #8
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	210f      	movs	r1, #15
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	401a      	ands	r2, r3
 8002dd4:	6a39      	ldr	r1, [r7, #32]
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80b1 	beq.w	8002f52 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002df0:	4b4d      	ldr	r3, [pc, #308]	; (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	4a4c      	ldr	r2, [pc, #304]	; (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6193      	str	r3, [r2, #24]
 8002dfc:	4b4a      	ldr	r3, [pc, #296]	; (8002f28 <HAL_GPIO_Init+0x2b8>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e08:	4a48      	ldr	r2, [pc, #288]	; (8002f2c <HAL_GPIO_Init+0x2bc>)
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	089b      	lsrs	r3, r3, #2
 8002e0e:	3302      	adds	r3, #2
 8002e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e14:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	220f      	movs	r2, #15
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a40      	ldr	r2, [pc, #256]	; (8002f30 <HAL_GPIO_Init+0x2c0>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d013      	beq.n	8002e5c <HAL_GPIO_Init+0x1ec>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a3f      	ldr	r2, [pc, #252]	; (8002f34 <HAL_GPIO_Init+0x2c4>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d00d      	beq.n	8002e58 <HAL_GPIO_Init+0x1e8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a3e      	ldr	r2, [pc, #248]	; (8002f38 <HAL_GPIO_Init+0x2c8>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d007      	beq.n	8002e54 <HAL_GPIO_Init+0x1e4>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a3d      	ldr	r2, [pc, #244]	; (8002f3c <HAL_GPIO_Init+0x2cc>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d101      	bne.n	8002e50 <HAL_GPIO_Init+0x1e0>
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e006      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e50:	2304      	movs	r3, #4
 8002e52:	e004      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e54:	2302      	movs	r3, #2
 8002e56:	e002      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <HAL_GPIO_Init+0x1ee>
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e60:	f002 0203 	and.w	r2, r2, #3
 8002e64:	0092      	lsls	r2, r2, #2
 8002e66:	4093      	lsls	r3, r2
 8002e68:	68fa      	ldr	r2, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e6e:	492f      	ldr	r1, [pc, #188]	; (8002f2c <HAL_GPIO_Init+0x2bc>)
 8002e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e72:	089b      	lsrs	r3, r3, #2
 8002e74:	3302      	adds	r3, #2
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d006      	beq.n	8002e96 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e88:	4b2d      	ldr	r3, [pc, #180]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	492c      	ldr	r1, [pc, #176]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	608b      	str	r3, [r1, #8]
 8002e94:	e006      	b.n	8002ea4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e96:	4b2a      	ldr	r3, [pc, #168]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	4928      	ldr	r1, [pc, #160]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d006      	beq.n	8002ebe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002eb0:	4b23      	ldr	r3, [pc, #140]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eb2:	68da      	ldr	r2, [r3, #12]
 8002eb4:	4922      	ldr	r1, [pc, #136]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	60cb      	str	r3, [r1, #12]
 8002ebc:	e006      	b.n	8002ecc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ebe:	4b20      	ldr	r3, [pc, #128]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	491e      	ldr	r1, [pc, #120]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ec8:	4013      	ands	r3, r2
 8002eca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d006      	beq.n	8002ee6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ed8:	4b19      	ldr	r3, [pc, #100]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002eda:	685a      	ldr	r2, [r3, #4]
 8002edc:	4918      	ldr	r1, [pc, #96]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ede:	69bb      	ldr	r3, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	604b      	str	r3, [r1, #4]
 8002ee4:	e006      	b.n	8002ef4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ee6:	4b16      	ldr	r3, [pc, #88]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	69bb      	ldr	r3, [r7, #24]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	4914      	ldr	r1, [pc, #80]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d021      	beq.n	8002f44 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f00:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	490e      	ldr	r1, [pc, #56]	; (8002f40 <HAL_GPIO_Init+0x2d0>)
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	600b      	str	r3, [r1, #0]
 8002f0c:	e021      	b.n	8002f52 <HAL_GPIO_Init+0x2e2>
 8002f0e:	bf00      	nop
 8002f10:	10320000 	.word	0x10320000
 8002f14:	10310000 	.word	0x10310000
 8002f18:	10220000 	.word	0x10220000
 8002f1c:	10210000 	.word	0x10210000
 8002f20:	10120000 	.word	0x10120000
 8002f24:	10110000 	.word	0x10110000
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	40010000 	.word	0x40010000
 8002f30:	40010800 	.word	0x40010800
 8002f34:	40010c00 	.word	0x40010c00
 8002f38:	40011000 	.word	0x40011000
 8002f3c:	40011400 	.word	0x40011400
 8002f40:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f44:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <HAL_GPIO_Init+0x304>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	43db      	mvns	r3, r3
 8002f4c:	4909      	ldr	r1, [pc, #36]	; (8002f74 <HAL_GPIO_Init+0x304>)
 8002f4e:	4013      	ands	r3, r2
 8002f50:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f54:	3301      	adds	r3, #1
 8002f56:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f47f ae8e 	bne.w	8002c84 <HAL_GPIO_Init+0x14>
  }
}
 8002f68:	bf00      	nop
 8002f6a:	bf00      	nop
 8002f6c:	372c      	adds	r7, #44	; 0x2c
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bc80      	pop	{r7}
 8002f72:	4770      	bx	lr
 8002f74:	40010400 	.word	0x40010400

08002f78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	807b      	strh	r3, [r7, #2]
 8002f84:	4613      	mov	r3, r2
 8002f86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f88:	787b      	ldrb	r3, [r7, #1]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f8e:	887a      	ldrh	r2, [r7, #2]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f94:	e003      	b.n	8002f9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f96:	887b      	ldrh	r3, [r7, #2]
 8002f98:	041a      	lsls	r2, r3, #16
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	611a      	str	r2, [r3, #16]
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc80      	pop	{r7}
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e272      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0301 	and.w	r3, r3, #1
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f000 8087 	beq.w	80030d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fc8:	4b92      	ldr	r3, [pc, #584]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f003 030c 	and.w	r3, r3, #12
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	d00c      	beq.n	8002fee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fd4:	4b8f      	ldr	r3, [pc, #572]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 030c 	and.w	r3, r3, #12
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d112      	bne.n	8003006 <HAL_RCC_OscConfig+0x5e>
 8002fe0:	4b8c      	ldr	r3, [pc, #560]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fec:	d10b      	bne.n	8003006 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fee:	4b89      	ldr	r3, [pc, #548]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d06c      	beq.n	80030d4 <HAL_RCC_OscConfig+0x12c>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d168      	bne.n	80030d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e24c      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800300e:	d106      	bne.n	800301e <HAL_RCC_OscConfig+0x76>
 8003010:	4b80      	ldr	r3, [pc, #512]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a7f      	ldr	r2, [pc, #508]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003016:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	e02e      	b.n	800307c <HAL_RCC_OscConfig+0xd4>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d10c      	bne.n	8003040 <HAL_RCC_OscConfig+0x98>
 8003026:	4b7b      	ldr	r3, [pc, #492]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a7a      	ldr	r2, [pc, #488]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800302c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	4b78      	ldr	r3, [pc, #480]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a77      	ldr	r2, [pc, #476]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003038:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	e01d      	b.n	800307c <HAL_RCC_OscConfig+0xd4>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003048:	d10c      	bne.n	8003064 <HAL_RCC_OscConfig+0xbc>
 800304a:	4b72      	ldr	r3, [pc, #456]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a71      	ldr	r2, [pc, #452]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	4b6f      	ldr	r3, [pc, #444]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a6e      	ldr	r2, [pc, #440]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800305c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	e00b      	b.n	800307c <HAL_RCC_OscConfig+0xd4>
 8003064:	4b6b      	ldr	r3, [pc, #428]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a6a      	ldr	r2, [pc, #424]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800306a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800306e:	6013      	str	r3, [r2, #0]
 8003070:	4b68      	ldr	r3, [pc, #416]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a67      	ldr	r2, [pc, #412]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003076:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800307a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d013      	beq.n	80030ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003084:	f7ff fd06 	bl	8002a94 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800308a:	e008      	b.n	800309e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800308c:	f7ff fd02 	bl	8002a94 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	2b64      	cmp	r3, #100	; 0x64
 8003098:	d901      	bls.n	800309e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800309a:	2303      	movs	r3, #3
 800309c:	e200      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309e:	4b5d      	ldr	r3, [pc, #372]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d0f0      	beq.n	800308c <HAL_RCC_OscConfig+0xe4>
 80030aa:	e014      	b.n	80030d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ac:	f7ff fcf2 	bl	8002a94 <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b4:	f7ff fcee 	bl	8002a94 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b64      	cmp	r3, #100	; 0x64
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e1ec      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030c6:	4b53      	ldr	r3, [pc, #332]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f0      	bne.n	80030b4 <HAL_RCC_OscConfig+0x10c>
 80030d2:	e000      	b.n	80030d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d063      	beq.n	80031aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030e2:	4b4c      	ldr	r3, [pc, #304]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f003 030c 	and.w	r3, r3, #12
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d00b      	beq.n	8003106 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030ee:	4b49      	ldr	r3, [pc, #292]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 030c 	and.w	r3, r3, #12
 80030f6:	2b08      	cmp	r3, #8
 80030f8:	d11c      	bne.n	8003134 <HAL_RCC_OscConfig+0x18c>
 80030fa:	4b46      	ldr	r3, [pc, #280]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003102:	2b00      	cmp	r3, #0
 8003104:	d116      	bne.n	8003134 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003106:	4b43      	ldr	r3, [pc, #268]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0302 	and.w	r3, r3, #2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d005      	beq.n	800311e <HAL_RCC_OscConfig+0x176>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	2b01      	cmp	r3, #1
 8003118:	d001      	beq.n	800311e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e1c0      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311e:	4b3d      	ldr	r3, [pc, #244]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	4939      	ldr	r1, [pc, #228]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003132:	e03a      	b.n	80031aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d020      	beq.n	800317e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800313c:	4b36      	ldr	r3, [pc, #216]	; (8003218 <HAL_RCC_OscConfig+0x270>)
 800313e:	2201      	movs	r2, #1
 8003140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003142:	f7ff fca7 	bl	8002a94 <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003148:	e008      	b.n	800315c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800314a:	f7ff fca3 	bl	8002a94 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	2b02      	cmp	r3, #2
 8003156:	d901      	bls.n	800315c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003158:	2303      	movs	r3, #3
 800315a:	e1a1      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315c:	4b2d      	ldr	r3, [pc, #180]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d0f0      	beq.n	800314a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003168:	4b2a      	ldr	r3, [pc, #168]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	695b      	ldr	r3, [r3, #20]
 8003174:	00db      	lsls	r3, r3, #3
 8003176:	4927      	ldr	r1, [pc, #156]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 8003178:	4313      	orrs	r3, r2
 800317a:	600b      	str	r3, [r1, #0]
 800317c:	e015      	b.n	80031aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800317e:	4b26      	ldr	r3, [pc, #152]	; (8003218 <HAL_RCC_OscConfig+0x270>)
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003184:	f7ff fc86 	bl	8002a94 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800318c:	f7ff fc82 	bl	8002a94 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e180      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800319e:	4b1d      	ldr	r3, [pc, #116]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f0      	bne.n	800318c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0308 	and.w	r3, r3, #8
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d03a      	beq.n	800322c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d019      	beq.n	80031f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031be:	4b17      	ldr	r3, [pc, #92]	; (800321c <HAL_RCC_OscConfig+0x274>)
 80031c0:	2201      	movs	r2, #1
 80031c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c4:	f7ff fc66 	bl	8002a94 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031cc:	f7ff fc62 	bl	8002a94 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e160      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031de:	4b0d      	ldr	r3, [pc, #52]	; (8003214 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e2:	f003 0302 	and.w	r3, r3, #2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d0f0      	beq.n	80031cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031ea:	2001      	movs	r0, #1
 80031ec:	f000 face 	bl	800378c <RCC_Delay>
 80031f0:	e01c      	b.n	800322c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031f2:	4b0a      	ldr	r3, [pc, #40]	; (800321c <HAL_RCC_OscConfig+0x274>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f8:	f7ff fc4c 	bl	8002a94 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031fe:	e00f      	b.n	8003220 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003200:	f7ff fc48 	bl	8002a94 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d908      	bls.n	8003220 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e146      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
 8003212:	bf00      	nop
 8003214:	40021000 	.word	0x40021000
 8003218:	42420000 	.word	0x42420000
 800321c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003220:	4b92      	ldr	r3, [pc, #584]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1e9      	bne.n	8003200 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	f000 80a6 	beq.w	8003386 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800323a:	2300      	movs	r3, #0
 800323c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800323e:	4b8b      	ldr	r3, [pc, #556]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d10d      	bne.n	8003266 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800324a:	4b88      	ldr	r3, [pc, #544]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	4a87      	ldr	r2, [pc, #540]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003254:	61d3      	str	r3, [r2, #28]
 8003256:	4b85      	ldr	r3, [pc, #532]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325e:	60bb      	str	r3, [r7, #8]
 8003260:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003262:	2301      	movs	r3, #1
 8003264:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003266:	4b82      	ldr	r3, [pc, #520]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326e:	2b00      	cmp	r3, #0
 8003270:	d118      	bne.n	80032a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003272:	4b7f      	ldr	r3, [pc, #508]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a7e      	ldr	r2, [pc, #504]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 8003278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800327c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800327e:	f7ff fc09 	bl	8002a94 <HAL_GetTick>
 8003282:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003284:	e008      	b.n	8003298 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003286:	f7ff fc05 	bl	8002a94 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	2b64      	cmp	r3, #100	; 0x64
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e103      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003298:	4b75      	ldr	r3, [pc, #468]	; (8003470 <HAL_RCC_OscConfig+0x4c8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d0f0      	beq.n	8003286 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d106      	bne.n	80032ba <HAL_RCC_OscConfig+0x312>
 80032ac:	4b6f      	ldr	r3, [pc, #444]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	4a6e      	ldr	r2, [pc, #440]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032b2:	f043 0301 	orr.w	r3, r3, #1
 80032b6:	6213      	str	r3, [r2, #32]
 80032b8:	e02d      	b.n	8003316 <HAL_RCC_OscConfig+0x36e>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d10c      	bne.n	80032dc <HAL_RCC_OscConfig+0x334>
 80032c2:	4b6a      	ldr	r3, [pc, #424]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032c4:	6a1b      	ldr	r3, [r3, #32]
 80032c6:	4a69      	ldr	r2, [pc, #420]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032c8:	f023 0301 	bic.w	r3, r3, #1
 80032cc:	6213      	str	r3, [r2, #32]
 80032ce:	4b67      	ldr	r3, [pc, #412]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032d0:	6a1b      	ldr	r3, [r3, #32]
 80032d2:	4a66      	ldr	r2, [pc, #408]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	f023 0304 	bic.w	r3, r3, #4
 80032d8:	6213      	str	r3, [r2, #32]
 80032da:	e01c      	b.n	8003316 <HAL_RCC_OscConfig+0x36e>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	2b05      	cmp	r3, #5
 80032e2:	d10c      	bne.n	80032fe <HAL_RCC_OscConfig+0x356>
 80032e4:	4b61      	ldr	r3, [pc, #388]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	4a60      	ldr	r2, [pc, #384]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032ea:	f043 0304 	orr.w	r3, r3, #4
 80032ee:	6213      	str	r3, [r2, #32]
 80032f0:	4b5e      	ldr	r3, [pc, #376]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	4a5d      	ldr	r2, [pc, #372]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80032f6:	f043 0301 	orr.w	r3, r3, #1
 80032fa:	6213      	str	r3, [r2, #32]
 80032fc:	e00b      	b.n	8003316 <HAL_RCC_OscConfig+0x36e>
 80032fe:	4b5b      	ldr	r3, [pc, #364]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003300:	6a1b      	ldr	r3, [r3, #32]
 8003302:	4a5a      	ldr	r2, [pc, #360]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003304:	f023 0301 	bic.w	r3, r3, #1
 8003308:	6213      	str	r3, [r2, #32]
 800330a:	4b58      	ldr	r3, [pc, #352]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	4a57      	ldr	r2, [pc, #348]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003310:	f023 0304 	bic.w	r3, r3, #4
 8003314:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d015      	beq.n	800334a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331e:	f7ff fbb9 	bl	8002a94 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003324:	e00a      	b.n	800333c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003326:	f7ff fbb5 	bl	8002a94 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	f241 3288 	movw	r2, #5000	; 0x1388
 8003334:	4293      	cmp	r3, r2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e0b1      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800333c:	4b4b      	ldr	r3, [pc, #300]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0ee      	beq.n	8003326 <HAL_RCC_OscConfig+0x37e>
 8003348:	e014      	b.n	8003374 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800334a:	f7ff fba3 	bl	8002a94 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003350:	e00a      	b.n	8003368 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003352:	f7ff fb9f 	bl	8002a94 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003360:	4293      	cmp	r3, r2
 8003362:	d901      	bls.n	8003368 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e09b      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003368:	4b40      	ldr	r3, [pc, #256]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1ee      	bne.n	8003352 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	2b01      	cmp	r3, #1
 8003378:	d105      	bne.n	8003386 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800337a:	4b3c      	ldr	r3, [pc, #240]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 800337c:	69db      	ldr	r3, [r3, #28]
 800337e:	4a3b      	ldr	r2, [pc, #236]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003380:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003384:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	2b00      	cmp	r3, #0
 800338c:	f000 8087 	beq.w	800349e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003390:	4b36      	ldr	r3, [pc, #216]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 030c 	and.w	r3, r3, #12
 8003398:	2b08      	cmp	r3, #8
 800339a:	d061      	beq.n	8003460 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	69db      	ldr	r3, [r3, #28]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d146      	bne.n	8003432 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a4:	4b33      	ldr	r3, [pc, #204]	; (8003474 <HAL_RCC_OscConfig+0x4cc>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033aa:	f7ff fb73 	bl	8002a94 <HAL_GetTick>
 80033ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033b0:	e008      	b.n	80033c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033b2:	f7ff fb6f 	bl	8002a94 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d901      	bls.n	80033c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e06d      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033c4:	4b29      	ldr	r3, [pc, #164]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1f0      	bne.n	80033b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d8:	d108      	bne.n	80033ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033da:	4b24      	ldr	r3, [pc, #144]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	4921      	ldr	r1, [pc, #132]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ec:	4b1f      	ldr	r3, [pc, #124]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a19      	ldr	r1, [r3, #32]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	430b      	orrs	r3, r1
 80033fe:	491b      	ldr	r1, [pc, #108]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003400:	4313      	orrs	r3, r2
 8003402:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003404:	4b1b      	ldr	r3, [pc, #108]	; (8003474 <HAL_RCC_OscConfig+0x4cc>)
 8003406:	2201      	movs	r2, #1
 8003408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340a:	f7ff fb43 	bl	8002a94 <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003412:	f7ff fb3f 	bl	8002a94 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e03d      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003424:	4b11      	ldr	r3, [pc, #68]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0f0      	beq.n	8003412 <HAL_RCC_OscConfig+0x46a>
 8003430:	e035      	b.n	800349e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003432:	4b10      	ldr	r3, [pc, #64]	; (8003474 <HAL_RCC_OscConfig+0x4cc>)
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003438:	f7ff fb2c 	bl	8002a94 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003440:	f7ff fb28 	bl	8002a94 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e026      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003452:	4b06      	ldr	r3, [pc, #24]	; (800346c <HAL_RCC_OscConfig+0x4c4>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1f0      	bne.n	8003440 <HAL_RCC_OscConfig+0x498>
 800345e:	e01e      	b.n	800349e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d107      	bne.n	8003478 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e019      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
 800346c:	40021000 	.word	0x40021000
 8003470:	40007000 	.word	0x40007000
 8003474:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003478:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <HAL_RCC_OscConfig+0x500>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	429a      	cmp	r2, r3
 800348a:	d106      	bne.n	800349a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003496:	429a      	cmp	r2, r3
 8003498:	d001      	beq.n	800349e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40021000 	.word	0x40021000

080034ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034bc:	2301      	movs	r3, #1
 80034be:	e0d0      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034c0:	4b6a      	ldr	r3, [pc, #424]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0307 	and.w	r3, r3, #7
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d910      	bls.n	80034f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ce:	4b67      	ldr	r3, [pc, #412]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 0207 	bic.w	r2, r3, #7
 80034d6:	4965      	ldr	r1, [pc, #404]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	4313      	orrs	r3, r2
 80034dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	4b63      	ldr	r3, [pc, #396]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d001      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0b8      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d020      	beq.n	800353e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003508:	4b59      	ldr	r3, [pc, #356]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	4a58      	ldr	r2, [pc, #352]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003512:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003520:	4b53      	ldr	r3, [pc, #332]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	4a52      	ldr	r2, [pc, #328]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003526:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800352a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b50      	ldr	r3, [pc, #320]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	494d      	ldr	r1, [pc, #308]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800353a:	4313      	orrs	r3, r2
 800353c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d040      	beq.n	80035cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003552:	4b47      	ldr	r3, [pc, #284]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d115      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e07f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d107      	bne.n	800357a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800356a:	4b41      	ldr	r3, [pc, #260]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d109      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e073      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800357a:	4b3d      	ldr	r3, [pc, #244]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e06b      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800358a:	4b39      	ldr	r3, [pc, #228]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f023 0203 	bic.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	4936      	ldr	r1, [pc, #216]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003598:	4313      	orrs	r3, r2
 800359a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800359c:	f7ff fa7a 	bl	8002a94 <HAL_GetTick>
 80035a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a2:	e00a      	b.n	80035ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035a4:	f7ff fa76 	bl	8002a94 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e053      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ba:	4b2d      	ldr	r3, [pc, #180]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 020c 	and.w	r2, r3, #12
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d1eb      	bne.n	80035a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035cc:	4b27      	ldr	r3, [pc, #156]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d210      	bcs.n	80035fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035da:	4b24      	ldr	r3, [pc, #144]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f023 0207 	bic.w	r2, r3, #7
 80035e2:	4922      	ldr	r1, [pc, #136]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b20      	ldr	r3, [pc, #128]	; (800366c <HAL_RCC_ClockConfig+0x1c0>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e032      	b.n	8003662 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003608:	4b19      	ldr	r3, [pc, #100]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4916      	ldr	r1, [pc, #88]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003616:	4313      	orrs	r3, r2
 8003618:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003626:	4b12      	ldr	r3, [pc, #72]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	490e      	ldr	r1, [pc, #56]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	4313      	orrs	r3, r2
 8003638:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800363a:	f000 f821 	bl	8003680 <HAL_RCC_GetSysClockFreq>
 800363e:	4602      	mov	r2, r0
 8003640:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <HAL_RCC_ClockConfig+0x1c4>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	490a      	ldr	r1, [pc, #40]	; (8003674 <HAL_RCC_ClockConfig+0x1c8>)
 800364c:	5ccb      	ldrb	r3, [r1, r3]
 800364e:	fa22 f303 	lsr.w	r3, r2, r3
 8003652:	4a09      	ldr	r2, [pc, #36]	; (8003678 <HAL_RCC_ClockConfig+0x1cc>)
 8003654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003656:	4b09      	ldr	r3, [pc, #36]	; (800367c <HAL_RCC_ClockConfig+0x1d0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7ff f9d8 	bl	8002a10 <HAL_InitTick>

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40022000 	.word	0x40022000
 8003670:	40021000 	.word	0x40021000
 8003674:	08005ce0 	.word	0x08005ce0
 8003678:	20000060 	.word	0x20000060
 800367c:	20000064 	.word	0x20000064

08003680 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003680:	b480      	push	{r7}
 8003682:	b087      	sub	sp, #28
 8003684:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003686:	2300      	movs	r3, #0
 8003688:	60fb      	str	r3, [r7, #12]
 800368a:	2300      	movs	r3, #0
 800368c:	60bb      	str	r3, [r7, #8]
 800368e:	2300      	movs	r3, #0
 8003690:	617b      	str	r3, [r7, #20]
 8003692:	2300      	movs	r3, #0
 8003694:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800369a:	4b1e      	ldr	r3, [pc, #120]	; (8003714 <HAL_RCC_GetSysClockFreq+0x94>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f003 030c 	and.w	r3, r3, #12
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	d002      	beq.n	80036b0 <HAL_RCC_GetSysClockFreq+0x30>
 80036aa:	2b08      	cmp	r3, #8
 80036ac:	d003      	beq.n	80036b6 <HAL_RCC_GetSysClockFreq+0x36>
 80036ae:	e027      	b.n	8003700 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036b0:	4b19      	ldr	r3, [pc, #100]	; (8003718 <HAL_RCC_GetSysClockFreq+0x98>)
 80036b2:	613b      	str	r3, [r7, #16]
      break;
 80036b4:	e027      	b.n	8003706 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	0c9b      	lsrs	r3, r3, #18
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	4a17      	ldr	r2, [pc, #92]	; (800371c <HAL_RCC_GetSysClockFreq+0x9c>)
 80036c0:	5cd3      	ldrb	r3, [r2, r3]
 80036c2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d010      	beq.n	80036f0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036ce:	4b11      	ldr	r3, [pc, #68]	; (8003714 <HAL_RCC_GetSysClockFreq+0x94>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	0c5b      	lsrs	r3, r3, #17
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	4a11      	ldr	r2, [pc, #68]	; (8003720 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036da:	5cd3      	ldrb	r3, [r2, r3]
 80036dc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a0d      	ldr	r2, [pc, #52]	; (8003718 <HAL_RCC_GetSysClockFreq+0x98>)
 80036e2:	fb03 f202 	mul.w	r2, r3, r2
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ec:	617b      	str	r3, [r7, #20]
 80036ee:	e004      	b.n	80036fa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a0c      	ldr	r2, [pc, #48]	; (8003724 <HAL_RCC_GetSysClockFreq+0xa4>)
 80036f4:	fb02 f303 	mul.w	r3, r2, r3
 80036f8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	613b      	str	r3, [r7, #16]
      break;
 80036fe:	e002      	b.n	8003706 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003700:	4b05      	ldr	r3, [pc, #20]	; (8003718 <HAL_RCC_GetSysClockFreq+0x98>)
 8003702:	613b      	str	r3, [r7, #16]
      break;
 8003704:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003706:	693b      	ldr	r3, [r7, #16]
}
 8003708:	4618      	mov	r0, r3
 800370a:	371c      	adds	r7, #28
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40021000 	.word	0x40021000
 8003718:	007a1200 	.word	0x007a1200
 800371c:	08005cf8 	.word	0x08005cf8
 8003720:	08005d08 	.word	0x08005d08
 8003724:	003d0900 	.word	0x003d0900

08003728 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800372c:	4b02      	ldr	r3, [pc, #8]	; (8003738 <HAL_RCC_GetHCLKFreq+0x10>)
 800372e:	681b      	ldr	r3, [r3, #0]
}
 8003730:	4618      	mov	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr
 8003738:	20000060 	.word	0x20000060

0800373c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003740:	f7ff fff2 	bl	8003728 <HAL_RCC_GetHCLKFreq>
 8003744:	4602      	mov	r2, r0
 8003746:	4b05      	ldr	r3, [pc, #20]	; (800375c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	0a1b      	lsrs	r3, r3, #8
 800374c:	f003 0307 	and.w	r3, r3, #7
 8003750:	4903      	ldr	r1, [pc, #12]	; (8003760 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003752:	5ccb      	ldrb	r3, [r1, r3]
 8003754:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003758:	4618      	mov	r0, r3
 800375a:	bd80      	pop	{r7, pc}
 800375c:	40021000 	.word	0x40021000
 8003760:	08005cf0 	.word	0x08005cf0

08003764 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003768:	f7ff ffde 	bl	8003728 <HAL_RCC_GetHCLKFreq>
 800376c:	4602      	mov	r2, r0
 800376e:	4b05      	ldr	r3, [pc, #20]	; (8003784 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	0adb      	lsrs	r3, r3, #11
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	4903      	ldr	r1, [pc, #12]	; (8003788 <HAL_RCC_GetPCLK2Freq+0x24>)
 800377a:	5ccb      	ldrb	r3, [r1, r3]
 800377c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003780:	4618      	mov	r0, r3
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40021000 	.word	0x40021000
 8003788:	08005cf0 	.word	0x08005cf0

0800378c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003794:	4b0a      	ldr	r3, [pc, #40]	; (80037c0 <RCC_Delay+0x34>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a0a      	ldr	r2, [pc, #40]	; (80037c4 <RCC_Delay+0x38>)
 800379a:	fba2 2303 	umull	r2, r3, r2, r3
 800379e:	0a5b      	lsrs	r3, r3, #9
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	fb02 f303 	mul.w	r3, r2, r3
 80037a6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037a8:	bf00      	nop
  }
  while (Delay --);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	1e5a      	subs	r2, r3, #1
 80037ae:	60fa      	str	r2, [r7, #12]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1f9      	bne.n	80037a8 <RCC_Delay+0x1c>
}
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bc80      	pop	{r7}
 80037be:	4770      	bx	lr
 80037c0:	20000060 	.word	0x20000060
 80037c4:	10624dd3 	.word	0x10624dd3

080037c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e041      	b.n	800385e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d106      	bne.n	80037f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7fd ffe8 	bl	80017c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	3304      	adds	r3, #4
 8003804:	4619      	mov	r1, r3
 8003806:	4610      	mov	r0, r2
 8003808:	f000 fbe2 	bl	8003fd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2201      	movs	r2, #1
 8003810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2201      	movs	r2, #1
 8003838:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b082      	sub	sp, #8
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d101      	bne.n	8003878 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e041      	b.n	80038fc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b00      	cmp	r3, #0
 8003882:	d106      	bne.n	8003892 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f000 f839 	bl	8003904 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2202      	movs	r2, #2
 8003896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	3304      	adds	r3, #4
 80038a2:	4619      	mov	r1, r3
 80038a4:	4610      	mov	r0, r2
 80038a6:	f000 fb93 	bl	8003fd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2201      	movs	r2, #1
 80038b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2201      	movs	r2, #1
 80038be:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	bc80      	pop	{r7}
 8003914:	4770      	bx	lr
	...

08003918 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d109      	bne.n	800393c <HAL_TIM_PWM_Start+0x24>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b01      	cmp	r3, #1
 8003932:	bf14      	ite	ne
 8003934:	2301      	movne	r3, #1
 8003936:	2300      	moveq	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	e022      	b.n	8003982 <HAL_TIM_PWM_Start+0x6a>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	2b04      	cmp	r3, #4
 8003940:	d109      	bne.n	8003956 <HAL_TIM_PWM_Start+0x3e>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003948:	b2db      	uxtb	r3, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	bf14      	ite	ne
 800394e:	2301      	movne	r3, #1
 8003950:	2300      	moveq	r3, #0
 8003952:	b2db      	uxtb	r3, r3
 8003954:	e015      	b.n	8003982 <HAL_TIM_PWM_Start+0x6a>
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b08      	cmp	r3, #8
 800395a:	d109      	bne.n	8003970 <HAL_TIM_PWM_Start+0x58>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b01      	cmp	r3, #1
 8003966:	bf14      	ite	ne
 8003968:	2301      	movne	r3, #1
 800396a:	2300      	moveq	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	e008      	b.n	8003982 <HAL_TIM_PWM_Start+0x6a>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b01      	cmp	r3, #1
 800397a:	bf14      	ite	ne
 800397c:	2301      	movne	r3, #1
 800397e:	2300      	moveq	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	2b00      	cmp	r3, #0
 8003984:	d001      	beq.n	800398a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e05e      	b.n	8003a48 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d104      	bne.n	800399a <HAL_TIM_PWM_Start+0x82>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2202      	movs	r2, #2
 8003994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003998:	e013      	b.n	80039c2 <HAL_TIM_PWM_Start+0xaa>
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b04      	cmp	r3, #4
 800399e:	d104      	bne.n	80039aa <HAL_TIM_PWM_Start+0x92>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2202      	movs	r2, #2
 80039a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039a8:	e00b      	b.n	80039c2 <HAL_TIM_PWM_Start+0xaa>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	2b08      	cmp	r3, #8
 80039ae:	d104      	bne.n	80039ba <HAL_TIM_PWM_Start+0xa2>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2202      	movs	r2, #2
 80039b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039b8:	e003      	b.n	80039c2 <HAL_TIM_PWM_Start+0xaa>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2202      	movs	r2, #2
 80039be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2201      	movs	r2, #1
 80039c8:	6839      	ldr	r1, [r7, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fd80 	bl	80044d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a1e      	ldr	r2, [pc, #120]	; (8003a50 <HAL_TIM_PWM_Start+0x138>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d107      	bne.n	80039ea <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a18      	ldr	r2, [pc, #96]	; (8003a50 <HAL_TIM_PWM_Start+0x138>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d00e      	beq.n	8003a12 <HAL_TIM_PWM_Start+0xfa>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039fc:	d009      	beq.n	8003a12 <HAL_TIM_PWM_Start+0xfa>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a14      	ldr	r2, [pc, #80]	; (8003a54 <HAL_TIM_PWM_Start+0x13c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d004      	beq.n	8003a12 <HAL_TIM_PWM_Start+0xfa>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a12      	ldr	r2, [pc, #72]	; (8003a58 <HAL_TIM_PWM_Start+0x140>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d111      	bne.n	8003a36 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b06      	cmp	r3, #6
 8003a22:	d010      	beq.n	8003a46 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f042 0201 	orr.w	r2, r2, #1
 8003a32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a34:	e007      	b.n	8003a46 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f042 0201 	orr.w	r2, r2, #1
 8003a44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40012c00 	.word	0x40012c00
 8003a54:	40000400 	.word	0x40000400
 8003a58:	40000800 	.word	0x40000800

08003a5c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d101      	bne.n	8003a70 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e093      	b.n	8003b98 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d106      	bne.n	8003a8a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7fd fe33 	bl	80016f0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6812      	ldr	r2, [r2, #0]
 8003a9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003aa0:	f023 0307 	bic.w	r3, r3, #7
 8003aa4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3304      	adds	r3, #4
 8003aae:	4619      	mov	r1, r3
 8003ab0:	4610      	mov	r0, r2
 8003ab2:	f000 fa8d 	bl	8003fd0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ade:	f023 0303 	bic.w	r3, r3, #3
 8003ae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	021b      	lsls	r3, r3, #8
 8003aee:	4313      	orrs	r3, r2
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003afc:	f023 030c 	bic.w	r3, r3, #12
 8003b00:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	021b      	lsls	r3, r3, #8
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	011a      	lsls	r2, r3, #4
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	6a1b      	ldr	r3, [r3, #32]
 8003b2a:	031b      	lsls	r3, r3, #12
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003b3a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	4313      	orrs	r3, r2
 8003b48:	68fa      	ldr	r2, [r7, #12]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	693a      	ldr	r2, [r7, #16]
 8003b5c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68fa      	ldr	r2, [r7, #12]
 8003b64:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2201      	movs	r2, #1
 8003b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2201      	movs	r2, #1
 8003b7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2201      	movs	r2, #1
 8003b82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3718      	adds	r7, #24
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}

08003ba0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bb0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bb8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003bc0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003bc8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d110      	bne.n	8003bf2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003bd0:	7bfb      	ldrb	r3, [r7, #15]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d102      	bne.n	8003bdc <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003bd6:	7b7b      	ldrb	r3, [r7, #13]
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d001      	beq.n	8003be0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e069      	b.n	8003cb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2202      	movs	r2, #2
 8003be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2202      	movs	r2, #2
 8003bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bf0:	e031      	b.n	8003c56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	2b04      	cmp	r3, #4
 8003bf6:	d110      	bne.n	8003c1a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003bf8:	7bbb      	ldrb	r3, [r7, #14]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d102      	bne.n	8003c04 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003bfe:	7b3b      	ldrb	r3, [r7, #12]
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d001      	beq.n	8003c08 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e055      	b.n	8003cb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2202      	movs	r2, #2
 8003c14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c18:	e01d      	b.n	8003c56 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c1a:	7bfb      	ldrb	r3, [r7, #15]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d108      	bne.n	8003c32 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c20:	7bbb      	ldrb	r3, [r7, #14]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d105      	bne.n	8003c32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c26:	7b7b      	ldrb	r3, [r7, #13]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d102      	bne.n	8003c32 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c2c:	7b3b      	ldrb	r3, [r7, #12]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d001      	beq.n	8003c36 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e03e      	b.n	8003cb4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2202      	movs	r2, #2
 8003c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2202      	movs	r2, #2
 8003c42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2202      	movs	r2, #2
 8003c4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2202      	movs	r2, #2
 8003c52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d003      	beq.n	8003c64 <HAL_TIM_Encoder_Start+0xc4>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d008      	beq.n	8003c74 <HAL_TIM_Encoder_Start+0xd4>
 8003c62:	e00f      	b.n	8003c84 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	2100      	movs	r1, #0
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 fc2f 	bl	80044d0 <TIM_CCxChannelCmd>
      break;
 8003c72:	e016      	b.n	8003ca2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	2104      	movs	r1, #4
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f000 fc27 	bl	80044d0 <TIM_CCxChannelCmd>
      break;
 8003c82:	e00e      	b.n	8003ca2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f000 fc1f 	bl	80044d0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	2201      	movs	r2, #1
 8003c98:	2104      	movs	r1, #4
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f000 fc18 	bl	80044d0 <TIM_CCxChannelCmd>
      break;
 8003ca0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f042 0201 	orr.w	r2, r2, #1
 8003cb0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003cb2:	2300      	movs	r3, #0
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d101      	bne.n	8003cda <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	e0ae      	b.n	8003e38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b0c      	cmp	r3, #12
 8003ce6:	f200 809f 	bhi.w	8003e28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003cea:	a201      	add	r2, pc, #4	; (adr r2, 8003cf0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf0:	08003d25 	.word	0x08003d25
 8003cf4:	08003e29 	.word	0x08003e29
 8003cf8:	08003e29 	.word	0x08003e29
 8003cfc:	08003e29 	.word	0x08003e29
 8003d00:	08003d65 	.word	0x08003d65
 8003d04:	08003e29 	.word	0x08003e29
 8003d08:	08003e29 	.word	0x08003e29
 8003d0c:	08003e29 	.word	0x08003e29
 8003d10:	08003da7 	.word	0x08003da7
 8003d14:	08003e29 	.word	0x08003e29
 8003d18:	08003e29 	.word	0x08003e29
 8003d1c:	08003e29 	.word	0x08003e29
 8003d20:	08003de7 	.word	0x08003de7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	68b9      	ldr	r1, [r7, #8]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 f9b2 	bl	8004094 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	699a      	ldr	r2, [r3, #24]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f042 0208 	orr.w	r2, r2, #8
 8003d3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	699a      	ldr	r2, [r3, #24]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0204 	bic.w	r2, r2, #4
 8003d4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6999      	ldr	r1, [r3, #24]
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	691a      	ldr	r2, [r3, #16]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	430a      	orrs	r2, r1
 8003d60:	619a      	str	r2, [r3, #24]
      break;
 8003d62:	e064      	b.n	8003e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68b9      	ldr	r1, [r7, #8]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f000 f9f8 	bl	8004160 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699a      	ldr	r2, [r3, #24]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	699a      	ldr	r2, [r3, #24]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6999      	ldr	r1, [r3, #24]
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	021a      	lsls	r2, r3, #8
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	619a      	str	r2, [r3, #24]
      break;
 8003da4:	e043      	b.n	8003e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	68b9      	ldr	r1, [r7, #8]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 fa41 	bl	8004234 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	69da      	ldr	r2, [r3, #28]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f042 0208 	orr.w	r2, r2, #8
 8003dc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	69da      	ldr	r2, [r3, #28]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f022 0204 	bic.w	r2, r2, #4
 8003dd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	69d9      	ldr	r1, [r3, #28]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	61da      	str	r2, [r3, #28]
      break;
 8003de4:	e023      	b.n	8003e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	68b9      	ldr	r1, [r7, #8]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 fa8b 	bl	8004308 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	69da      	ldr	r2, [r3, #28]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	69da      	ldr	r2, [r3, #28]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	69d9      	ldr	r1, [r3, #28]
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	691b      	ldr	r3, [r3, #16]
 8003e1c:	021a      	lsls	r2, r3, #8
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	61da      	str	r2, [r3, #28]
      break;
 8003e26:	e002      	b.n	8003e2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	3718      	adds	r7, #24
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_TIM_ConfigClockSource+0x1c>
 8003e58:	2302      	movs	r3, #2
 8003e5a:	e0b4      	b.n	8003fc6 <HAL_TIM_ConfigClockSource+0x186>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2202      	movs	r2, #2
 8003e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68ba      	ldr	r2, [r7, #8]
 8003e8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e94:	d03e      	beq.n	8003f14 <HAL_TIM_ConfigClockSource+0xd4>
 8003e96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e9a:	f200 8087 	bhi.w	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ea2:	f000 8086 	beq.w	8003fb2 <HAL_TIM_ConfigClockSource+0x172>
 8003ea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eaa:	d87f      	bhi.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003eac:	2b70      	cmp	r3, #112	; 0x70
 8003eae:	d01a      	beq.n	8003ee6 <HAL_TIM_ConfigClockSource+0xa6>
 8003eb0:	2b70      	cmp	r3, #112	; 0x70
 8003eb2:	d87b      	bhi.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003eb4:	2b60      	cmp	r3, #96	; 0x60
 8003eb6:	d050      	beq.n	8003f5a <HAL_TIM_ConfigClockSource+0x11a>
 8003eb8:	2b60      	cmp	r3, #96	; 0x60
 8003eba:	d877      	bhi.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003ebc:	2b50      	cmp	r3, #80	; 0x50
 8003ebe:	d03c      	beq.n	8003f3a <HAL_TIM_ConfigClockSource+0xfa>
 8003ec0:	2b50      	cmp	r3, #80	; 0x50
 8003ec2:	d873      	bhi.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003ec4:	2b40      	cmp	r3, #64	; 0x40
 8003ec6:	d058      	beq.n	8003f7a <HAL_TIM_ConfigClockSource+0x13a>
 8003ec8:	2b40      	cmp	r3, #64	; 0x40
 8003eca:	d86f      	bhi.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003ecc:	2b30      	cmp	r3, #48	; 0x30
 8003ece:	d064      	beq.n	8003f9a <HAL_TIM_ConfigClockSource+0x15a>
 8003ed0:	2b30      	cmp	r3, #48	; 0x30
 8003ed2:	d86b      	bhi.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003ed4:	2b20      	cmp	r3, #32
 8003ed6:	d060      	beq.n	8003f9a <HAL_TIM_ConfigClockSource+0x15a>
 8003ed8:	2b20      	cmp	r3, #32
 8003eda:	d867      	bhi.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d05c      	beq.n	8003f9a <HAL_TIM_ConfigClockSource+0x15a>
 8003ee0:	2b10      	cmp	r3, #16
 8003ee2:	d05a      	beq.n	8003f9a <HAL_TIM_ConfigClockSource+0x15a>
 8003ee4:	e062      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ef6:	f000 facc 	bl	8004492 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	609a      	str	r2, [r3, #8]
      break;
 8003f12:	e04f      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003f24:	f000 fab5 	bl	8004492 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	689a      	ldr	r2, [r3, #8]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f36:	609a      	str	r2, [r3, #8]
      break;
 8003f38:	e03c      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f46:	461a      	mov	r2, r3
 8003f48:	f000 fa2c 	bl	80043a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2150      	movs	r1, #80	; 0x50
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fa83 	bl	800445e <TIM_ITRx_SetConfig>
      break;
 8003f58:	e02c      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f66:	461a      	mov	r2, r3
 8003f68:	f000 fa4a 	bl	8004400 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2160      	movs	r1, #96	; 0x60
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 fa73 	bl	800445e <TIM_ITRx_SetConfig>
      break;
 8003f78:	e01c      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f86:	461a      	mov	r2, r3
 8003f88:	f000 fa0c 	bl	80043a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	2140      	movs	r1, #64	; 0x40
 8003f92:	4618      	mov	r0, r3
 8003f94:	f000 fa63 	bl	800445e <TIM_ITRx_SetConfig>
      break;
 8003f98:	e00c      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	f000 fa5a 	bl	800445e <TIM_ITRx_SetConfig>
      break;
 8003faa:	e003      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb0:	e000      	b.n	8003fb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003fb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
	...

08003fd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a29      	ldr	r2, [pc, #164]	; (8004088 <TIM_Base_SetConfig+0xb8>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d00b      	beq.n	8004000 <TIM_Base_SetConfig+0x30>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fee:	d007      	beq.n	8004000 <TIM_Base_SetConfig+0x30>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a26      	ldr	r2, [pc, #152]	; (800408c <TIM_Base_SetConfig+0xbc>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d003      	beq.n	8004000 <TIM_Base_SetConfig+0x30>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a25      	ldr	r2, [pc, #148]	; (8004090 <TIM_Base_SetConfig+0xc0>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d108      	bne.n	8004012 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004006:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	4313      	orrs	r3, r2
 8004010:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a1c      	ldr	r2, [pc, #112]	; (8004088 <TIM_Base_SetConfig+0xb8>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00b      	beq.n	8004032 <TIM_Base_SetConfig+0x62>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004020:	d007      	beq.n	8004032 <TIM_Base_SetConfig+0x62>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a19      	ldr	r2, [pc, #100]	; (800408c <TIM_Base_SetConfig+0xbc>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d003      	beq.n	8004032 <TIM_Base_SetConfig+0x62>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a18      	ldr	r2, [pc, #96]	; (8004090 <TIM_Base_SetConfig+0xc0>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d108      	bne.n	8004044 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004038:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	68fa      	ldr	r2, [r7, #12]
 8004040:	4313      	orrs	r3, r2
 8004042:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	4313      	orrs	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a07      	ldr	r2, [pc, #28]	; (8004088 <TIM_Base_SetConfig+0xb8>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d103      	bne.n	8004078 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	691a      	ldr	r2, [r3, #16]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	615a      	str	r2, [r3, #20]
}
 800407e:	bf00      	nop
 8004080:	3714      	adds	r7, #20
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr
 8004088:	40012c00 	.word	0x40012c00
 800408c:	40000400 	.word	0x40000400
 8004090:	40000800 	.word	0x40000800

08004094 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004094:	b480      	push	{r7}
 8004096:	b087      	sub	sp, #28
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a1b      	ldr	r3, [r3, #32]
 80040a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	f023 0201 	bic.w	r2, r3, #1
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f023 0303 	bic.w	r3, r3, #3
 80040ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68fa      	ldr	r2, [r7, #12]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	f023 0302 	bic.w	r3, r3, #2
 80040dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	4a1c      	ldr	r2, [pc, #112]	; (800415c <TIM_OC1_SetConfig+0xc8>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d10c      	bne.n	800410a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f023 0308 	bic.w	r3, r3, #8
 80040f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	4313      	orrs	r3, r2
 8004100:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f023 0304 	bic.w	r3, r3, #4
 8004108:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a13      	ldr	r2, [pc, #76]	; (800415c <TIM_OC1_SetConfig+0xc8>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d111      	bne.n	8004136 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004118:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004120:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	4313      	orrs	r3, r2
 8004134:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	621a      	str	r2, [r3, #32]
}
 8004150:	bf00      	nop
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	bc80      	pop	{r7}
 8004158:	4770      	bx	lr
 800415a:	bf00      	nop
 800415c:	40012c00 	.word	0x40012c00

08004160 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6a1b      	ldr	r3, [r3, #32]
 8004174:	f023 0210 	bic.w	r2, r3, #16
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800418e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004196:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	021b      	lsls	r3, r3, #8
 800419e:	68fa      	ldr	r2, [r7, #12]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	f023 0320 	bic.w	r3, r3, #32
 80041aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	689b      	ldr	r3, [r3, #8]
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4a1d      	ldr	r2, [pc, #116]	; (8004230 <TIM_OC2_SetConfig+0xd0>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d10d      	bne.n	80041dc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	011b      	lsls	r3, r3, #4
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80041da:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a14      	ldr	r2, [pc, #80]	; (8004230 <TIM_OC2_SetConfig+0xd0>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d113      	bne.n	800420c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80041f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	4313      	orrs	r3, r2
 80041fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	4313      	orrs	r3, r2
 800420a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68fa      	ldr	r2, [r7, #12]
 8004216:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	621a      	str	r2, [r3, #32]
}
 8004226:	bf00      	nop
 8004228:	371c      	adds	r7, #28
 800422a:	46bd      	mov	sp, r7
 800422c:	bc80      	pop	{r7}
 800422e:	4770      	bx	lr
 8004230:	40012c00 	.word	0x40012c00

08004234 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a1b      	ldr	r3, [r3, #32]
 8004242:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 0303 	bic.w	r3, r3, #3
 800426a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	68fa      	ldr	r2, [r7, #12]
 8004272:	4313      	orrs	r3, r2
 8004274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800427c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	021b      	lsls	r3, r3, #8
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a1d      	ldr	r2, [pc, #116]	; (8004304 <TIM_OC3_SetConfig+0xd0>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d10d      	bne.n	80042ae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004298:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4a14      	ldr	r2, [pc, #80]	; (8004304 <TIM_OC3_SetConfig+0xd0>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d113      	bne.n	80042de <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80042bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	695b      	ldr	r3, [r3, #20]
 80042ca:	011b      	lsls	r3, r3, #4
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	4313      	orrs	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	621a      	str	r2, [r3, #32]
}
 80042f8:	bf00      	nop
 80042fa:	371c      	adds	r7, #28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
 8004302:	bf00      	nop
 8004304:	40012c00 	.word	0x40012c00

08004308 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004308:	b480      	push	{r7}
 800430a:	b087      	sub	sp, #28
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a1b      	ldr	r3, [r3, #32]
 8004316:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6a1b      	ldr	r3, [r3, #32]
 800431c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	69db      	ldr	r3, [r3, #28]
 800432e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800433e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	021b      	lsls	r3, r3, #8
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	031b      	lsls	r3, r3, #12
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4313      	orrs	r3, r2
 800435e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	4a0f      	ldr	r2, [pc, #60]	; (80043a0 <TIM_OC4_SetConfig+0x98>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d109      	bne.n	800437c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800436e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	019b      	lsls	r3, r3, #6
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	4313      	orrs	r3, r2
 800437a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	621a      	str	r2, [r3, #32]
}
 8004396:	bf00      	nop
 8004398:	371c      	adds	r7, #28
 800439a:	46bd      	mov	sp, r7
 800439c:	bc80      	pop	{r7}
 800439e:	4770      	bx	lr
 80043a0:	40012c00 	.word	0x40012c00

080043a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b087      	sub	sp, #28
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6a1b      	ldr	r3, [r3, #32]
 80043ba:	f023 0201 	bic.w	r2, r3, #1
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f023 030a 	bic.w	r3, r3, #10
 80043e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	697a      	ldr	r2, [r7, #20]
 80043f4:	621a      	str	r2, [r3, #32]
}
 80043f6:	bf00      	nop
 80043f8:	371c      	adds	r7, #28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bc80      	pop	{r7}
 80043fe:	4770      	bx	lr

08004400 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004400:	b480      	push	{r7}
 8004402:	b087      	sub	sp, #28
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6a1b      	ldr	r3, [r3, #32]
 8004410:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	f023 0210 	bic.w	r2, r3, #16
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800442a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	031b      	lsls	r3, r3, #12
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4313      	orrs	r3, r2
 8004434:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800443c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	011b      	lsls	r3, r3, #4
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	621a      	str	r2, [r3, #32]
}
 8004454:	bf00      	nop
 8004456:	371c      	adds	r7, #28
 8004458:	46bd      	mov	sp, r7
 800445a:	bc80      	pop	{r7}
 800445c:	4770      	bx	lr

0800445e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800445e:	b480      	push	{r7}
 8004460:	b085      	sub	sp, #20
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
 8004466:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004474:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	4313      	orrs	r3, r2
 800447c:	f043 0307 	orr.w	r3, r3, #7
 8004480:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68fa      	ldr	r2, [r7, #12]
 8004486:	609a      	str	r2, [r3, #8]
}
 8004488:	bf00      	nop
 800448a:	3714      	adds	r7, #20
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr

08004492 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004492:	b480      	push	{r7}
 8004494:	b087      	sub	sp, #28
 8004496:	af00      	add	r7, sp, #0
 8004498:	60f8      	str	r0, [r7, #12]
 800449a:	60b9      	str	r1, [r7, #8]
 800449c:	607a      	str	r2, [r7, #4]
 800449e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044ac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	021a      	lsls	r2, r3, #8
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	431a      	orrs	r2, r3
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	4313      	orrs	r3, r2
 80044be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	609a      	str	r2, [r3, #8]
}
 80044c6:	bf00      	nop
 80044c8:	371c      	adds	r7, #28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bc80      	pop	{r7}
 80044ce:	4770      	bx	lr

080044d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b087      	sub	sp, #28
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f003 031f 	and.w	r3, r3, #31
 80044e2:	2201      	movs	r2, #1
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6a1a      	ldr	r2, [r3, #32]
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	43db      	mvns	r3, r3
 80044f2:	401a      	ands	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6a1a      	ldr	r2, [r3, #32]
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f003 031f 	and.w	r3, r3, #31
 8004502:	6879      	ldr	r1, [r7, #4]
 8004504:	fa01 f303 	lsl.w	r3, r1, r3
 8004508:	431a      	orrs	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	621a      	str	r2, [r3, #32]
}
 800450e:	bf00      	nop
 8004510:	371c      	adds	r7, #28
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr

08004518 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004528:	2b01      	cmp	r3, #1
 800452a:	d101      	bne.n	8004530 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800452c:	2302      	movs	r3, #2
 800452e:	e046      	b.n	80045be <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2202      	movs	r2, #2
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004556:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	4313      	orrs	r3, r2
 8004560:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a16      	ldr	r2, [pc, #88]	; (80045c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d00e      	beq.n	8004592 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800457c:	d009      	beq.n	8004592 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a12      	ldr	r2, [pc, #72]	; (80045cc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d004      	beq.n	8004592 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a10      	ldr	r2, [pc, #64]	; (80045d0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d10c      	bne.n	80045ac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004598:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	68ba      	ldr	r2, [r7, #8]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3714      	adds	r7, #20
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bc80      	pop	{r7}
 80045c6:	4770      	bx	lr
 80045c8:	40012c00 	.word	0x40012c00
 80045cc:	40000400 	.word	0x40000400
 80045d0:	40000800 	.word	0x40000800

080045d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e042      	b.n	800466c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d106      	bne.n	8004600 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f7fd f934 	bl	8001868 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2224      	movs	r2, #36	; 0x24
 8004604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004616:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f92b 	bl	8004874 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	691a      	ldr	r2, [r3, #16]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800462c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	695a      	ldr	r2, [r3, #20]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800463c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800464c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2220      	movs	r2, #32
 8004658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2220      	movs	r2, #32
 8004660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800466a:	2300      	movs	r3, #0
}
 800466c:	4618      	mov	r0, r3
 800466e:	3708      	adds	r7, #8
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b08a      	sub	sp, #40	; 0x28
 8004678:	af02      	add	r7, sp, #8
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	603b      	str	r3, [r7, #0]
 8004680:	4613      	mov	r3, r2
 8004682:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800468e:	b2db      	uxtb	r3, r3
 8004690:	2b20      	cmp	r3, #32
 8004692:	d17c      	bne.n	800478e <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d002      	beq.n	80046a0 <HAL_UART_Receive+0x2c>
 800469a:	88fb      	ldrh	r3, [r7, #6]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e075      	b.n	8004790 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2222      	movs	r2, #34	; 0x22
 80046ae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80046b8:	f7fe f9ec 	bl	8002a94 <HAL_GetTick>
 80046bc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	88fa      	ldrh	r2, [r7, #6]
 80046c2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	88fa      	ldrh	r2, [r7, #6]
 80046c8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046d2:	d108      	bne.n	80046e6 <HAL_UART_Receive+0x72>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	691b      	ldr	r3, [r3, #16]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d104      	bne.n	80046e6 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80046dc:	2300      	movs	r3, #0
 80046de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	61bb      	str	r3, [r7, #24]
 80046e4:	e003      	b.n	80046ee <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80046ea:	2300      	movs	r3, #0
 80046ec:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80046ee:	e043      	b.n	8004778 <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	9300      	str	r3, [sp, #0]
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	2200      	movs	r2, #0
 80046f8:	2120      	movs	r1, #32
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 f84c 	bl	8004798 <UART_WaitOnFlagUntilTimeout>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e042      	b.n	8004790 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10c      	bne.n	800472a <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	b29b      	uxth	r3, r3
 8004718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800471c:	b29a      	uxth	r2, r3
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	3302      	adds	r3, #2
 8004726:	61bb      	str	r3, [r7, #24]
 8004728:	e01f      	b.n	800476a <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004732:	d007      	beq.n	8004744 <HAL_UART_Receive+0xd0>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10a      	bne.n	8004752 <HAL_UART_Receive+0xde>
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d106      	bne.n	8004752 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	b2da      	uxtb	r2, r3
 800474c:	69fb      	ldr	r3, [r7, #28]
 800474e:	701a      	strb	r2, [r3, #0]
 8004750:	e008      	b.n	8004764 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	b2db      	uxtb	r3, r3
 800475a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800475e:	b2da      	uxtb	r2, r3
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	3301      	adds	r3, #1
 8004768:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800476e:	b29b      	uxth	r3, r3
 8004770:	3b01      	subs	r3, #1
 8004772:	b29a      	uxth	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800477c:	b29b      	uxth	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d1b6      	bne.n	80046f0 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2220      	movs	r2, #32
 8004786:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 800478a:	2300      	movs	r3, #0
 800478c:	e000      	b.n	8004790 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800478e:	2302      	movs	r3, #2
  }
}
 8004790:	4618      	mov	r0, r3
 8004792:	3720      	adds	r7, #32
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b090      	sub	sp, #64	; 0x40
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	603b      	str	r3, [r7, #0]
 80047a4:	4613      	mov	r3, r2
 80047a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047a8:	e050      	b.n	800484c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b0:	d04c      	beq.n	800484c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80047b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d007      	beq.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80047b8:	f7fe f96c 	bl	8002a94 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d241      	bcs.n	800484c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	330c      	adds	r3, #12
 80047ce:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d2:	e853 3f00 	ldrex	r3, [r3]
 80047d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80047de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	330c      	adds	r3, #12
 80047e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047e8:	637a      	str	r2, [r7, #52]	; 0x34
 80047ea:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047f0:	e841 2300 	strex	r3, r2, [r1]
 80047f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80047f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1e5      	bne.n	80047c8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	3314      	adds	r3, #20
 8004802:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	e853 3f00 	ldrex	r3, [r3]
 800480a:	613b      	str	r3, [r7, #16]
   return(result);
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	f023 0301 	bic.w	r3, r3, #1
 8004812:	63bb      	str	r3, [r7, #56]	; 0x38
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	3314      	adds	r3, #20
 800481a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800481c:	623a      	str	r2, [r7, #32]
 800481e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004820:	69f9      	ldr	r1, [r7, #28]
 8004822:	6a3a      	ldr	r2, [r7, #32]
 8004824:	e841 2300 	strex	r3, r2, [r1]
 8004828:	61bb      	str	r3, [r7, #24]
   return(result);
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e5      	bne.n	80047fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2220      	movs	r2, #32
 8004834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2220      	movs	r2, #32
 800483c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e00f      	b.n	800486c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	4013      	ands	r3, r2
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	429a      	cmp	r2, r3
 800485a:	bf0c      	ite	eq
 800485c:	2301      	moveq	r3, #1
 800485e:	2300      	movne	r3, #0
 8004860:	b2db      	uxtb	r3, r3
 8004862:	461a      	mov	r2, r3
 8004864:	79fb      	ldrb	r3, [r7, #7]
 8004866:	429a      	cmp	r2, r3
 8004868:	d09f      	beq.n	80047aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3740      	adds	r7, #64	; 0x40
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	689a      	ldr	r2, [r3, #8]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	431a      	orrs	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
 80048aa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80048ae:	f023 030c 	bic.w	r3, r3, #12
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	6812      	ldr	r2, [r2, #0]
 80048b6:	68b9      	ldr	r1, [r7, #8]
 80048b8:	430b      	orrs	r3, r1
 80048ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	699a      	ldr	r2, [r3, #24]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	430a      	orrs	r2, r1
 80048d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a2c      	ldr	r2, [pc, #176]	; (8004988 <UART_SetConfig+0x114>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d103      	bne.n	80048e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80048dc:	f7fe ff42 	bl	8003764 <HAL_RCC_GetPCLK2Freq>
 80048e0:	60f8      	str	r0, [r7, #12]
 80048e2:	e002      	b.n	80048ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80048e4:	f7fe ff2a 	bl	800373c <HAL_RCC_GetPCLK1Freq>
 80048e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	009a      	lsls	r2, r3, #2
 80048f4:	441a      	add	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004900:	4a22      	ldr	r2, [pc, #136]	; (800498c <UART_SetConfig+0x118>)
 8004902:	fba2 2303 	umull	r2, r3, r2, r3
 8004906:	095b      	lsrs	r3, r3, #5
 8004908:	0119      	lsls	r1, r3, #4
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	4613      	mov	r3, r2
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4413      	add	r3, r2
 8004912:	009a      	lsls	r2, r3, #2
 8004914:	441a      	add	r2, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004920:	4b1a      	ldr	r3, [pc, #104]	; (800498c <UART_SetConfig+0x118>)
 8004922:	fba3 0302 	umull	r0, r3, r3, r2
 8004926:	095b      	lsrs	r3, r3, #5
 8004928:	2064      	movs	r0, #100	; 0x64
 800492a:	fb00 f303 	mul.w	r3, r0, r3
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	011b      	lsls	r3, r3, #4
 8004932:	3332      	adds	r3, #50	; 0x32
 8004934:	4a15      	ldr	r2, [pc, #84]	; (800498c <UART_SetConfig+0x118>)
 8004936:	fba2 2303 	umull	r2, r3, r2, r3
 800493a:	095b      	lsrs	r3, r3, #5
 800493c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004940:	4419      	add	r1, r3
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	4613      	mov	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4413      	add	r3, r2
 800494a:	009a      	lsls	r2, r3, #2
 800494c:	441a      	add	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	fbb2 f2f3 	udiv	r2, r2, r3
 8004958:	4b0c      	ldr	r3, [pc, #48]	; (800498c <UART_SetConfig+0x118>)
 800495a:	fba3 0302 	umull	r0, r3, r3, r2
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	2064      	movs	r0, #100	; 0x64
 8004962:	fb00 f303 	mul.w	r3, r0, r3
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	011b      	lsls	r3, r3, #4
 800496a:	3332      	adds	r3, #50	; 0x32
 800496c:	4a07      	ldr	r2, [pc, #28]	; (800498c <UART_SetConfig+0x118>)
 800496e:	fba2 2303 	umull	r2, r3, r2, r3
 8004972:	095b      	lsrs	r3, r3, #5
 8004974:	f003 020f 	and.w	r2, r3, #15
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	440a      	add	r2, r1
 800497e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004980:	bf00      	nop
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40013800 	.word	0x40013800
 800498c:	51eb851f 	.word	0x51eb851f

08004990 <calloc>:
 8004990:	4b02      	ldr	r3, [pc, #8]	; (800499c <calloc+0xc>)
 8004992:	460a      	mov	r2, r1
 8004994:	4601      	mov	r1, r0
 8004996:	6818      	ldr	r0, [r3, #0]
 8004998:	f000 b802 	b.w	80049a0 <_calloc_r>
 800499c:	200000b8 	.word	0x200000b8

080049a0 <_calloc_r>:
 80049a0:	b570      	push	{r4, r5, r6, lr}
 80049a2:	fba1 5402 	umull	r5, r4, r1, r2
 80049a6:	b934      	cbnz	r4, 80049b6 <_calloc_r+0x16>
 80049a8:	4629      	mov	r1, r5
 80049aa:	f000 f83d 	bl	8004a28 <_malloc_r>
 80049ae:	4606      	mov	r6, r0
 80049b0:	b928      	cbnz	r0, 80049be <_calloc_r+0x1e>
 80049b2:	4630      	mov	r0, r6
 80049b4:	bd70      	pop	{r4, r5, r6, pc}
 80049b6:	220c      	movs	r2, #12
 80049b8:	2600      	movs	r6, #0
 80049ba:	6002      	str	r2, [r0, #0]
 80049bc:	e7f9      	b.n	80049b2 <_calloc_r+0x12>
 80049be:	462a      	mov	r2, r5
 80049c0:	4621      	mov	r1, r4
 80049c2:	f000 f8bd 	bl	8004b40 <memset>
 80049c6:	e7f4      	b.n	80049b2 <_calloc_r+0x12>

080049c8 <malloc>:
 80049c8:	4b02      	ldr	r3, [pc, #8]	; (80049d4 <malloc+0xc>)
 80049ca:	4601      	mov	r1, r0
 80049cc:	6818      	ldr	r0, [r3, #0]
 80049ce:	f000 b82b 	b.w	8004a28 <_malloc_r>
 80049d2:	bf00      	nop
 80049d4:	200000b8 	.word	0x200000b8

080049d8 <free>:
 80049d8:	4b02      	ldr	r3, [pc, #8]	; (80049e4 <free+0xc>)
 80049da:	4601      	mov	r1, r0
 80049dc:	6818      	ldr	r0, [r3, #0]
 80049de:	f000 b8f3 	b.w	8004bc8 <_free_r>
 80049e2:	bf00      	nop
 80049e4:	200000b8 	.word	0x200000b8

080049e8 <sbrk_aligned>:
 80049e8:	b570      	push	{r4, r5, r6, lr}
 80049ea:	4e0e      	ldr	r6, [pc, #56]	; (8004a24 <sbrk_aligned+0x3c>)
 80049ec:	460c      	mov	r4, r1
 80049ee:	6831      	ldr	r1, [r6, #0]
 80049f0:	4605      	mov	r5, r0
 80049f2:	b911      	cbnz	r1, 80049fa <sbrk_aligned+0x12>
 80049f4:	f000 f8ac 	bl	8004b50 <_sbrk_r>
 80049f8:	6030      	str	r0, [r6, #0]
 80049fa:	4621      	mov	r1, r4
 80049fc:	4628      	mov	r0, r5
 80049fe:	f000 f8a7 	bl	8004b50 <_sbrk_r>
 8004a02:	1c43      	adds	r3, r0, #1
 8004a04:	d00a      	beq.n	8004a1c <sbrk_aligned+0x34>
 8004a06:	1cc4      	adds	r4, r0, #3
 8004a08:	f024 0403 	bic.w	r4, r4, #3
 8004a0c:	42a0      	cmp	r0, r4
 8004a0e:	d007      	beq.n	8004a20 <sbrk_aligned+0x38>
 8004a10:	1a21      	subs	r1, r4, r0
 8004a12:	4628      	mov	r0, r5
 8004a14:	f000 f89c 	bl	8004b50 <_sbrk_r>
 8004a18:	3001      	adds	r0, #1
 8004a1a:	d101      	bne.n	8004a20 <sbrk_aligned+0x38>
 8004a1c:	f04f 34ff 	mov.w	r4, #4294967295
 8004a20:	4620      	mov	r0, r4
 8004a22:	bd70      	pop	{r4, r5, r6, pc}
 8004a24:	200002c4 	.word	0x200002c4

08004a28 <_malloc_r>:
 8004a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a2c:	1ccd      	adds	r5, r1, #3
 8004a2e:	f025 0503 	bic.w	r5, r5, #3
 8004a32:	3508      	adds	r5, #8
 8004a34:	2d0c      	cmp	r5, #12
 8004a36:	bf38      	it	cc
 8004a38:	250c      	movcc	r5, #12
 8004a3a:	2d00      	cmp	r5, #0
 8004a3c:	4607      	mov	r7, r0
 8004a3e:	db01      	blt.n	8004a44 <_malloc_r+0x1c>
 8004a40:	42a9      	cmp	r1, r5
 8004a42:	d905      	bls.n	8004a50 <_malloc_r+0x28>
 8004a44:	230c      	movs	r3, #12
 8004a46:	2600      	movs	r6, #0
 8004a48:	603b      	str	r3, [r7, #0]
 8004a4a:	4630      	mov	r0, r6
 8004a4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a50:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004b24 <_malloc_r+0xfc>
 8004a54:	f000 f868 	bl	8004b28 <__malloc_lock>
 8004a58:	f8d8 3000 	ldr.w	r3, [r8]
 8004a5c:	461c      	mov	r4, r3
 8004a5e:	bb5c      	cbnz	r4, 8004ab8 <_malloc_r+0x90>
 8004a60:	4629      	mov	r1, r5
 8004a62:	4638      	mov	r0, r7
 8004a64:	f7ff ffc0 	bl	80049e8 <sbrk_aligned>
 8004a68:	1c43      	adds	r3, r0, #1
 8004a6a:	4604      	mov	r4, r0
 8004a6c:	d155      	bne.n	8004b1a <_malloc_r+0xf2>
 8004a6e:	f8d8 4000 	ldr.w	r4, [r8]
 8004a72:	4626      	mov	r6, r4
 8004a74:	2e00      	cmp	r6, #0
 8004a76:	d145      	bne.n	8004b04 <_malloc_r+0xdc>
 8004a78:	2c00      	cmp	r4, #0
 8004a7a:	d048      	beq.n	8004b0e <_malloc_r+0xe6>
 8004a7c:	6823      	ldr	r3, [r4, #0]
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4638      	mov	r0, r7
 8004a82:	eb04 0903 	add.w	r9, r4, r3
 8004a86:	f000 f863 	bl	8004b50 <_sbrk_r>
 8004a8a:	4581      	cmp	r9, r0
 8004a8c:	d13f      	bne.n	8004b0e <_malloc_r+0xe6>
 8004a8e:	6821      	ldr	r1, [r4, #0]
 8004a90:	4638      	mov	r0, r7
 8004a92:	1a6d      	subs	r5, r5, r1
 8004a94:	4629      	mov	r1, r5
 8004a96:	f7ff ffa7 	bl	80049e8 <sbrk_aligned>
 8004a9a:	3001      	adds	r0, #1
 8004a9c:	d037      	beq.n	8004b0e <_malloc_r+0xe6>
 8004a9e:	6823      	ldr	r3, [r4, #0]
 8004aa0:	442b      	add	r3, r5
 8004aa2:	6023      	str	r3, [r4, #0]
 8004aa4:	f8d8 3000 	ldr.w	r3, [r8]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d038      	beq.n	8004b1e <_malloc_r+0xf6>
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	42a2      	cmp	r2, r4
 8004ab0:	d12b      	bne.n	8004b0a <_malloc_r+0xe2>
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	605a      	str	r2, [r3, #4]
 8004ab6:	e00f      	b.n	8004ad8 <_malloc_r+0xb0>
 8004ab8:	6822      	ldr	r2, [r4, #0]
 8004aba:	1b52      	subs	r2, r2, r5
 8004abc:	d41f      	bmi.n	8004afe <_malloc_r+0xd6>
 8004abe:	2a0b      	cmp	r2, #11
 8004ac0:	d917      	bls.n	8004af2 <_malloc_r+0xca>
 8004ac2:	1961      	adds	r1, r4, r5
 8004ac4:	42a3      	cmp	r3, r4
 8004ac6:	6025      	str	r5, [r4, #0]
 8004ac8:	bf18      	it	ne
 8004aca:	6059      	strne	r1, [r3, #4]
 8004acc:	6863      	ldr	r3, [r4, #4]
 8004ace:	bf08      	it	eq
 8004ad0:	f8c8 1000 	streq.w	r1, [r8]
 8004ad4:	5162      	str	r2, [r4, r5]
 8004ad6:	604b      	str	r3, [r1, #4]
 8004ad8:	4638      	mov	r0, r7
 8004ada:	f104 060b 	add.w	r6, r4, #11
 8004ade:	f000 f829 	bl	8004b34 <__malloc_unlock>
 8004ae2:	f026 0607 	bic.w	r6, r6, #7
 8004ae6:	1d23      	adds	r3, r4, #4
 8004ae8:	1af2      	subs	r2, r6, r3
 8004aea:	d0ae      	beq.n	8004a4a <_malloc_r+0x22>
 8004aec:	1b9b      	subs	r3, r3, r6
 8004aee:	50a3      	str	r3, [r4, r2]
 8004af0:	e7ab      	b.n	8004a4a <_malloc_r+0x22>
 8004af2:	42a3      	cmp	r3, r4
 8004af4:	6862      	ldr	r2, [r4, #4]
 8004af6:	d1dd      	bne.n	8004ab4 <_malloc_r+0x8c>
 8004af8:	f8c8 2000 	str.w	r2, [r8]
 8004afc:	e7ec      	b.n	8004ad8 <_malloc_r+0xb0>
 8004afe:	4623      	mov	r3, r4
 8004b00:	6864      	ldr	r4, [r4, #4]
 8004b02:	e7ac      	b.n	8004a5e <_malloc_r+0x36>
 8004b04:	4634      	mov	r4, r6
 8004b06:	6876      	ldr	r6, [r6, #4]
 8004b08:	e7b4      	b.n	8004a74 <_malloc_r+0x4c>
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	e7cc      	b.n	8004aa8 <_malloc_r+0x80>
 8004b0e:	230c      	movs	r3, #12
 8004b10:	4638      	mov	r0, r7
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	f000 f80e 	bl	8004b34 <__malloc_unlock>
 8004b18:	e797      	b.n	8004a4a <_malloc_r+0x22>
 8004b1a:	6025      	str	r5, [r4, #0]
 8004b1c:	e7dc      	b.n	8004ad8 <_malloc_r+0xb0>
 8004b1e:	605b      	str	r3, [r3, #4]
 8004b20:	deff      	udf	#255	; 0xff
 8004b22:	bf00      	nop
 8004b24:	200002c0 	.word	0x200002c0

08004b28 <__malloc_lock>:
 8004b28:	4801      	ldr	r0, [pc, #4]	; (8004b30 <__malloc_lock+0x8>)
 8004b2a:	f000 b84b 	b.w	8004bc4 <__retarget_lock_acquire_recursive>
 8004b2e:	bf00      	nop
 8004b30:	20000404 	.word	0x20000404

08004b34 <__malloc_unlock>:
 8004b34:	4801      	ldr	r0, [pc, #4]	; (8004b3c <__malloc_unlock+0x8>)
 8004b36:	f000 b846 	b.w	8004bc6 <__retarget_lock_release_recursive>
 8004b3a:	bf00      	nop
 8004b3c:	20000404 	.word	0x20000404

08004b40 <memset>:
 8004b40:	4603      	mov	r3, r0
 8004b42:	4402      	add	r2, r0
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d100      	bne.n	8004b4a <memset+0xa>
 8004b48:	4770      	bx	lr
 8004b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8004b4e:	e7f9      	b.n	8004b44 <memset+0x4>

08004b50 <_sbrk_r>:
 8004b50:	b538      	push	{r3, r4, r5, lr}
 8004b52:	2300      	movs	r3, #0
 8004b54:	4d05      	ldr	r5, [pc, #20]	; (8004b6c <_sbrk_r+0x1c>)
 8004b56:	4604      	mov	r4, r0
 8004b58:	4608      	mov	r0, r1
 8004b5a:	602b      	str	r3, [r5, #0]
 8004b5c:	f7fc fef6 	bl	800194c <_sbrk>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d102      	bne.n	8004b6a <_sbrk_r+0x1a>
 8004b64:	682b      	ldr	r3, [r5, #0]
 8004b66:	b103      	cbz	r3, 8004b6a <_sbrk_r+0x1a>
 8004b68:	6023      	str	r3, [r4, #0]
 8004b6a:	bd38      	pop	{r3, r4, r5, pc}
 8004b6c:	20000400 	.word	0x20000400

08004b70 <__errno>:
 8004b70:	4b01      	ldr	r3, [pc, #4]	; (8004b78 <__errno+0x8>)
 8004b72:	6818      	ldr	r0, [r3, #0]
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	200000b8 	.word	0x200000b8

08004b7c <__libc_init_array>:
 8004b7c:	b570      	push	{r4, r5, r6, lr}
 8004b7e:	2600      	movs	r6, #0
 8004b80:	4d0c      	ldr	r5, [pc, #48]	; (8004bb4 <__libc_init_array+0x38>)
 8004b82:	4c0d      	ldr	r4, [pc, #52]	; (8004bb8 <__libc_init_array+0x3c>)
 8004b84:	1b64      	subs	r4, r4, r5
 8004b86:	10a4      	asrs	r4, r4, #2
 8004b88:	42a6      	cmp	r6, r4
 8004b8a:	d109      	bne.n	8004ba0 <__libc_init_array+0x24>
 8004b8c:	f001 f89c 	bl	8005cc8 <_init>
 8004b90:	2600      	movs	r6, #0
 8004b92:	4d0a      	ldr	r5, [pc, #40]	; (8004bbc <__libc_init_array+0x40>)
 8004b94:	4c0a      	ldr	r4, [pc, #40]	; (8004bc0 <__libc_init_array+0x44>)
 8004b96:	1b64      	subs	r4, r4, r5
 8004b98:	10a4      	asrs	r4, r4, #2
 8004b9a:	42a6      	cmp	r6, r4
 8004b9c:	d105      	bne.n	8004baa <__libc_init_array+0x2e>
 8004b9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ba0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ba4:	4798      	blx	r3
 8004ba6:	3601      	adds	r6, #1
 8004ba8:	e7ee      	b.n	8004b88 <__libc_init_array+0xc>
 8004baa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bae:	4798      	blx	r3
 8004bb0:	3601      	adds	r6, #1
 8004bb2:	e7f2      	b.n	8004b9a <__libc_init_array+0x1e>
 8004bb4:	08005ee8 	.word	0x08005ee8
 8004bb8:	08005ee8 	.word	0x08005ee8
 8004bbc:	08005ee8 	.word	0x08005ee8
 8004bc0:	08005eec 	.word	0x08005eec

08004bc4 <__retarget_lock_acquire_recursive>:
 8004bc4:	4770      	bx	lr

08004bc6 <__retarget_lock_release_recursive>:
 8004bc6:	4770      	bx	lr

08004bc8 <_free_r>:
 8004bc8:	b538      	push	{r3, r4, r5, lr}
 8004bca:	4605      	mov	r5, r0
 8004bcc:	2900      	cmp	r1, #0
 8004bce:	d040      	beq.n	8004c52 <_free_r+0x8a>
 8004bd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bd4:	1f0c      	subs	r4, r1, #4
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	bfb8      	it	lt
 8004bda:	18e4      	addlt	r4, r4, r3
 8004bdc:	f7ff ffa4 	bl	8004b28 <__malloc_lock>
 8004be0:	4a1c      	ldr	r2, [pc, #112]	; (8004c54 <_free_r+0x8c>)
 8004be2:	6813      	ldr	r3, [r2, #0]
 8004be4:	b933      	cbnz	r3, 8004bf4 <_free_r+0x2c>
 8004be6:	6063      	str	r3, [r4, #4]
 8004be8:	6014      	str	r4, [r2, #0]
 8004bea:	4628      	mov	r0, r5
 8004bec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bf0:	f7ff bfa0 	b.w	8004b34 <__malloc_unlock>
 8004bf4:	42a3      	cmp	r3, r4
 8004bf6:	d908      	bls.n	8004c0a <_free_r+0x42>
 8004bf8:	6820      	ldr	r0, [r4, #0]
 8004bfa:	1821      	adds	r1, r4, r0
 8004bfc:	428b      	cmp	r3, r1
 8004bfe:	bf01      	itttt	eq
 8004c00:	6819      	ldreq	r1, [r3, #0]
 8004c02:	685b      	ldreq	r3, [r3, #4]
 8004c04:	1809      	addeq	r1, r1, r0
 8004c06:	6021      	streq	r1, [r4, #0]
 8004c08:	e7ed      	b.n	8004be6 <_free_r+0x1e>
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	b10b      	cbz	r3, 8004c14 <_free_r+0x4c>
 8004c10:	42a3      	cmp	r3, r4
 8004c12:	d9fa      	bls.n	8004c0a <_free_r+0x42>
 8004c14:	6811      	ldr	r1, [r2, #0]
 8004c16:	1850      	adds	r0, r2, r1
 8004c18:	42a0      	cmp	r0, r4
 8004c1a:	d10b      	bne.n	8004c34 <_free_r+0x6c>
 8004c1c:	6820      	ldr	r0, [r4, #0]
 8004c1e:	4401      	add	r1, r0
 8004c20:	1850      	adds	r0, r2, r1
 8004c22:	4283      	cmp	r3, r0
 8004c24:	6011      	str	r1, [r2, #0]
 8004c26:	d1e0      	bne.n	8004bea <_free_r+0x22>
 8004c28:	6818      	ldr	r0, [r3, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	4408      	add	r0, r1
 8004c2e:	6010      	str	r0, [r2, #0]
 8004c30:	6053      	str	r3, [r2, #4]
 8004c32:	e7da      	b.n	8004bea <_free_r+0x22>
 8004c34:	d902      	bls.n	8004c3c <_free_r+0x74>
 8004c36:	230c      	movs	r3, #12
 8004c38:	602b      	str	r3, [r5, #0]
 8004c3a:	e7d6      	b.n	8004bea <_free_r+0x22>
 8004c3c:	6820      	ldr	r0, [r4, #0]
 8004c3e:	1821      	adds	r1, r4, r0
 8004c40:	428b      	cmp	r3, r1
 8004c42:	bf01      	itttt	eq
 8004c44:	6819      	ldreq	r1, [r3, #0]
 8004c46:	685b      	ldreq	r3, [r3, #4]
 8004c48:	1809      	addeq	r1, r1, r0
 8004c4a:	6021      	streq	r1, [r4, #0]
 8004c4c:	6063      	str	r3, [r4, #4]
 8004c4e:	6054      	str	r4, [r2, #4]
 8004c50:	e7cb      	b.n	8004bea <_free_r+0x22>
 8004c52:	bd38      	pop	{r3, r4, r5, pc}
 8004c54:	200002c0 	.word	0x200002c0

08004c58 <cos>:
 8004c58:	b530      	push	{r4, r5, lr}
 8004c5a:	4a20      	ldr	r2, [pc, #128]	; (8004cdc <cos+0x84>)
 8004c5c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004c60:	4293      	cmp	r3, r2
 8004c62:	b087      	sub	sp, #28
 8004c64:	dc06      	bgt.n	8004c74 <cos+0x1c>
 8004c66:	2200      	movs	r2, #0
 8004c68:	2300      	movs	r3, #0
 8004c6a:	b007      	add	sp, #28
 8004c6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004c70:	f000 b87e 	b.w	8004d70 <__kernel_cos>
 8004c74:	4a1a      	ldr	r2, [pc, #104]	; (8004ce0 <cos+0x88>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	dd05      	ble.n	8004c86 <cos+0x2e>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	f7fb fa6b 	bl	8000158 <__aeabi_dsub>
 8004c82:	b007      	add	sp, #28
 8004c84:	bd30      	pop	{r4, r5, pc}
 8004c86:	aa02      	add	r2, sp, #8
 8004c88:	f000 f9ea 	bl	8005060 <__ieee754_rem_pio2>
 8004c8c:	f000 0003 	and.w	r0, r0, #3
 8004c90:	2801      	cmp	r0, #1
 8004c92:	d009      	beq.n	8004ca8 <cos+0x50>
 8004c94:	2802      	cmp	r0, #2
 8004c96:	d011      	beq.n	8004cbc <cos+0x64>
 8004c98:	b9b8      	cbnz	r0, 8004cca <cos+0x72>
 8004c9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ca2:	f000 f865 	bl	8004d70 <__kernel_cos>
 8004ca6:	e7ec      	b.n	8004c82 <cos+0x2a>
 8004ca8:	9000      	str	r0, [sp, #0]
 8004caa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cb2:	f000 f91d 	bl	8004ef0 <__kernel_sin>
 8004cb6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8004cba:	e7e2      	b.n	8004c82 <cos+0x2a>
 8004cbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cc4:	f000 f854 	bl	8004d70 <__kernel_cos>
 8004cc8:	e7f5      	b.n	8004cb6 <cos+0x5e>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cd0:	9300      	str	r3, [sp, #0]
 8004cd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cd6:	f000 f90b 	bl	8004ef0 <__kernel_sin>
 8004cda:	e7d2      	b.n	8004c82 <cos+0x2a>
 8004cdc:	3fe921fb 	.word	0x3fe921fb
 8004ce0:	7fefffff 	.word	0x7fefffff

08004ce4 <sin>:
 8004ce4:	b530      	push	{r4, r5, lr}
 8004ce6:	4a20      	ldr	r2, [pc, #128]	; (8004d68 <sin+0x84>)
 8004ce8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004cec:	4293      	cmp	r3, r2
 8004cee:	b087      	sub	sp, #28
 8004cf0:	dc06      	bgt.n	8004d00 <sin+0x1c>
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	f000 f8f9 	bl	8004ef0 <__kernel_sin>
 8004cfe:	e006      	b.n	8004d0e <sin+0x2a>
 8004d00:	4a1a      	ldr	r2, [pc, #104]	; (8004d6c <sin+0x88>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	dd05      	ble.n	8004d12 <sin+0x2e>
 8004d06:	4602      	mov	r2, r0
 8004d08:	460b      	mov	r3, r1
 8004d0a:	f7fb fa25 	bl	8000158 <__aeabi_dsub>
 8004d0e:	b007      	add	sp, #28
 8004d10:	bd30      	pop	{r4, r5, pc}
 8004d12:	aa02      	add	r2, sp, #8
 8004d14:	f000 f9a4 	bl	8005060 <__ieee754_rem_pio2>
 8004d18:	f000 0003 	and.w	r0, r0, #3
 8004d1c:	2801      	cmp	r0, #1
 8004d1e:	d009      	beq.n	8004d34 <sin+0x50>
 8004d20:	2802      	cmp	r0, #2
 8004d22:	d00e      	beq.n	8004d42 <sin+0x5e>
 8004d24:	b9c0      	cbnz	r0, 8004d58 <sin+0x74>
 8004d26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	9300      	str	r3, [sp, #0]
 8004d2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d32:	e7e2      	b.n	8004cfa <sin+0x16>
 8004d34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d3c:	f000 f818 	bl	8004d70 <__kernel_cos>
 8004d40:	e7e5      	b.n	8004d0e <sin+0x2a>
 8004d42:	2301      	movs	r3, #1
 8004d44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d4e:	f000 f8cf 	bl	8004ef0 <__kernel_sin>
 8004d52:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8004d56:	e7da      	b.n	8004d0e <sin+0x2a>
 8004d58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d60:	f000 f806 	bl	8004d70 <__kernel_cos>
 8004d64:	e7f5      	b.n	8004d52 <sin+0x6e>
 8004d66:	bf00      	nop
 8004d68:	3fe921fb 	.word	0x3fe921fb
 8004d6c:	7fefffff 	.word	0x7fefffff

08004d70 <__kernel_cos>:
 8004d70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d74:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004d78:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8004d7c:	4680      	mov	r8, r0
 8004d7e:	460f      	mov	r7, r1
 8004d80:	e9cd 2300 	strd	r2, r3, [sp]
 8004d84:	da04      	bge.n	8004d90 <__kernel_cos+0x20>
 8004d86:	f7fb fe39 	bl	80009fc <__aeabi_d2iz>
 8004d8a:	2800      	cmp	r0, #0
 8004d8c:	f000 8086 	beq.w	8004e9c <__kernel_cos+0x12c>
 8004d90:	4642      	mov	r2, r8
 8004d92:	463b      	mov	r3, r7
 8004d94:	4640      	mov	r0, r8
 8004d96:	4639      	mov	r1, r7
 8004d98:	f7fb fb96 	bl	80004c8 <__aeabi_dmul>
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	4b4e      	ldr	r3, [pc, #312]	; (8004ed8 <__kernel_cos+0x168>)
 8004da0:	4604      	mov	r4, r0
 8004da2:	460d      	mov	r5, r1
 8004da4:	f7fb fb90 	bl	80004c8 <__aeabi_dmul>
 8004da8:	a33f      	add	r3, pc, #252	; (adr r3, 8004ea8 <__kernel_cos+0x138>)
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	4682      	mov	sl, r0
 8004db0:	468b      	mov	fp, r1
 8004db2:	4620      	mov	r0, r4
 8004db4:	4629      	mov	r1, r5
 8004db6:	f7fb fb87 	bl	80004c8 <__aeabi_dmul>
 8004dba:	a33d      	add	r3, pc, #244	; (adr r3, 8004eb0 <__kernel_cos+0x140>)
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	f7fb f9cc 	bl	800015c <__adddf3>
 8004dc4:	4622      	mov	r2, r4
 8004dc6:	462b      	mov	r3, r5
 8004dc8:	f7fb fb7e 	bl	80004c8 <__aeabi_dmul>
 8004dcc:	a33a      	add	r3, pc, #232	; (adr r3, 8004eb8 <__kernel_cos+0x148>)
 8004dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd2:	f7fb f9c1 	bl	8000158 <__aeabi_dsub>
 8004dd6:	4622      	mov	r2, r4
 8004dd8:	462b      	mov	r3, r5
 8004dda:	f7fb fb75 	bl	80004c8 <__aeabi_dmul>
 8004dde:	a338      	add	r3, pc, #224	; (adr r3, 8004ec0 <__kernel_cos+0x150>)
 8004de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de4:	f7fb f9ba 	bl	800015c <__adddf3>
 8004de8:	4622      	mov	r2, r4
 8004dea:	462b      	mov	r3, r5
 8004dec:	f7fb fb6c 	bl	80004c8 <__aeabi_dmul>
 8004df0:	a335      	add	r3, pc, #212	; (adr r3, 8004ec8 <__kernel_cos+0x158>)
 8004df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df6:	f7fb f9af 	bl	8000158 <__aeabi_dsub>
 8004dfa:	4622      	mov	r2, r4
 8004dfc:	462b      	mov	r3, r5
 8004dfe:	f7fb fb63 	bl	80004c8 <__aeabi_dmul>
 8004e02:	a333      	add	r3, pc, #204	; (adr r3, 8004ed0 <__kernel_cos+0x160>)
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f7fb f9a8 	bl	800015c <__adddf3>
 8004e0c:	4622      	mov	r2, r4
 8004e0e:	462b      	mov	r3, r5
 8004e10:	f7fb fb5a 	bl	80004c8 <__aeabi_dmul>
 8004e14:	4622      	mov	r2, r4
 8004e16:	462b      	mov	r3, r5
 8004e18:	f7fb fb56 	bl	80004c8 <__aeabi_dmul>
 8004e1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e20:	4604      	mov	r4, r0
 8004e22:	460d      	mov	r5, r1
 8004e24:	4640      	mov	r0, r8
 8004e26:	4639      	mov	r1, r7
 8004e28:	f7fb fb4e 	bl	80004c8 <__aeabi_dmul>
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4602      	mov	r2, r0
 8004e30:	4629      	mov	r1, r5
 8004e32:	4620      	mov	r0, r4
 8004e34:	f7fb f990 	bl	8000158 <__aeabi_dsub>
 8004e38:	4b28      	ldr	r3, [pc, #160]	; (8004edc <__kernel_cos+0x16c>)
 8004e3a:	4680      	mov	r8, r0
 8004e3c:	429e      	cmp	r6, r3
 8004e3e:	4689      	mov	r9, r1
 8004e40:	dc0e      	bgt.n	8004e60 <__kernel_cos+0xf0>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4650      	mov	r0, sl
 8004e48:	4659      	mov	r1, fp
 8004e4a:	f7fb f985 	bl	8000158 <__aeabi_dsub>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	2000      	movs	r0, #0
 8004e52:	460b      	mov	r3, r1
 8004e54:	4922      	ldr	r1, [pc, #136]	; (8004ee0 <__kernel_cos+0x170>)
 8004e56:	f7fb f97f 	bl	8000158 <__aeabi_dsub>
 8004e5a:	b003      	add	sp, #12
 8004e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e60:	2400      	movs	r4, #0
 8004e62:	4b20      	ldr	r3, [pc, #128]	; (8004ee4 <__kernel_cos+0x174>)
 8004e64:	4622      	mov	r2, r4
 8004e66:	429e      	cmp	r6, r3
 8004e68:	bfcc      	ite	gt
 8004e6a:	4d1f      	ldrgt	r5, [pc, #124]	; (8004ee8 <__kernel_cos+0x178>)
 8004e6c:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8004e70:	462b      	mov	r3, r5
 8004e72:	2000      	movs	r0, #0
 8004e74:	491a      	ldr	r1, [pc, #104]	; (8004ee0 <__kernel_cos+0x170>)
 8004e76:	f7fb f96f 	bl	8000158 <__aeabi_dsub>
 8004e7a:	4622      	mov	r2, r4
 8004e7c:	4606      	mov	r6, r0
 8004e7e:	460f      	mov	r7, r1
 8004e80:	462b      	mov	r3, r5
 8004e82:	4650      	mov	r0, sl
 8004e84:	4659      	mov	r1, fp
 8004e86:	f7fb f967 	bl	8000158 <__aeabi_dsub>
 8004e8a:	4642      	mov	r2, r8
 8004e8c:	464b      	mov	r3, r9
 8004e8e:	f7fb f963 	bl	8000158 <__aeabi_dsub>
 8004e92:	4602      	mov	r2, r0
 8004e94:	460b      	mov	r3, r1
 8004e96:	4630      	mov	r0, r6
 8004e98:	4639      	mov	r1, r7
 8004e9a:	e7dc      	b.n	8004e56 <__kernel_cos+0xe6>
 8004e9c:	2000      	movs	r0, #0
 8004e9e:	4910      	ldr	r1, [pc, #64]	; (8004ee0 <__kernel_cos+0x170>)
 8004ea0:	e7db      	b.n	8004e5a <__kernel_cos+0xea>
 8004ea2:	bf00      	nop
 8004ea4:	f3af 8000 	nop.w
 8004ea8:	be8838d4 	.word	0xbe8838d4
 8004eac:	bda8fae9 	.word	0xbda8fae9
 8004eb0:	bdb4b1c4 	.word	0xbdb4b1c4
 8004eb4:	3e21ee9e 	.word	0x3e21ee9e
 8004eb8:	809c52ad 	.word	0x809c52ad
 8004ebc:	3e927e4f 	.word	0x3e927e4f
 8004ec0:	19cb1590 	.word	0x19cb1590
 8004ec4:	3efa01a0 	.word	0x3efa01a0
 8004ec8:	16c15177 	.word	0x16c15177
 8004ecc:	3f56c16c 	.word	0x3f56c16c
 8004ed0:	5555554c 	.word	0x5555554c
 8004ed4:	3fa55555 	.word	0x3fa55555
 8004ed8:	3fe00000 	.word	0x3fe00000
 8004edc:	3fd33332 	.word	0x3fd33332
 8004ee0:	3ff00000 	.word	0x3ff00000
 8004ee4:	3fe90000 	.word	0x3fe90000
 8004ee8:	3fd20000 	.word	0x3fd20000
 8004eec:	00000000 	.word	0x00000000

08004ef0 <__kernel_sin>:
 8004ef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ef4:	b086      	sub	sp, #24
 8004ef6:	e9cd 2300 	strd	r2, r3, [sp]
 8004efa:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004efe:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8004f02:	4682      	mov	sl, r0
 8004f04:	460c      	mov	r4, r1
 8004f06:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004f08:	da03      	bge.n	8004f12 <__kernel_sin+0x22>
 8004f0a:	f7fb fd77 	bl	80009fc <__aeabi_d2iz>
 8004f0e:	2800      	cmp	r0, #0
 8004f10:	d050      	beq.n	8004fb4 <__kernel_sin+0xc4>
 8004f12:	4652      	mov	r2, sl
 8004f14:	4623      	mov	r3, r4
 8004f16:	4650      	mov	r0, sl
 8004f18:	4621      	mov	r1, r4
 8004f1a:	f7fb fad5 	bl	80004c8 <__aeabi_dmul>
 8004f1e:	4606      	mov	r6, r0
 8004f20:	460f      	mov	r7, r1
 8004f22:	4602      	mov	r2, r0
 8004f24:	460b      	mov	r3, r1
 8004f26:	4650      	mov	r0, sl
 8004f28:	4621      	mov	r1, r4
 8004f2a:	f7fb facd 	bl	80004c8 <__aeabi_dmul>
 8004f2e:	a33e      	add	r3, pc, #248	; (adr r3, 8005028 <__kernel_sin+0x138>)
 8004f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f34:	4680      	mov	r8, r0
 8004f36:	4689      	mov	r9, r1
 8004f38:	4630      	mov	r0, r6
 8004f3a:	4639      	mov	r1, r7
 8004f3c:	f7fb fac4 	bl	80004c8 <__aeabi_dmul>
 8004f40:	a33b      	add	r3, pc, #236	; (adr r3, 8005030 <__kernel_sin+0x140>)
 8004f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f46:	f7fb f907 	bl	8000158 <__aeabi_dsub>
 8004f4a:	4632      	mov	r2, r6
 8004f4c:	463b      	mov	r3, r7
 8004f4e:	f7fb fabb 	bl	80004c8 <__aeabi_dmul>
 8004f52:	a339      	add	r3, pc, #228	; (adr r3, 8005038 <__kernel_sin+0x148>)
 8004f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f58:	f7fb f900 	bl	800015c <__adddf3>
 8004f5c:	4632      	mov	r2, r6
 8004f5e:	463b      	mov	r3, r7
 8004f60:	f7fb fab2 	bl	80004c8 <__aeabi_dmul>
 8004f64:	a336      	add	r3, pc, #216	; (adr r3, 8005040 <__kernel_sin+0x150>)
 8004f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6a:	f7fb f8f5 	bl	8000158 <__aeabi_dsub>
 8004f6e:	4632      	mov	r2, r6
 8004f70:	463b      	mov	r3, r7
 8004f72:	f7fb faa9 	bl	80004c8 <__aeabi_dmul>
 8004f76:	a334      	add	r3, pc, #208	; (adr r3, 8005048 <__kernel_sin+0x158>)
 8004f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7c:	f7fb f8ee 	bl	800015c <__adddf3>
 8004f80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f84:	b9dd      	cbnz	r5, 8004fbe <__kernel_sin+0xce>
 8004f86:	4602      	mov	r2, r0
 8004f88:	460b      	mov	r3, r1
 8004f8a:	4630      	mov	r0, r6
 8004f8c:	4639      	mov	r1, r7
 8004f8e:	f7fb fa9b 	bl	80004c8 <__aeabi_dmul>
 8004f92:	a32f      	add	r3, pc, #188	; (adr r3, 8005050 <__kernel_sin+0x160>)
 8004f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f98:	f7fb f8de 	bl	8000158 <__aeabi_dsub>
 8004f9c:	4642      	mov	r2, r8
 8004f9e:	464b      	mov	r3, r9
 8004fa0:	f7fb fa92 	bl	80004c8 <__aeabi_dmul>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	4650      	mov	r0, sl
 8004faa:	4621      	mov	r1, r4
 8004fac:	f7fb f8d6 	bl	800015c <__adddf3>
 8004fb0:	4682      	mov	sl, r0
 8004fb2:	460c      	mov	r4, r1
 8004fb4:	4650      	mov	r0, sl
 8004fb6:	4621      	mov	r1, r4
 8004fb8:	b006      	add	sp, #24
 8004fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004fc4:	4b24      	ldr	r3, [pc, #144]	; (8005058 <__kernel_sin+0x168>)
 8004fc6:	f7fb fa7f 	bl	80004c8 <__aeabi_dmul>
 8004fca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004fce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fd2:	4640      	mov	r0, r8
 8004fd4:	4649      	mov	r1, r9
 8004fd6:	f7fb fa77 	bl	80004c8 <__aeabi_dmul>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	460b      	mov	r3, r1
 8004fde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fe2:	f7fb f8b9 	bl	8000158 <__aeabi_dsub>
 8004fe6:	4632      	mov	r2, r6
 8004fe8:	463b      	mov	r3, r7
 8004fea:	f7fb fa6d 	bl	80004c8 <__aeabi_dmul>
 8004fee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004ff2:	f7fb f8b1 	bl	8000158 <__aeabi_dsub>
 8004ff6:	a316      	add	r3, pc, #88	; (adr r3, 8005050 <__kernel_sin+0x160>)
 8004ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffc:	4606      	mov	r6, r0
 8004ffe:	460f      	mov	r7, r1
 8005000:	4640      	mov	r0, r8
 8005002:	4649      	mov	r1, r9
 8005004:	f7fb fa60 	bl	80004c8 <__aeabi_dmul>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4630      	mov	r0, r6
 800500e:	4639      	mov	r1, r7
 8005010:	f7fb f8a4 	bl	800015c <__adddf3>
 8005014:	4602      	mov	r2, r0
 8005016:	460b      	mov	r3, r1
 8005018:	4650      	mov	r0, sl
 800501a:	4621      	mov	r1, r4
 800501c:	f7fb f89c 	bl	8000158 <__aeabi_dsub>
 8005020:	e7c6      	b.n	8004fb0 <__kernel_sin+0xc0>
 8005022:	bf00      	nop
 8005024:	f3af 8000 	nop.w
 8005028:	5acfd57c 	.word	0x5acfd57c
 800502c:	3de5d93a 	.word	0x3de5d93a
 8005030:	8a2b9ceb 	.word	0x8a2b9ceb
 8005034:	3e5ae5e6 	.word	0x3e5ae5e6
 8005038:	57b1fe7d 	.word	0x57b1fe7d
 800503c:	3ec71de3 	.word	0x3ec71de3
 8005040:	19c161d5 	.word	0x19c161d5
 8005044:	3f2a01a0 	.word	0x3f2a01a0
 8005048:	1110f8a6 	.word	0x1110f8a6
 800504c:	3f811111 	.word	0x3f811111
 8005050:	55555549 	.word	0x55555549
 8005054:	3fc55555 	.word	0x3fc55555
 8005058:	3fe00000 	.word	0x3fe00000
 800505c:	00000000 	.word	0x00000000

08005060 <__ieee754_rem_pio2>:
 8005060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005064:	4614      	mov	r4, r2
 8005066:	4ac2      	ldr	r2, [pc, #776]	; (8005370 <__ieee754_rem_pio2+0x310>)
 8005068:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800506c:	b08d      	sub	sp, #52	; 0x34
 800506e:	4592      	cmp	sl, r2
 8005070:	9104      	str	r1, [sp, #16]
 8005072:	dc07      	bgt.n	8005084 <__ieee754_rem_pio2+0x24>
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	e9c4 0100 	strd	r0, r1, [r4]
 800507c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8005080:	2500      	movs	r5, #0
 8005082:	e024      	b.n	80050ce <__ieee754_rem_pio2+0x6e>
 8005084:	4abb      	ldr	r2, [pc, #748]	; (8005374 <__ieee754_rem_pio2+0x314>)
 8005086:	4592      	cmp	sl, r2
 8005088:	dc72      	bgt.n	8005170 <__ieee754_rem_pio2+0x110>
 800508a:	9b04      	ldr	r3, [sp, #16]
 800508c:	4dba      	ldr	r5, [pc, #744]	; (8005378 <__ieee754_rem_pio2+0x318>)
 800508e:	2b00      	cmp	r3, #0
 8005090:	a3a9      	add	r3, pc, #676	; (adr r3, 8005338 <__ieee754_rem_pio2+0x2d8>)
 8005092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005096:	dd36      	ble.n	8005106 <__ieee754_rem_pio2+0xa6>
 8005098:	f7fb f85e 	bl	8000158 <__aeabi_dsub>
 800509c:	45aa      	cmp	sl, r5
 800509e:	4606      	mov	r6, r0
 80050a0:	460f      	mov	r7, r1
 80050a2:	d018      	beq.n	80050d6 <__ieee754_rem_pio2+0x76>
 80050a4:	a3a6      	add	r3, pc, #664	; (adr r3, 8005340 <__ieee754_rem_pio2+0x2e0>)
 80050a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050aa:	f7fb f855 	bl	8000158 <__aeabi_dsub>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4630      	mov	r0, r6
 80050b4:	e9c4 2300 	strd	r2, r3, [r4]
 80050b8:	4639      	mov	r1, r7
 80050ba:	f7fb f84d 	bl	8000158 <__aeabi_dsub>
 80050be:	a3a0      	add	r3, pc, #640	; (adr r3, 8005340 <__ieee754_rem_pio2+0x2e0>)
 80050c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c4:	f7fb f848 	bl	8000158 <__aeabi_dsub>
 80050c8:	2501      	movs	r5, #1
 80050ca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80050ce:	4628      	mov	r0, r5
 80050d0:	b00d      	add	sp, #52	; 0x34
 80050d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050d6:	a39c      	add	r3, pc, #624	; (adr r3, 8005348 <__ieee754_rem_pio2+0x2e8>)
 80050d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050dc:	f7fb f83c 	bl	8000158 <__aeabi_dsub>
 80050e0:	a39b      	add	r3, pc, #620	; (adr r3, 8005350 <__ieee754_rem_pio2+0x2f0>)
 80050e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e6:	4606      	mov	r6, r0
 80050e8:	460f      	mov	r7, r1
 80050ea:	f7fb f835 	bl	8000158 <__aeabi_dsub>
 80050ee:	4602      	mov	r2, r0
 80050f0:	460b      	mov	r3, r1
 80050f2:	4630      	mov	r0, r6
 80050f4:	e9c4 2300 	strd	r2, r3, [r4]
 80050f8:	4639      	mov	r1, r7
 80050fa:	f7fb f82d 	bl	8000158 <__aeabi_dsub>
 80050fe:	a394      	add	r3, pc, #592	; (adr r3, 8005350 <__ieee754_rem_pio2+0x2f0>)
 8005100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005104:	e7de      	b.n	80050c4 <__ieee754_rem_pio2+0x64>
 8005106:	f7fb f829 	bl	800015c <__adddf3>
 800510a:	45aa      	cmp	sl, r5
 800510c:	4606      	mov	r6, r0
 800510e:	460f      	mov	r7, r1
 8005110:	d016      	beq.n	8005140 <__ieee754_rem_pio2+0xe0>
 8005112:	a38b      	add	r3, pc, #556	; (adr r3, 8005340 <__ieee754_rem_pio2+0x2e0>)
 8005114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005118:	f7fb f820 	bl	800015c <__adddf3>
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	4630      	mov	r0, r6
 8005122:	e9c4 2300 	strd	r2, r3, [r4]
 8005126:	4639      	mov	r1, r7
 8005128:	f7fb f816 	bl	8000158 <__aeabi_dsub>
 800512c:	a384      	add	r3, pc, #528	; (adr r3, 8005340 <__ieee754_rem_pio2+0x2e0>)
 800512e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005132:	f7fb f813 	bl	800015c <__adddf3>
 8005136:	f04f 35ff 	mov.w	r5, #4294967295
 800513a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800513e:	e7c6      	b.n	80050ce <__ieee754_rem_pio2+0x6e>
 8005140:	a381      	add	r3, pc, #516	; (adr r3, 8005348 <__ieee754_rem_pio2+0x2e8>)
 8005142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005146:	f7fb f809 	bl	800015c <__adddf3>
 800514a:	a381      	add	r3, pc, #516	; (adr r3, 8005350 <__ieee754_rem_pio2+0x2f0>)
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	4606      	mov	r6, r0
 8005152:	460f      	mov	r7, r1
 8005154:	f7fb f802 	bl	800015c <__adddf3>
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	4630      	mov	r0, r6
 800515e:	e9c4 2300 	strd	r2, r3, [r4]
 8005162:	4639      	mov	r1, r7
 8005164:	f7fa fff8 	bl	8000158 <__aeabi_dsub>
 8005168:	a379      	add	r3, pc, #484	; (adr r3, 8005350 <__ieee754_rem_pio2+0x2f0>)
 800516a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800516e:	e7e0      	b.n	8005132 <__ieee754_rem_pio2+0xd2>
 8005170:	4a82      	ldr	r2, [pc, #520]	; (800537c <__ieee754_rem_pio2+0x31c>)
 8005172:	4592      	cmp	sl, r2
 8005174:	f300 80d4 	bgt.w	8005320 <__ieee754_rem_pio2+0x2c0>
 8005178:	f000 f966 	bl	8005448 <fabs>
 800517c:	a376      	add	r3, pc, #472	; (adr r3, 8005358 <__ieee754_rem_pio2+0x2f8>)
 800517e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005182:	4606      	mov	r6, r0
 8005184:	460f      	mov	r7, r1
 8005186:	f7fb f99f 	bl	80004c8 <__aeabi_dmul>
 800518a:	2200      	movs	r2, #0
 800518c:	4b7c      	ldr	r3, [pc, #496]	; (8005380 <__ieee754_rem_pio2+0x320>)
 800518e:	f7fa ffe5 	bl	800015c <__adddf3>
 8005192:	f7fb fc33 	bl	80009fc <__aeabi_d2iz>
 8005196:	4605      	mov	r5, r0
 8005198:	f7fb f92c 	bl	80003f4 <__aeabi_i2d>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80051a4:	a364      	add	r3, pc, #400	; (adr r3, 8005338 <__ieee754_rem_pio2+0x2d8>)
 80051a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051aa:	f7fb f98d 	bl	80004c8 <__aeabi_dmul>
 80051ae:	4602      	mov	r2, r0
 80051b0:	460b      	mov	r3, r1
 80051b2:	4630      	mov	r0, r6
 80051b4:	4639      	mov	r1, r7
 80051b6:	f7fa ffcf 	bl	8000158 <__aeabi_dsub>
 80051ba:	a361      	add	r3, pc, #388	; (adr r3, 8005340 <__ieee754_rem_pio2+0x2e0>)
 80051bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c0:	4680      	mov	r8, r0
 80051c2:	4689      	mov	r9, r1
 80051c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051c8:	f7fb f97e 	bl	80004c8 <__aeabi_dmul>
 80051cc:	2d1f      	cmp	r5, #31
 80051ce:	4606      	mov	r6, r0
 80051d0:	460f      	mov	r7, r1
 80051d2:	dc0e      	bgt.n	80051f2 <__ieee754_rem_pio2+0x192>
 80051d4:	4b6b      	ldr	r3, [pc, #428]	; (8005384 <__ieee754_rem_pio2+0x324>)
 80051d6:	1e6a      	subs	r2, r5, #1
 80051d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051dc:	4553      	cmp	r3, sl
 80051de:	d008      	beq.n	80051f2 <__ieee754_rem_pio2+0x192>
 80051e0:	4632      	mov	r2, r6
 80051e2:	463b      	mov	r3, r7
 80051e4:	4640      	mov	r0, r8
 80051e6:	4649      	mov	r1, r9
 80051e8:	f7fa ffb6 	bl	8000158 <__aeabi_dsub>
 80051ec:	e9c4 0100 	strd	r0, r1, [r4]
 80051f0:	e012      	b.n	8005218 <__ieee754_rem_pio2+0x1b8>
 80051f2:	463b      	mov	r3, r7
 80051f4:	4632      	mov	r2, r6
 80051f6:	4640      	mov	r0, r8
 80051f8:	4649      	mov	r1, r9
 80051fa:	f7fa ffad 	bl	8000158 <__aeabi_dsub>
 80051fe:	ea4f 532a 	mov.w	r3, sl, asr #20
 8005202:	9305      	str	r3, [sp, #20]
 8005204:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005208:	ebc3 531a 	rsb	r3, r3, sl, lsr #20
 800520c:	2b10      	cmp	r3, #16
 800520e:	dc1f      	bgt.n	8005250 <__ieee754_rem_pio2+0x1f0>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	e9c4 2300 	strd	r2, r3, [r4]
 8005218:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800521c:	4640      	mov	r0, r8
 800521e:	4653      	mov	r3, sl
 8005220:	4649      	mov	r1, r9
 8005222:	f7fa ff99 	bl	8000158 <__aeabi_dsub>
 8005226:	4632      	mov	r2, r6
 8005228:	463b      	mov	r3, r7
 800522a:	f7fa ff95 	bl	8000158 <__aeabi_dsub>
 800522e:	460b      	mov	r3, r1
 8005230:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005234:	9904      	ldr	r1, [sp, #16]
 8005236:	4602      	mov	r2, r0
 8005238:	2900      	cmp	r1, #0
 800523a:	f6bf af48 	bge.w	80050ce <__ieee754_rem_pio2+0x6e>
 800523e:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8005242:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8005246:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800524a:	60e3      	str	r3, [r4, #12]
 800524c:	426d      	negs	r5, r5
 800524e:	e73e      	b.n	80050ce <__ieee754_rem_pio2+0x6e>
 8005250:	a33d      	add	r3, pc, #244	; (adr r3, 8005348 <__ieee754_rem_pio2+0x2e8>)
 8005252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005256:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800525a:	f7fb f935 	bl	80004c8 <__aeabi_dmul>
 800525e:	4606      	mov	r6, r0
 8005260:	460f      	mov	r7, r1
 8005262:	4602      	mov	r2, r0
 8005264:	460b      	mov	r3, r1
 8005266:	4640      	mov	r0, r8
 8005268:	4649      	mov	r1, r9
 800526a:	f7fa ff75 	bl	8000158 <__aeabi_dsub>
 800526e:	4602      	mov	r2, r0
 8005270:	460b      	mov	r3, r1
 8005272:	4682      	mov	sl, r0
 8005274:	468b      	mov	fp, r1
 8005276:	4640      	mov	r0, r8
 8005278:	4649      	mov	r1, r9
 800527a:	f7fa ff6d 	bl	8000158 <__aeabi_dsub>
 800527e:	4632      	mov	r2, r6
 8005280:	463b      	mov	r3, r7
 8005282:	f7fa ff69 	bl	8000158 <__aeabi_dsub>
 8005286:	a332      	add	r3, pc, #200	; (adr r3, 8005350 <__ieee754_rem_pio2+0x2f0>)
 8005288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528c:	4606      	mov	r6, r0
 800528e:	460f      	mov	r7, r1
 8005290:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005294:	f7fb f918 	bl	80004c8 <__aeabi_dmul>
 8005298:	4632      	mov	r2, r6
 800529a:	463b      	mov	r3, r7
 800529c:	f7fa ff5c 	bl	8000158 <__aeabi_dsub>
 80052a0:	4602      	mov	r2, r0
 80052a2:	460b      	mov	r3, r1
 80052a4:	4606      	mov	r6, r0
 80052a6:	460f      	mov	r7, r1
 80052a8:	4650      	mov	r0, sl
 80052aa:	4659      	mov	r1, fp
 80052ac:	f7fa ff54 	bl	8000158 <__aeabi_dsub>
 80052b0:	9a05      	ldr	r2, [sp, #20]
 80052b2:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b31      	cmp	r3, #49	; 0x31
 80052ba:	dc06      	bgt.n	80052ca <__ieee754_rem_pio2+0x26a>
 80052bc:	4602      	mov	r2, r0
 80052be:	460b      	mov	r3, r1
 80052c0:	46d0      	mov	r8, sl
 80052c2:	46d9      	mov	r9, fp
 80052c4:	e9c4 2300 	strd	r2, r3, [r4]
 80052c8:	e7a6      	b.n	8005218 <__ieee754_rem_pio2+0x1b8>
 80052ca:	a325      	add	r3, pc, #148	; (adr r3, 8005360 <__ieee754_rem_pio2+0x300>)
 80052cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052d4:	f7fb f8f8 	bl	80004c8 <__aeabi_dmul>
 80052d8:	4606      	mov	r6, r0
 80052da:	460f      	mov	r7, r1
 80052dc:	4602      	mov	r2, r0
 80052de:	460b      	mov	r3, r1
 80052e0:	4650      	mov	r0, sl
 80052e2:	4659      	mov	r1, fp
 80052e4:	f7fa ff38 	bl	8000158 <__aeabi_dsub>
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4680      	mov	r8, r0
 80052ee:	4689      	mov	r9, r1
 80052f0:	4650      	mov	r0, sl
 80052f2:	4659      	mov	r1, fp
 80052f4:	f7fa ff30 	bl	8000158 <__aeabi_dsub>
 80052f8:	4632      	mov	r2, r6
 80052fa:	463b      	mov	r3, r7
 80052fc:	f7fa ff2c 	bl	8000158 <__aeabi_dsub>
 8005300:	a319      	add	r3, pc, #100	; (adr r3, 8005368 <__ieee754_rem_pio2+0x308>)
 8005302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005306:	4606      	mov	r6, r0
 8005308:	460f      	mov	r7, r1
 800530a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800530e:	f7fb f8db 	bl	80004c8 <__aeabi_dmul>
 8005312:	4632      	mov	r2, r6
 8005314:	463b      	mov	r3, r7
 8005316:	f7fa ff1f 	bl	8000158 <__aeabi_dsub>
 800531a:	4606      	mov	r6, r0
 800531c:	460f      	mov	r7, r1
 800531e:	e75f      	b.n	80051e0 <__ieee754_rem_pio2+0x180>
 8005320:	4a19      	ldr	r2, [pc, #100]	; (8005388 <__ieee754_rem_pio2+0x328>)
 8005322:	4592      	cmp	sl, r2
 8005324:	dd32      	ble.n	800538c <__ieee754_rem_pio2+0x32c>
 8005326:	4602      	mov	r2, r0
 8005328:	460b      	mov	r3, r1
 800532a:	f7fa ff15 	bl	8000158 <__aeabi_dsub>
 800532e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005332:	e9c4 0100 	strd	r0, r1, [r4]
 8005336:	e6a3      	b.n	8005080 <__ieee754_rem_pio2+0x20>
 8005338:	54400000 	.word	0x54400000
 800533c:	3ff921fb 	.word	0x3ff921fb
 8005340:	1a626331 	.word	0x1a626331
 8005344:	3dd0b461 	.word	0x3dd0b461
 8005348:	1a600000 	.word	0x1a600000
 800534c:	3dd0b461 	.word	0x3dd0b461
 8005350:	2e037073 	.word	0x2e037073
 8005354:	3ba3198a 	.word	0x3ba3198a
 8005358:	6dc9c883 	.word	0x6dc9c883
 800535c:	3fe45f30 	.word	0x3fe45f30
 8005360:	2e000000 	.word	0x2e000000
 8005364:	3ba3198a 	.word	0x3ba3198a
 8005368:	252049c1 	.word	0x252049c1
 800536c:	397b839a 	.word	0x397b839a
 8005370:	3fe921fb 	.word	0x3fe921fb
 8005374:	4002d97b 	.word	0x4002d97b
 8005378:	3ff921fb 	.word	0x3ff921fb
 800537c:	413921fb 	.word	0x413921fb
 8005380:	3fe00000 	.word	0x3fe00000
 8005384:	08005d0c 	.word	0x08005d0c
 8005388:	7fefffff 	.word	0x7fefffff
 800538c:	ea4f 552a 	mov.w	r5, sl, asr #20
 8005390:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8005394:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8005398:	460f      	mov	r7, r1
 800539a:	4606      	mov	r6, r0
 800539c:	f7fb fb2e 	bl	80009fc <__aeabi_d2iz>
 80053a0:	f7fb f828 	bl	80003f4 <__aeabi_i2d>
 80053a4:	4602      	mov	r2, r0
 80053a6:	460b      	mov	r3, r1
 80053a8:	4630      	mov	r0, r6
 80053aa:	4639      	mov	r1, r7
 80053ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80053b0:	f7fa fed2 	bl	8000158 <__aeabi_dsub>
 80053b4:	2200      	movs	r2, #0
 80053b6:	4b22      	ldr	r3, [pc, #136]	; (8005440 <__ieee754_rem_pio2+0x3e0>)
 80053b8:	f7fb f886 	bl	80004c8 <__aeabi_dmul>
 80053bc:	460f      	mov	r7, r1
 80053be:	4606      	mov	r6, r0
 80053c0:	f7fb fb1c 	bl	80009fc <__aeabi_d2iz>
 80053c4:	f7fb f816 	bl	80003f4 <__aeabi_i2d>
 80053c8:	4602      	mov	r2, r0
 80053ca:	460b      	mov	r3, r1
 80053cc:	4630      	mov	r0, r6
 80053ce:	4639      	mov	r1, r7
 80053d0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80053d4:	f7fa fec0 	bl	8000158 <__aeabi_dsub>
 80053d8:	2200      	movs	r2, #0
 80053da:	4b19      	ldr	r3, [pc, #100]	; (8005440 <__ieee754_rem_pio2+0x3e0>)
 80053dc:	f7fb f874 	bl	80004c8 <__aeabi_dmul>
 80053e0:	f04f 0803 	mov.w	r8, #3
 80053e4:	2600      	movs	r6, #0
 80053e6:	2700      	movs	r7, #0
 80053e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80053ec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80053f0:	4632      	mov	r2, r6
 80053f2:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80053f6:	463b      	mov	r3, r7
 80053f8:	46c2      	mov	sl, r8
 80053fa:	f108 38ff 	add.w	r8, r8, #4294967295
 80053fe:	f7fb facb 	bl	8000998 <__aeabi_dcmpeq>
 8005402:	2800      	cmp	r0, #0
 8005404:	d1f4      	bne.n	80053f0 <__ieee754_rem_pio2+0x390>
 8005406:	4b0f      	ldr	r3, [pc, #60]	; (8005444 <__ieee754_rem_pio2+0x3e4>)
 8005408:	462a      	mov	r2, r5
 800540a:	9301      	str	r3, [sp, #4]
 800540c:	2302      	movs	r3, #2
 800540e:	4621      	mov	r1, r4
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	a806      	add	r0, sp, #24
 8005414:	4653      	mov	r3, sl
 8005416:	f000 f81b 	bl	8005450 <__kernel_rem_pio2>
 800541a:	9b04      	ldr	r3, [sp, #16]
 800541c:	4605      	mov	r5, r0
 800541e:	2b00      	cmp	r3, #0
 8005420:	f6bf ae55 	bge.w	80050ce <__ieee754_rem_pio2+0x6e>
 8005424:	e9d4 2100 	ldrd	r2, r1, [r4]
 8005428:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800542c:	e9c4 2300 	strd	r2, r3, [r4]
 8005430:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8005434:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005438:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800543c:	e706      	b.n	800524c <__ieee754_rem_pio2+0x1ec>
 800543e:	bf00      	nop
 8005440:	41700000 	.word	0x41700000
 8005444:	08005d8c 	.word	0x08005d8c

08005448 <fabs>:
 8005448:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800544c:	4619      	mov	r1, r3
 800544e:	4770      	bx	lr

08005450 <__kernel_rem_pio2>:
 8005450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005454:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8005458:	9308      	str	r3, [sp, #32]
 800545a:	9106      	str	r1, [sp, #24]
 800545c:	4bb6      	ldr	r3, [pc, #728]	; (8005738 <__kernel_rem_pio2+0x2e8>)
 800545e:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8005460:	f112 0f14 	cmn.w	r2, #20
 8005464:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005468:	bfa8      	it	ge
 800546a:	1ed4      	subge	r4, r2, #3
 800546c:	9302      	str	r3, [sp, #8]
 800546e:	9b08      	ldr	r3, [sp, #32]
 8005470:	bfb8      	it	lt
 8005472:	2400      	movlt	r4, #0
 8005474:	f103 33ff 	add.w	r3, r3, #4294967295
 8005478:	9307      	str	r3, [sp, #28]
 800547a:	bfa4      	itt	ge
 800547c:	2318      	movge	r3, #24
 800547e:	fb94 f4f3 	sdivge	r4, r4, r3
 8005482:	f06f 0317 	mvn.w	r3, #23
 8005486:	fb04 3303 	mla	r3, r4, r3, r3
 800548a:	eb03 0b02 	add.w	fp, r3, r2
 800548e:	9a07      	ldr	r2, [sp, #28]
 8005490:	9b02      	ldr	r3, [sp, #8]
 8005492:	1aa7      	subs	r7, r4, r2
 8005494:	eb03 0802 	add.w	r8, r3, r2
 8005498:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800549a:	2500      	movs	r5, #0
 800549c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80054a0:	2200      	movs	r2, #0
 80054a2:	2300      	movs	r3, #0
 80054a4:	9009      	str	r0, [sp, #36]	; 0x24
 80054a6:	ae20      	add	r6, sp, #128	; 0x80
 80054a8:	4545      	cmp	r5, r8
 80054aa:	dd14      	ble.n	80054d6 <__kernel_rem_pio2+0x86>
 80054ac:	f04f 0800 	mov.w	r8, #0
 80054b0:	9a08      	ldr	r2, [sp, #32]
 80054b2:	ab20      	add	r3, sp, #128	; 0x80
 80054b4:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 80054b8:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 80054bc:	9b02      	ldr	r3, [sp, #8]
 80054be:	4598      	cmp	r8, r3
 80054c0:	dc35      	bgt.n	800552e <__kernel_rem_pio2+0xde>
 80054c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c4:	2200      	movs	r2, #0
 80054c6:	f1a3 0908 	sub.w	r9, r3, #8
 80054ca:	2300      	movs	r3, #0
 80054cc:	462f      	mov	r7, r5
 80054ce:	2600      	movs	r6, #0
 80054d0:	e9cd 2300 	strd	r2, r3, [sp]
 80054d4:	e01f      	b.n	8005516 <__kernel_rem_pio2+0xc6>
 80054d6:	42ef      	cmn	r7, r5
 80054d8:	d40b      	bmi.n	80054f2 <__kernel_rem_pio2+0xa2>
 80054da:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80054de:	e9cd 2300 	strd	r2, r3, [sp]
 80054e2:	f7fa ff87 	bl	80003f4 <__aeabi_i2d>
 80054e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80054ea:	e8e6 0102 	strd	r0, r1, [r6], #8
 80054ee:	3501      	adds	r5, #1
 80054f0:	e7da      	b.n	80054a8 <__kernel_rem_pio2+0x58>
 80054f2:	4610      	mov	r0, r2
 80054f4:	4619      	mov	r1, r3
 80054f6:	e7f8      	b.n	80054ea <__kernel_rem_pio2+0x9a>
 80054f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054fc:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8005500:	f7fa ffe2 	bl	80004c8 <__aeabi_dmul>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	e9dd 0100 	ldrd	r0, r1, [sp]
 800550c:	f7fa fe26 	bl	800015c <__adddf3>
 8005510:	e9cd 0100 	strd	r0, r1, [sp]
 8005514:	3601      	adds	r6, #1
 8005516:	9b07      	ldr	r3, [sp, #28]
 8005518:	3f08      	subs	r7, #8
 800551a:	429e      	cmp	r6, r3
 800551c:	ddec      	ble.n	80054f8 <__kernel_rem_pio2+0xa8>
 800551e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005522:	f108 0801 	add.w	r8, r8, #1
 8005526:	e8ea 2302 	strd	r2, r3, [sl], #8
 800552a:	3508      	adds	r5, #8
 800552c:	e7c6      	b.n	80054bc <__kernel_rem_pio2+0x6c>
 800552e:	9b02      	ldr	r3, [sp, #8]
 8005530:	aa0c      	add	r2, sp, #48	; 0x30
 8005532:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005536:	930b      	str	r3, [sp, #44]	; 0x2c
 8005538:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800553a:	9e02      	ldr	r6, [sp, #8]
 800553c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005540:	930a      	str	r3, [sp, #40]	; 0x28
 8005542:	ab98      	add	r3, sp, #608	; 0x260
 8005544:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005548:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800554c:	ab70      	add	r3, sp, #448	; 0x1c0
 800554e:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 8005552:	46d0      	mov	r8, sl
 8005554:	46b1      	mov	r9, r6
 8005556:	af0c      	add	r7, sp, #48	; 0x30
 8005558:	9700      	str	r7, [sp, #0]
 800555a:	f1b9 0f00 	cmp.w	r9, #0
 800555e:	f1a8 0808 	sub.w	r8, r8, #8
 8005562:	dc70      	bgt.n	8005646 <__kernel_rem_pio2+0x1f6>
 8005564:	465a      	mov	r2, fp
 8005566:	4620      	mov	r0, r4
 8005568:	4629      	mov	r1, r5
 800556a:	f000 fab1 	bl	8005ad0 <scalbn>
 800556e:	2200      	movs	r2, #0
 8005570:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8005574:	4604      	mov	r4, r0
 8005576:	460d      	mov	r5, r1
 8005578:	f7fa ffa6 	bl	80004c8 <__aeabi_dmul>
 800557c:	f000 fb24 	bl	8005bc8 <floor>
 8005580:	2200      	movs	r2, #0
 8005582:	4b6e      	ldr	r3, [pc, #440]	; (800573c <__kernel_rem_pio2+0x2ec>)
 8005584:	f7fa ffa0 	bl	80004c8 <__aeabi_dmul>
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	4620      	mov	r0, r4
 800558e:	4629      	mov	r1, r5
 8005590:	f7fa fde2 	bl	8000158 <__aeabi_dsub>
 8005594:	460d      	mov	r5, r1
 8005596:	4604      	mov	r4, r0
 8005598:	f7fb fa30 	bl	80009fc <__aeabi_d2iz>
 800559c:	9004      	str	r0, [sp, #16]
 800559e:	f7fa ff29 	bl	80003f4 <__aeabi_i2d>
 80055a2:	4602      	mov	r2, r0
 80055a4:	460b      	mov	r3, r1
 80055a6:	4620      	mov	r0, r4
 80055a8:	4629      	mov	r1, r5
 80055aa:	f7fa fdd5 	bl	8000158 <__aeabi_dsub>
 80055ae:	f1bb 0f00 	cmp.w	fp, #0
 80055b2:	4680      	mov	r8, r0
 80055b4:	4689      	mov	r9, r1
 80055b6:	dd6f      	ble.n	8005698 <__kernel_rem_pio2+0x248>
 80055b8:	1e71      	subs	r1, r6, #1
 80055ba:	ab0c      	add	r3, sp, #48	; 0x30
 80055bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80055c0:	9c04      	ldr	r4, [sp, #16]
 80055c2:	f1cb 0018 	rsb	r0, fp, #24
 80055c6:	fa43 f200 	asr.w	r2, r3, r0
 80055ca:	4414      	add	r4, r2
 80055cc:	4082      	lsls	r2, r0
 80055ce:	1a9b      	subs	r3, r3, r2
 80055d0:	aa0c      	add	r2, sp, #48	; 0x30
 80055d2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80055d6:	f1cb 0217 	rsb	r2, fp, #23
 80055da:	9404      	str	r4, [sp, #16]
 80055dc:	4113      	asrs	r3, r2
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	9b00      	ldr	r3, [sp, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	dd66      	ble.n	80056b4 <__kernel_rem_pio2+0x264>
 80055e6:	2200      	movs	r2, #0
 80055e8:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80055ec:	4614      	mov	r4, r2
 80055ee:	9b04      	ldr	r3, [sp, #16]
 80055f0:	3301      	adds	r3, #1
 80055f2:	9304      	str	r3, [sp, #16]
 80055f4:	4296      	cmp	r6, r2
 80055f6:	f300 80ad 	bgt.w	8005754 <__kernel_rem_pio2+0x304>
 80055fa:	f1bb 0f00 	cmp.w	fp, #0
 80055fe:	dd07      	ble.n	8005610 <__kernel_rem_pio2+0x1c0>
 8005600:	f1bb 0f01 	cmp.w	fp, #1
 8005604:	f000 80b5 	beq.w	8005772 <__kernel_rem_pio2+0x322>
 8005608:	f1bb 0f02 	cmp.w	fp, #2
 800560c:	f000 80bb 	beq.w	8005786 <__kernel_rem_pio2+0x336>
 8005610:	9b00      	ldr	r3, [sp, #0]
 8005612:	2b02      	cmp	r3, #2
 8005614:	d14e      	bne.n	80056b4 <__kernel_rem_pio2+0x264>
 8005616:	4642      	mov	r2, r8
 8005618:	464b      	mov	r3, r9
 800561a:	2000      	movs	r0, #0
 800561c:	4948      	ldr	r1, [pc, #288]	; (8005740 <__kernel_rem_pio2+0x2f0>)
 800561e:	f7fa fd9b 	bl	8000158 <__aeabi_dsub>
 8005622:	4680      	mov	r8, r0
 8005624:	4689      	mov	r9, r1
 8005626:	2c00      	cmp	r4, #0
 8005628:	d044      	beq.n	80056b4 <__kernel_rem_pio2+0x264>
 800562a:	465a      	mov	r2, fp
 800562c:	2000      	movs	r0, #0
 800562e:	4944      	ldr	r1, [pc, #272]	; (8005740 <__kernel_rem_pio2+0x2f0>)
 8005630:	f000 fa4e 	bl	8005ad0 <scalbn>
 8005634:	4602      	mov	r2, r0
 8005636:	460b      	mov	r3, r1
 8005638:	4640      	mov	r0, r8
 800563a:	4649      	mov	r1, r9
 800563c:	f7fa fd8c 	bl	8000158 <__aeabi_dsub>
 8005640:	4680      	mov	r8, r0
 8005642:	4689      	mov	r9, r1
 8005644:	e036      	b.n	80056b4 <__kernel_rem_pio2+0x264>
 8005646:	2200      	movs	r2, #0
 8005648:	4b3e      	ldr	r3, [pc, #248]	; (8005744 <__kernel_rem_pio2+0x2f4>)
 800564a:	4620      	mov	r0, r4
 800564c:	4629      	mov	r1, r5
 800564e:	f7fa ff3b 	bl	80004c8 <__aeabi_dmul>
 8005652:	f7fb f9d3 	bl	80009fc <__aeabi_d2iz>
 8005656:	f7fa fecd 	bl	80003f4 <__aeabi_i2d>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005662:	2200      	movs	r2, #0
 8005664:	4b38      	ldr	r3, [pc, #224]	; (8005748 <__kernel_rem_pio2+0x2f8>)
 8005666:	f7fa ff2f 	bl	80004c8 <__aeabi_dmul>
 800566a:	4602      	mov	r2, r0
 800566c:	460b      	mov	r3, r1
 800566e:	4620      	mov	r0, r4
 8005670:	4629      	mov	r1, r5
 8005672:	f7fa fd71 	bl	8000158 <__aeabi_dsub>
 8005676:	f7fb f9c1 	bl	80009fc <__aeabi_d2iz>
 800567a:	9b00      	ldr	r3, [sp, #0]
 800567c:	f109 39ff 	add.w	r9, r9, #4294967295
 8005680:	f843 0b04 	str.w	r0, [r3], #4
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800568a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800568e:	f7fa fd65 	bl	800015c <__adddf3>
 8005692:	4604      	mov	r4, r0
 8005694:	460d      	mov	r5, r1
 8005696:	e760      	b.n	800555a <__kernel_rem_pio2+0x10a>
 8005698:	d105      	bne.n	80056a6 <__kernel_rem_pio2+0x256>
 800569a:	1e73      	subs	r3, r6, #1
 800569c:	aa0c      	add	r2, sp, #48	; 0x30
 800569e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056a2:	15db      	asrs	r3, r3, #23
 80056a4:	e79b      	b.n	80055de <__kernel_rem_pio2+0x18e>
 80056a6:	2200      	movs	r2, #0
 80056a8:	4b28      	ldr	r3, [pc, #160]	; (800574c <__kernel_rem_pio2+0x2fc>)
 80056aa:	f7fb f993 	bl	80009d4 <__aeabi_dcmpge>
 80056ae:	2800      	cmp	r0, #0
 80056b0:	d13e      	bne.n	8005730 <__kernel_rem_pio2+0x2e0>
 80056b2:	9000      	str	r0, [sp, #0]
 80056b4:	2200      	movs	r2, #0
 80056b6:	2300      	movs	r3, #0
 80056b8:	4640      	mov	r0, r8
 80056ba:	4649      	mov	r1, r9
 80056bc:	f7fb f96c 	bl	8000998 <__aeabi_dcmpeq>
 80056c0:	2800      	cmp	r0, #0
 80056c2:	f000 80b2 	beq.w	800582a <__kernel_rem_pio2+0x3da>
 80056c6:	1e74      	subs	r4, r6, #1
 80056c8:	4623      	mov	r3, r4
 80056ca:	2200      	movs	r2, #0
 80056cc:	9902      	ldr	r1, [sp, #8]
 80056ce:	428b      	cmp	r3, r1
 80056d0:	da60      	bge.n	8005794 <__kernel_rem_pio2+0x344>
 80056d2:	2a00      	cmp	r2, #0
 80056d4:	d075      	beq.n	80057c2 <__kernel_rem_pio2+0x372>
 80056d6:	ab0c      	add	r3, sp, #48	; 0x30
 80056d8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80056dc:	f1ab 0b18 	sub.w	fp, fp, #24
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 80a0 	beq.w	8005826 <__kernel_rem_pio2+0x3d6>
 80056e6:	465a      	mov	r2, fp
 80056e8:	2000      	movs	r0, #0
 80056ea:	4915      	ldr	r1, [pc, #84]	; (8005740 <__kernel_rem_pio2+0x2f0>)
 80056ec:	f000 f9f0 	bl	8005ad0 <scalbn>
 80056f0:	46a2      	mov	sl, r4
 80056f2:	4606      	mov	r6, r0
 80056f4:	460f      	mov	r7, r1
 80056f6:	f04f 0800 	mov.w	r8, #0
 80056fa:	ab70      	add	r3, sp, #448	; 0x1c0
 80056fc:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8005744 <__kernel_rem_pio2+0x2f4>
 8005700:	00e5      	lsls	r5, r4, #3
 8005702:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8005706:	f1ba 0f00 	cmp.w	sl, #0
 800570a:	f280 80c4 	bge.w	8005896 <__kernel_rem_pio2+0x446>
 800570e:	4626      	mov	r6, r4
 8005710:	2e00      	cmp	r6, #0
 8005712:	f2c0 80f6 	blt.w	8005902 <__kernel_rem_pio2+0x4b2>
 8005716:	4b0e      	ldr	r3, [pc, #56]	; (8005750 <__kernel_rem_pio2+0x300>)
 8005718:	f04f 0a00 	mov.w	sl, #0
 800571c:	9307      	str	r3, [sp, #28]
 800571e:	ab70      	add	r3, sp, #448	; 0x1c0
 8005720:	f04f 0b00 	mov.w	fp, #0
 8005724:	f04f 0800 	mov.w	r8, #0
 8005728:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800572c:	1ba7      	subs	r7, r4, r6
 800572e:	e0dc      	b.n	80058ea <__kernel_rem_pio2+0x49a>
 8005730:	2302      	movs	r3, #2
 8005732:	9300      	str	r3, [sp, #0]
 8005734:	e757      	b.n	80055e6 <__kernel_rem_pio2+0x196>
 8005736:	bf00      	nop
 8005738:	08005ed8 	.word	0x08005ed8
 800573c:	40200000 	.word	0x40200000
 8005740:	3ff00000 	.word	0x3ff00000
 8005744:	3e700000 	.word	0x3e700000
 8005748:	41700000 	.word	0x41700000
 800574c:	3fe00000 	.word	0x3fe00000
 8005750:	08005e98 	.word	0x08005e98
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	b944      	cbnz	r4, 800576a <__kernel_rem_pio2+0x31a>
 8005758:	b11b      	cbz	r3, 8005762 <__kernel_rem_pio2+0x312>
 800575a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800575e:	603b      	str	r3, [r7, #0]
 8005760:	2301      	movs	r3, #1
 8005762:	461c      	mov	r4, r3
 8005764:	3201      	adds	r2, #1
 8005766:	3704      	adds	r7, #4
 8005768:	e744      	b.n	80055f4 <__kernel_rem_pio2+0x1a4>
 800576a:	1acb      	subs	r3, r1, r3
 800576c:	603b      	str	r3, [r7, #0]
 800576e:	4623      	mov	r3, r4
 8005770:	e7f7      	b.n	8005762 <__kernel_rem_pio2+0x312>
 8005772:	1e72      	subs	r2, r6, #1
 8005774:	ab0c      	add	r3, sp, #48	; 0x30
 8005776:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800577a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800577e:	a90c      	add	r1, sp, #48	; 0x30
 8005780:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005784:	e744      	b.n	8005610 <__kernel_rem_pio2+0x1c0>
 8005786:	1e72      	subs	r2, r6, #1
 8005788:	ab0c      	add	r3, sp, #48	; 0x30
 800578a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800578e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005792:	e7f4      	b.n	800577e <__kernel_rem_pio2+0x32e>
 8005794:	a90c      	add	r1, sp, #48	; 0x30
 8005796:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800579a:	3b01      	subs	r3, #1
 800579c:	430a      	orrs	r2, r1
 800579e:	e795      	b.n	80056cc <__kernel_rem_pio2+0x27c>
 80057a0:	3301      	adds	r3, #1
 80057a2:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80057a6:	2900      	cmp	r1, #0
 80057a8:	d0fa      	beq.n	80057a0 <__kernel_rem_pio2+0x350>
 80057aa:	9a08      	ldr	r2, [sp, #32]
 80057ac:	a920      	add	r1, sp, #128	; 0x80
 80057ae:	18b2      	adds	r2, r6, r2
 80057b0:	f106 0801 	add.w	r8, r6, #1
 80057b4:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 80057b8:	18f4      	adds	r4, r6, r3
 80057ba:	4544      	cmp	r4, r8
 80057bc:	da04      	bge.n	80057c8 <__kernel_rem_pio2+0x378>
 80057be:	4626      	mov	r6, r4
 80057c0:	e6bf      	b.n	8005542 <__kernel_rem_pio2+0xf2>
 80057c2:	2301      	movs	r3, #1
 80057c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80057c6:	e7ec      	b.n	80057a2 <__kernel_rem_pio2+0x352>
 80057c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057ca:	f04f 0900 	mov.w	r9, #0
 80057ce:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80057d2:	f7fa fe0f 	bl	80003f4 <__aeabi_i2d>
 80057d6:	2600      	movs	r6, #0
 80057d8:	2700      	movs	r7, #0
 80057da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057dc:	e9c5 0100 	strd	r0, r1, [r5]
 80057e0:	3b08      	subs	r3, #8
 80057e2:	9300      	str	r3, [sp, #0]
 80057e4:	9504      	str	r5, [sp, #16]
 80057e6:	9b07      	ldr	r3, [sp, #28]
 80057e8:	4599      	cmp	r9, r3
 80057ea:	dd05      	ble.n	80057f8 <__kernel_rem_pio2+0x3a8>
 80057ec:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 80057f0:	f108 0801 	add.w	r8, r8, #1
 80057f4:	3508      	adds	r5, #8
 80057f6:	e7e0      	b.n	80057ba <__kernel_rem_pio2+0x36a>
 80057f8:	f8dd c010 	ldr.w	ip, [sp, #16]
 80057fc:	9900      	ldr	r1, [sp, #0]
 80057fe:	f109 0901 	add.w	r9, r9, #1
 8005802:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8005806:	9100      	str	r1, [sp, #0]
 8005808:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800580c:	f8cd c010 	str.w	ip, [sp, #16]
 8005810:	f7fa fe5a 	bl	80004c8 <__aeabi_dmul>
 8005814:	4602      	mov	r2, r0
 8005816:	460b      	mov	r3, r1
 8005818:	4630      	mov	r0, r6
 800581a:	4639      	mov	r1, r7
 800581c:	f7fa fc9e 	bl	800015c <__adddf3>
 8005820:	4606      	mov	r6, r0
 8005822:	460f      	mov	r7, r1
 8005824:	e7df      	b.n	80057e6 <__kernel_rem_pio2+0x396>
 8005826:	3c01      	subs	r4, #1
 8005828:	e755      	b.n	80056d6 <__kernel_rem_pio2+0x286>
 800582a:	f1cb 0200 	rsb	r2, fp, #0
 800582e:	4640      	mov	r0, r8
 8005830:	4649      	mov	r1, r9
 8005832:	f000 f94d 	bl	8005ad0 <scalbn>
 8005836:	2200      	movs	r2, #0
 8005838:	4ba3      	ldr	r3, [pc, #652]	; (8005ac8 <__kernel_rem_pio2+0x678>)
 800583a:	4604      	mov	r4, r0
 800583c:	460d      	mov	r5, r1
 800583e:	f7fb f8c9 	bl	80009d4 <__aeabi_dcmpge>
 8005842:	b1f8      	cbz	r0, 8005884 <__kernel_rem_pio2+0x434>
 8005844:	2200      	movs	r2, #0
 8005846:	4ba1      	ldr	r3, [pc, #644]	; (8005acc <__kernel_rem_pio2+0x67c>)
 8005848:	4620      	mov	r0, r4
 800584a:	4629      	mov	r1, r5
 800584c:	f7fa fe3c 	bl	80004c8 <__aeabi_dmul>
 8005850:	f7fb f8d4 	bl	80009fc <__aeabi_d2iz>
 8005854:	4607      	mov	r7, r0
 8005856:	f7fa fdcd 	bl	80003f4 <__aeabi_i2d>
 800585a:	2200      	movs	r2, #0
 800585c:	4b9a      	ldr	r3, [pc, #616]	; (8005ac8 <__kernel_rem_pio2+0x678>)
 800585e:	f7fa fe33 	bl	80004c8 <__aeabi_dmul>
 8005862:	460b      	mov	r3, r1
 8005864:	4602      	mov	r2, r0
 8005866:	4629      	mov	r1, r5
 8005868:	4620      	mov	r0, r4
 800586a:	f7fa fc75 	bl	8000158 <__aeabi_dsub>
 800586e:	f7fb f8c5 	bl	80009fc <__aeabi_d2iz>
 8005872:	1c74      	adds	r4, r6, #1
 8005874:	ab0c      	add	r3, sp, #48	; 0x30
 8005876:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800587a:	f10b 0b18 	add.w	fp, fp, #24
 800587e:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 8005882:	e730      	b.n	80056e6 <__kernel_rem_pio2+0x296>
 8005884:	4620      	mov	r0, r4
 8005886:	4629      	mov	r1, r5
 8005888:	f7fb f8b8 	bl	80009fc <__aeabi_d2iz>
 800588c:	ab0c      	add	r3, sp, #48	; 0x30
 800588e:	4634      	mov	r4, r6
 8005890:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8005894:	e727      	b.n	80056e6 <__kernel_rem_pio2+0x296>
 8005896:	ab0c      	add	r3, sp, #48	; 0x30
 8005898:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800589c:	f7fa fdaa 	bl	80003f4 <__aeabi_i2d>
 80058a0:	4632      	mov	r2, r6
 80058a2:	463b      	mov	r3, r7
 80058a4:	f7fa fe10 	bl	80004c8 <__aeabi_dmul>
 80058a8:	4642      	mov	r2, r8
 80058aa:	e86b 0102 	strd	r0, r1, [fp], #-8
 80058ae:	464b      	mov	r3, r9
 80058b0:	4630      	mov	r0, r6
 80058b2:	4639      	mov	r1, r7
 80058b4:	f7fa fe08 	bl	80004c8 <__aeabi_dmul>
 80058b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058bc:	4606      	mov	r6, r0
 80058be:	460f      	mov	r7, r1
 80058c0:	e721      	b.n	8005706 <__kernel_rem_pio2+0x2b6>
 80058c2:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80058c6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80058ca:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 80058ce:	f8cd c01c 	str.w	ip, [sp, #28]
 80058d2:	f7fa fdf9 	bl	80004c8 <__aeabi_dmul>
 80058d6:	4602      	mov	r2, r0
 80058d8:	460b      	mov	r3, r1
 80058da:	4650      	mov	r0, sl
 80058dc:	4659      	mov	r1, fp
 80058de:	f7fa fc3d 	bl	800015c <__adddf3>
 80058e2:	4682      	mov	sl, r0
 80058e4:	468b      	mov	fp, r1
 80058e6:	f108 0801 	add.w	r8, r8, #1
 80058ea:	9b02      	ldr	r3, [sp, #8]
 80058ec:	4598      	cmp	r8, r3
 80058ee:	dc01      	bgt.n	80058f4 <__kernel_rem_pio2+0x4a4>
 80058f0:	45b8      	cmp	r8, r7
 80058f2:	dde6      	ble.n	80058c2 <__kernel_rem_pio2+0x472>
 80058f4:	ab48      	add	r3, sp, #288	; 0x120
 80058f6:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80058fa:	e9c7 ab00 	strd	sl, fp, [r7]
 80058fe:	3e01      	subs	r6, #1
 8005900:	e706      	b.n	8005710 <__kernel_rem_pio2+0x2c0>
 8005902:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8005904:	2b02      	cmp	r3, #2
 8005906:	dc09      	bgt.n	800591c <__kernel_rem_pio2+0x4cc>
 8005908:	2b00      	cmp	r3, #0
 800590a:	dc32      	bgt.n	8005972 <__kernel_rem_pio2+0x522>
 800590c:	d058      	beq.n	80059c0 <__kernel_rem_pio2+0x570>
 800590e:	9b04      	ldr	r3, [sp, #16]
 8005910:	f003 0007 	and.w	r0, r3, #7
 8005914:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8005918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800591c:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800591e:	2b03      	cmp	r3, #3
 8005920:	d1f5      	bne.n	800590e <__kernel_rem_pio2+0x4be>
 8005922:	ab48      	add	r3, sp, #288	; 0x120
 8005924:	441d      	add	r5, r3
 8005926:	46aa      	mov	sl, r5
 8005928:	46a3      	mov	fp, r4
 800592a:	f1bb 0f00 	cmp.w	fp, #0
 800592e:	dc74      	bgt.n	8005a1a <__kernel_rem_pio2+0x5ca>
 8005930:	46aa      	mov	sl, r5
 8005932:	46a3      	mov	fp, r4
 8005934:	f1bb 0f01 	cmp.w	fp, #1
 8005938:	f300 808e 	bgt.w	8005a58 <__kernel_rem_pio2+0x608>
 800593c:	2700      	movs	r7, #0
 800593e:	463e      	mov	r6, r7
 8005940:	2c01      	cmp	r4, #1
 8005942:	f300 80a8 	bgt.w	8005a96 <__kernel_rem_pio2+0x646>
 8005946:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800594a:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800594e:	9b00      	ldr	r3, [sp, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	f040 80aa 	bne.w	8005aaa <__kernel_rem_pio2+0x65a>
 8005956:	4603      	mov	r3, r0
 8005958:	462a      	mov	r2, r5
 800595a:	9806      	ldr	r0, [sp, #24]
 800595c:	e9c0 2300 	strd	r2, r3, [r0]
 8005960:	4622      	mov	r2, r4
 8005962:	460b      	mov	r3, r1
 8005964:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005968:	463a      	mov	r2, r7
 800596a:	4633      	mov	r3, r6
 800596c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005970:	e7cd      	b.n	800590e <__kernel_rem_pio2+0x4be>
 8005972:	2000      	movs	r0, #0
 8005974:	46a0      	mov	r8, r4
 8005976:	4601      	mov	r1, r0
 8005978:	ab48      	add	r3, sp, #288	; 0x120
 800597a:	441d      	add	r5, r3
 800597c:	f1b8 0f00 	cmp.w	r8, #0
 8005980:	da38      	bge.n	80059f4 <__kernel_rem_pio2+0x5a4>
 8005982:	9b00      	ldr	r3, [sp, #0]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d03c      	beq.n	8005a02 <__kernel_rem_pio2+0x5b2>
 8005988:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800598c:	4602      	mov	r2, r0
 800598e:	462b      	mov	r3, r5
 8005990:	9d06      	ldr	r5, [sp, #24]
 8005992:	2601      	movs	r6, #1
 8005994:	e9c5 2300 	strd	r2, r3, [r5]
 8005998:	460b      	mov	r3, r1
 800599a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800599e:	f7fa fbdb 	bl	8000158 <__aeabi_dsub>
 80059a2:	4684      	mov	ip, r0
 80059a4:	460f      	mov	r7, r1
 80059a6:	ad48      	add	r5, sp, #288	; 0x120
 80059a8:	42b4      	cmp	r4, r6
 80059aa:	da2c      	bge.n	8005a06 <__kernel_rem_pio2+0x5b6>
 80059ac:	9b00      	ldr	r3, [sp, #0]
 80059ae:	b10b      	cbz	r3, 80059b4 <__kernel_rem_pio2+0x564>
 80059b0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80059b4:	4662      	mov	r2, ip
 80059b6:	463b      	mov	r3, r7
 80059b8:	9906      	ldr	r1, [sp, #24]
 80059ba:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80059be:	e7a6      	b.n	800590e <__kernel_rem_pio2+0x4be>
 80059c0:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 80059c2:	ab48      	add	r3, sp, #288	; 0x120
 80059c4:	4637      	mov	r7, r6
 80059c6:	441d      	add	r5, r3
 80059c8:	2c00      	cmp	r4, #0
 80059ca:	da09      	bge.n	80059e0 <__kernel_rem_pio2+0x590>
 80059cc:	9b00      	ldr	r3, [sp, #0]
 80059ce:	b10b      	cbz	r3, 80059d4 <__kernel_rem_pio2+0x584>
 80059d0:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80059d4:	4632      	mov	r2, r6
 80059d6:	463b      	mov	r3, r7
 80059d8:	9906      	ldr	r1, [sp, #24]
 80059da:	e9c1 2300 	strd	r2, r3, [r1]
 80059de:	e796      	b.n	800590e <__kernel_rem_pio2+0x4be>
 80059e0:	4630      	mov	r0, r6
 80059e2:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80059e6:	4639      	mov	r1, r7
 80059e8:	f7fa fbb8 	bl	800015c <__adddf3>
 80059ec:	3c01      	subs	r4, #1
 80059ee:	4606      	mov	r6, r0
 80059f0:	460f      	mov	r7, r1
 80059f2:	e7e9      	b.n	80059c8 <__kernel_rem_pio2+0x578>
 80059f4:	e875 2302 	ldrd	r2, r3, [r5], #-8
 80059f8:	f7fa fbb0 	bl	800015c <__adddf3>
 80059fc:	f108 38ff 	add.w	r8, r8, #4294967295
 8005a00:	e7bc      	b.n	800597c <__kernel_rem_pio2+0x52c>
 8005a02:	460d      	mov	r5, r1
 8005a04:	e7c2      	b.n	800598c <__kernel_rem_pio2+0x53c>
 8005a06:	4660      	mov	r0, ip
 8005a08:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8005a0c:	4639      	mov	r1, r7
 8005a0e:	f7fa fba5 	bl	800015c <__adddf3>
 8005a12:	3601      	adds	r6, #1
 8005a14:	4684      	mov	ip, r0
 8005a16:	460f      	mov	r7, r1
 8005a18:	e7c6      	b.n	80059a8 <__kernel_rem_pio2+0x558>
 8005a1a:	e9da 6700 	ldrd	r6, r7, [sl]
 8005a1e:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8005a22:	4632      	mov	r2, r6
 8005a24:	463b      	mov	r3, r7
 8005a26:	4640      	mov	r0, r8
 8005a28:	4649      	mov	r1, r9
 8005a2a:	f7fa fb97 	bl	800015c <__adddf3>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	460b      	mov	r3, r1
 8005a32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a36:	4640      	mov	r0, r8
 8005a38:	4649      	mov	r1, r9
 8005a3a:	f7fa fb8d 	bl	8000158 <__aeabi_dsub>
 8005a3e:	4632      	mov	r2, r6
 8005a40:	463b      	mov	r3, r7
 8005a42:	f7fa fb8b 	bl	800015c <__adddf3>
 8005a46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a4a:	e86a 0102 	strd	r0, r1, [sl], #-8
 8005a4e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a52:	e9ca 2300 	strd	r2, r3, [sl]
 8005a56:	e768      	b.n	800592a <__kernel_rem_pio2+0x4da>
 8005a58:	e9da 8900 	ldrd	r8, r9, [sl]
 8005a5c:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8005a60:	4642      	mov	r2, r8
 8005a62:	464b      	mov	r3, r9
 8005a64:	4630      	mov	r0, r6
 8005a66:	4639      	mov	r1, r7
 8005a68:	f7fa fb78 	bl	800015c <__adddf3>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a74:	4630      	mov	r0, r6
 8005a76:	4639      	mov	r1, r7
 8005a78:	f7fa fb6e 	bl	8000158 <__aeabi_dsub>
 8005a7c:	4642      	mov	r2, r8
 8005a7e:	464b      	mov	r3, r9
 8005a80:	f7fa fb6c 	bl	800015c <__adddf3>
 8005a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a88:	e86a 0102 	strd	r0, r1, [sl], #-8
 8005a8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a90:	e9ca 2300 	strd	r2, r3, [sl]
 8005a94:	e74e      	b.n	8005934 <__kernel_rem_pio2+0x4e4>
 8005a96:	4638      	mov	r0, r7
 8005a98:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8005a9c:	4631      	mov	r1, r6
 8005a9e:	f7fa fb5d 	bl	800015c <__adddf3>
 8005aa2:	3c01      	subs	r4, #1
 8005aa4:	4607      	mov	r7, r0
 8005aa6:	460e      	mov	r6, r1
 8005aa8:	e74a      	b.n	8005940 <__kernel_rem_pio2+0x4f0>
 8005aaa:	9b06      	ldr	r3, [sp, #24]
 8005aac:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8005ab0:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8005ab4:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8005ab8:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8005abc:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8005ac0:	601d      	str	r5, [r3, #0]
 8005ac2:	615e      	str	r6, [r3, #20]
 8005ac4:	e723      	b.n	800590e <__kernel_rem_pio2+0x4be>
 8005ac6:	bf00      	nop
 8005ac8:	41700000 	.word	0x41700000
 8005acc:	3e700000 	.word	0x3e700000

08005ad0 <scalbn>:
 8005ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ad2:	4616      	mov	r6, r2
 8005ad4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005ad8:	4604      	mov	r4, r0
 8005ada:	460d      	mov	r5, r1
 8005adc:	460b      	mov	r3, r1
 8005ade:	b992      	cbnz	r2, 8005b06 <scalbn+0x36>
 8005ae0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005ae4:	4303      	orrs	r3, r0
 8005ae6:	d03c      	beq.n	8005b62 <scalbn+0x92>
 8005ae8:	4b31      	ldr	r3, [pc, #196]	; (8005bb0 <scalbn+0xe0>)
 8005aea:	2200      	movs	r2, #0
 8005aec:	f7fa fcec 	bl	80004c8 <__aeabi_dmul>
 8005af0:	4b30      	ldr	r3, [pc, #192]	; (8005bb4 <scalbn+0xe4>)
 8005af2:	4604      	mov	r4, r0
 8005af4:	429e      	cmp	r6, r3
 8005af6:	460d      	mov	r5, r1
 8005af8:	da0f      	bge.n	8005b1a <scalbn+0x4a>
 8005afa:	a329      	add	r3, pc, #164	; (adr r3, 8005ba0 <scalbn+0xd0>)
 8005afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b00:	f7fa fce2 	bl	80004c8 <__aeabi_dmul>
 8005b04:	e006      	b.n	8005b14 <scalbn+0x44>
 8005b06:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8005b0a:	42ba      	cmp	r2, r7
 8005b0c:	d109      	bne.n	8005b22 <scalbn+0x52>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	f7fa fb24 	bl	800015c <__adddf3>
 8005b14:	4604      	mov	r4, r0
 8005b16:	460d      	mov	r5, r1
 8005b18:	e023      	b.n	8005b62 <scalbn+0x92>
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005b20:	3a36      	subs	r2, #54	; 0x36
 8005b22:	f24c 3150 	movw	r1, #50000	; 0xc350
 8005b26:	428e      	cmp	r6, r1
 8005b28:	dd0e      	ble.n	8005b48 <scalbn+0x78>
 8005b2a:	a31f      	add	r3, pc, #124	; (adr r3, 8005ba8 <scalbn+0xd8>)
 8005b2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b30:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005b34:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8005b38:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8005b3c:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8005b40:	481d      	ldr	r0, [pc, #116]	; (8005bb8 <scalbn+0xe8>)
 8005b42:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8005b46:	e7db      	b.n	8005b00 <scalbn+0x30>
 8005b48:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005b4c:	4432      	add	r2, r6
 8005b4e:	428a      	cmp	r2, r1
 8005b50:	dceb      	bgt.n	8005b2a <scalbn+0x5a>
 8005b52:	2a00      	cmp	r2, #0
 8005b54:	dd08      	ble.n	8005b68 <scalbn+0x98>
 8005b56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005b5a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005b5e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005b62:	4620      	mov	r0, r4
 8005b64:	4629      	mov	r1, r5
 8005b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b68:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005b6c:	da0c      	bge.n	8005b88 <scalbn+0xb8>
 8005b6e:	a30c      	add	r3, pc, #48	; (adr r3, 8005ba0 <scalbn+0xd0>)
 8005b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b74:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005b78:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8005b7c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8005b80:	480e      	ldr	r0, [pc, #56]	; (8005bbc <scalbn+0xec>)
 8005b82:	f041 011f 	orr.w	r1, r1, #31
 8005b86:	e7bb      	b.n	8005b00 <scalbn+0x30>
 8005b88:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005b8c:	3236      	adds	r2, #54	; 0x36
 8005b8e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005b92:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005b96:	4620      	mov	r0, r4
 8005b98:	4629      	mov	r1, r5
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	4b08      	ldr	r3, [pc, #32]	; (8005bc0 <scalbn+0xf0>)
 8005b9e:	e7af      	b.n	8005b00 <scalbn+0x30>
 8005ba0:	c2f8f359 	.word	0xc2f8f359
 8005ba4:	01a56e1f 	.word	0x01a56e1f
 8005ba8:	8800759c 	.word	0x8800759c
 8005bac:	7e37e43c 	.word	0x7e37e43c
 8005bb0:	43500000 	.word	0x43500000
 8005bb4:	ffff3cb0 	.word	0xffff3cb0
 8005bb8:	8800759c 	.word	0x8800759c
 8005bbc:	c2f8f359 	.word	0xc2f8f359
 8005bc0:	3c900000 	.word	0x3c900000
 8005bc4:	00000000 	.word	0x00000000

08005bc8 <floor>:
 8005bc8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bd0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005bd4:	2e13      	cmp	r6, #19
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4607      	mov	r7, r0
 8005bda:	460c      	mov	r4, r1
 8005bdc:	4605      	mov	r5, r0
 8005bde:	dc32      	bgt.n	8005c46 <floor+0x7e>
 8005be0:	2e00      	cmp	r6, #0
 8005be2:	da14      	bge.n	8005c0e <floor+0x46>
 8005be4:	a334      	add	r3, pc, #208	; (adr r3, 8005cb8 <floor+0xf0>)
 8005be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bea:	f7fa fab7 	bl	800015c <__adddf3>
 8005bee:	2200      	movs	r2, #0
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f7fa fef9 	bl	80009e8 <__aeabi_dcmpgt>
 8005bf6:	b138      	cbz	r0, 8005c08 <floor+0x40>
 8005bf8:	2c00      	cmp	r4, #0
 8005bfa:	da56      	bge.n	8005caa <floor+0xe2>
 8005bfc:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005c00:	4325      	orrs	r5, r4
 8005c02:	d055      	beq.n	8005cb0 <floor+0xe8>
 8005c04:	2500      	movs	r5, #0
 8005c06:	4c2e      	ldr	r4, [pc, #184]	; (8005cc0 <floor+0xf8>)
 8005c08:	4623      	mov	r3, r4
 8005c0a:	462f      	mov	r7, r5
 8005c0c:	e025      	b.n	8005c5a <floor+0x92>
 8005c0e:	4a2d      	ldr	r2, [pc, #180]	; (8005cc4 <floor+0xfc>)
 8005c10:	fa42 f806 	asr.w	r8, r2, r6
 8005c14:	ea01 0208 	and.w	r2, r1, r8
 8005c18:	4302      	orrs	r2, r0
 8005c1a:	d01e      	beq.n	8005c5a <floor+0x92>
 8005c1c:	a326      	add	r3, pc, #152	; (adr r3, 8005cb8 <floor+0xf0>)
 8005c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c22:	f7fa fa9b 	bl	800015c <__adddf3>
 8005c26:	2200      	movs	r2, #0
 8005c28:	2300      	movs	r3, #0
 8005c2a:	f7fa fedd 	bl	80009e8 <__aeabi_dcmpgt>
 8005c2e:	2800      	cmp	r0, #0
 8005c30:	d0ea      	beq.n	8005c08 <floor+0x40>
 8005c32:	2c00      	cmp	r4, #0
 8005c34:	bfbe      	ittt	lt
 8005c36:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005c3a:	4133      	asrlt	r3, r6
 8005c3c:	18e4      	addlt	r4, r4, r3
 8005c3e:	2500      	movs	r5, #0
 8005c40:	ea24 0408 	bic.w	r4, r4, r8
 8005c44:	e7e0      	b.n	8005c08 <floor+0x40>
 8005c46:	2e33      	cmp	r6, #51	; 0x33
 8005c48:	dd0b      	ble.n	8005c62 <floor+0x9a>
 8005c4a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005c4e:	d104      	bne.n	8005c5a <floor+0x92>
 8005c50:	4602      	mov	r2, r0
 8005c52:	f7fa fa83 	bl	800015c <__adddf3>
 8005c56:	4607      	mov	r7, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4638      	mov	r0, r7
 8005c5c:	4619      	mov	r1, r3
 8005c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c62:	f04f 38ff 	mov.w	r8, #4294967295
 8005c66:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8005c6a:	fa28 f802 	lsr.w	r8, r8, r2
 8005c6e:	ea10 0f08 	tst.w	r0, r8
 8005c72:	d0f2      	beq.n	8005c5a <floor+0x92>
 8005c74:	a310      	add	r3, pc, #64	; (adr r3, 8005cb8 <floor+0xf0>)
 8005c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7a:	f7fa fa6f 	bl	800015c <__adddf3>
 8005c7e:	2200      	movs	r2, #0
 8005c80:	2300      	movs	r3, #0
 8005c82:	f7fa feb1 	bl	80009e8 <__aeabi_dcmpgt>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d0be      	beq.n	8005c08 <floor+0x40>
 8005c8a:	2c00      	cmp	r4, #0
 8005c8c:	da0a      	bge.n	8005ca4 <floor+0xdc>
 8005c8e:	2e14      	cmp	r6, #20
 8005c90:	d101      	bne.n	8005c96 <floor+0xce>
 8005c92:	3401      	adds	r4, #1
 8005c94:	e006      	b.n	8005ca4 <floor+0xdc>
 8005c96:	2301      	movs	r3, #1
 8005c98:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005c9c:	40b3      	lsls	r3, r6
 8005c9e:	441d      	add	r5, r3
 8005ca0:	42af      	cmp	r7, r5
 8005ca2:	d8f6      	bhi.n	8005c92 <floor+0xca>
 8005ca4:	ea25 0508 	bic.w	r5, r5, r8
 8005ca8:	e7ae      	b.n	8005c08 <floor+0x40>
 8005caa:	2500      	movs	r5, #0
 8005cac:	462c      	mov	r4, r5
 8005cae:	e7ab      	b.n	8005c08 <floor+0x40>
 8005cb0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005cb4:	e7a8      	b.n	8005c08 <floor+0x40>
 8005cb6:	bf00      	nop
 8005cb8:	8800759c 	.word	0x8800759c
 8005cbc:	7e37e43c 	.word	0x7e37e43c
 8005cc0:	bff00000 	.word	0xbff00000
 8005cc4:	000fffff 	.word	0x000fffff

08005cc8 <_init>:
 8005cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cca:	bf00      	nop
 8005ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cce:	bc08      	pop	{r3}
 8005cd0:	469e      	mov	lr, r3
 8005cd2:	4770      	bx	lr

08005cd4 <_fini>:
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	bf00      	nop
 8005cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cda:	bc08      	pop	{r3}
 8005cdc:	469e      	mov	lr, r3
 8005cde:	4770      	bx	lr
