

================================================================
== Vitis HLS Report for 'sha256_final_Pipeline_VITIS_LOOP_115_2'
================================================================
* Date:           Fri Jul 28 01:18:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shav2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.337 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       72|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       42|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       42|      108|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_4_fu_85_p2          |         +|   0|  0|  39|          32|           1|
    |i_5_fu_110_p2         |         +|   0|  0|  14|           7|           1|
    |icmp_ln115_fu_101_p2  |      icmp|   0|  0|  17|          26|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  72|          66|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_3_fu_42                |   9|          2|    7|         14|
    |i_fu_38                  |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   41|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_3_fu_42                |   7|   0|    7|          0|
    |i_fu_38                  |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  42|   0|   42|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sha256_final_Pipeline_VITIS_LOOP_115_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sha256_final_Pipeline_VITIS_LOOP_115_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sha256_final_Pipeline_VITIS_LOOP_115_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sha256_final_Pipeline_VITIS_LOOP_115_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sha256_final_Pipeline_VITIS_LOOP_115_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sha256_final_Pipeline_VITIS_LOOP_115_2|  return value|
|trunc_ln           |   in|    7|     ap_none|                                trunc_ln|        scalar|
|p_read             |   in|   32|     ap_none|                                  p_read|        scalar|
|ctx_data_address0  |  out|    6|   ap_memory|                                ctx_data|         array|
|ctx_data_ce0       |  out|    1|   ap_memory|                                ctx_data|         array|
|ctx_data_we0       |  out|    1|   ap_memory|                                ctx_data|         array|
|ctx_data_d0        |  out|    8|   ap_memory|                                ctx_data|         array|
+-------------------+-----+-----+------------+----------------------------------------+--------------+

