<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[7]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[6]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[5]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[4]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[3]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[2]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[1]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_rx[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[7]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[6]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[5]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[4]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[3]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[2]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[1]"/>
        <net name="mmu_memory_version1/directUart/ext_uart_tx[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mmu_memory_version1/directUart/ext_uart_busy"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mmu_memory_version1/directUart/ext_uart_ready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3b505a030738513c98471d25f5b1f848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="inst[31]"/>
        <net name="inst[30]"/>
        <net name="inst[29]"/>
        <net name="inst[28]"/>
        <net name="inst[27]"/>
        <net name="inst[26]"/>
        <net name="inst[25]"/>
        <net name="inst[24]"/>
        <net name="inst[23]"/>
        <net name="inst[22]"/>
        <net name="inst[21]"/>
        <net name="inst[20]"/>
        <net name="inst[19]"/>
        <net name="inst[18]"/>
        <net name="inst[17]"/>
        <net name="inst[16]"/>
        <net name="inst[15]"/>
        <net name="inst[14]"/>
        <net name="inst[13]"/>
        <net name="inst[12]"/>
        <net name="inst[11]"/>
        <net name="inst[10]"/>
        <net name="inst[9]"/>
        <net name="inst[8]"/>
        <net name="inst[7]"/>
        <net name="inst[6]"/>
        <net name="inst[5]"/>
        <net name="inst[4]"/>
        <net name="inst[3]"/>
        <net name="inst[2]"/>
        <net name="inst[1]"/>
        <net name="inst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="b13c981ac2d554bfb4fbe0eecea5cfd7"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="9999999"/>
        <Option Id="HW_ILA" value="u_ila_2"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="inst_addr[31]"/>
        <net name="inst_addr[30]"/>
        <net name="inst_addr[29]"/>
        <net name="inst_addr[28]"/>
        <net name="inst_addr[27]"/>
        <net name="inst_addr[26]"/>
        <net name="inst_addr[25]"/>
        <net name="inst_addr[24]"/>
        <net name="inst_addr[23]"/>
        <net name="inst_addr[22]"/>
        <net name="inst_addr[21]"/>
        <net name="inst_addr[20]"/>
        <net name="inst_addr[19]"/>
        <net name="inst_addr[18]"/>
        <net name="inst_addr[17]"/>
        <net name="inst_addr[16]"/>
        <net name="inst_addr[15]"/>
        <net name="inst_addr[14]"/>
        <net name="inst_addr[13]"/>
        <net name="inst_addr[12]"/>
        <net name="inst_addr[11]"/>
        <net name="inst_addr[10]"/>
        <net name="inst_addr[9]"/>
        <net name="inst_addr[8]"/>
        <net name="inst_addr[7]"/>
        <net name="inst_addr[6]"/>
        <net name="inst_addr[5]"/>
        <net name="inst_addr[4]"/>
        <net name="inst_addr[3]"/>
        <net name="inst_addr[2]"/>
        <net name="inst_addr[1]"/>
        <net name="inst_addr[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
