#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 17 19:42:42 2020
# Process ID: 136982
# Current directory: /home/allen/mips_cpu_ver
# Command line: vivado
# Log file: /home/allen/mips_cpu_ver/vivado.log
# Journal file: /home/allen/mips_cpu_ver/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/allen/mips_cpu_ver/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/allen/mips_cpu/project_1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/home/allen/mips_cpu_ver/project_1/project_1.srcs/sources_1', nor could it be found using path '/home/allen/mips_cpu/project_1/project_1.srcs/sources_1'.
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as '/home/allen/mips_cpu_ver/project_1/project_1.ip_user_files'; using path '/home/allen/mips_cpu/project_1/project_1.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/allen/mips_cpu_ver/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/allen/mips_cpu_ver/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/alu_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/branch_predict_local.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_local
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/flopenrc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/main_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/sign_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/rtl/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/allen/mips_cpu_ver/sim/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/allen/mips_cpu_ver/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/allen/mips_cpu_ver/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto ce34b31a821f469882eb81fcc10af5fb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto ce34b31a821f469882eb81fcc10af5fb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/allen/mips_cpu_ver/rtl/adder.sv" Line 13. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/allen/mips_cpu_ver/rtl/adder.sv" Line 13. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/allen/mips_cpu_ver/rtl/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/allen/mips_cpu_ver/rtl/adder.sv" Line 13. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/allen/mips_cpu_ver/rtl/adder.sv" Line 13. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/allen/mips_cpu_ver/rtl/alu.sv" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_adder_sv
Compiling module xil_defaultlib.flopenr(p_nbits=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(p_nbits=32)
Compiling module xil_defaultlib.flopenrc(p_nbits=32)
Compiling module xil_defaultlib.flopenrc(p_nbits=1)
Compiling module xil_defaultlib.flopenrc(p_nbits=3)
Compiling module xil_defaultlib.flopenrc(p_nbits=7)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(p_nbits=1)
Compiling module xil_defaultlib.floprc(p_nbits=3)
Compiling module xil_defaultlib.floprc(p_nbits=32)
Compiling module xil_defaultlib.floprc(p_nbits=5)
Compiling module xil_defaultlib.floprc(p_nbits=7)
Compiling module xil_defaultlib.mux3(p_nbits=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(p_nbits=5)
Compiling module xil_defaultlib.flopr(p_nbits=32)
Compiling module xil_defaultlib.flopr(p_nbits=1)
Compiling module xil_defaultlib.flopr(p_nbits=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.branch_predict_local_default
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/allen/mips_cpu_ver/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
