// Seed: 1248366683
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd11,
    parameter id_18 = 32'd34,
    parameter id_5  = 32'd33
) (
    input wire id_0,
    input uwire id_1,
    output logic id_2
    , id_13,
    input wand id_3,
    output wor id_4,
    input supply0 _id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    output uwire id_9,
    input uwire _id_10,
    output logic id_11
);
  parameter id_14 = -1;
  always begin : LABEL_0
    if (-1 + 1) if (1) @(-1 & 1);
    if (-1'b0);
    else id_11 <= id_13;
  end
  parameter id_15 = id_14[id_5];
  real id_16;
  parameter id_17 = 1;
  logic [-1 : ""] _id_18 = 1;
  assign id_4 = id_3;
  wire id_19;
  bit [id_18  -  id_5 : id_10] id_20;
  id_21 :
  assert property (@(posedge 1) id_18) id_2 <= "";
  else id_20 <= 1;
  wire id_22;
  ;
  module_0 modCall_1 ();
  wire ['b0 : 1] id_23, id_24, id_25;
endmodule
