// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_40 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_424_p2;
reg   [0:0] icmp_ln86_reg_1442;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1044_fu_430_p2;
reg   [0:0] icmp_ln86_1044_reg_1453;
wire   [0:0] icmp_ln86_1045_fu_436_p2;
reg   [0:0] icmp_ln86_1045_reg_1458;
reg   [0:0] icmp_ln86_1045_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1045_reg_1458_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1046_fu_442_p2;
reg   [0:0] icmp_ln86_1046_reg_1464;
wire   [0:0] icmp_ln86_1047_fu_448_p2;
reg   [0:0] icmp_ln86_1047_reg_1470;
reg   [0:0] icmp_ln86_1047_reg_1470_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1048_fu_454_p2;
reg   [0:0] icmp_ln86_1048_reg_1476;
reg   [0:0] icmp_ln86_1048_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1048_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1048_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1049_fu_460_p2;
reg   [0:0] icmp_ln86_1049_reg_1482;
reg   [0:0] icmp_ln86_1049_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1049_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1049_reg_1482_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1050_fu_466_p2;
reg   [0:0] icmp_ln86_1050_reg_1488;
wire   [0:0] icmp_ln86_1388_fu_482_p2;
reg   [0:0] icmp_ln86_1388_reg_1494;
reg   [0:0] icmp_ln86_1388_reg_1494_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1052_fu_488_p2;
reg   [0:0] icmp_ln86_1052_reg_1500;
reg   [0:0] icmp_ln86_1052_reg_1500_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1052_reg_1500_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1053_fu_494_p2;
reg   [0:0] icmp_ln86_1053_reg_1506;
reg   [0:0] icmp_ln86_1053_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1053_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1053_reg_1506_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1054_fu_500_p2;
reg   [0:0] icmp_ln86_1054_reg_1512;
reg   [0:0] icmp_ln86_1054_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1054_reg_1512_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1054_reg_1512_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1055_fu_506_p2;
reg   [0:0] icmp_ln86_1055_reg_1518;
reg   [0:0] icmp_ln86_1055_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1055_reg_1518_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1055_reg_1518_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1055_reg_1518_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1056_fu_512_p2;
reg   [0:0] icmp_ln86_1056_reg_1524;
reg   [0:0] icmp_ln86_1056_reg_1524_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1056_reg_1524_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1056_reg_1524_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1056_reg_1524_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1056_reg_1524_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1057_fu_518_p2;
reg   [0:0] icmp_ln86_1057_reg_1530;
reg   [0:0] icmp_ln86_1057_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1057_reg_1530_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1057_reg_1530_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1057_reg_1530_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1057_reg_1530_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1057_reg_1530_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1058_fu_524_p2;
reg   [0:0] icmp_ln86_1058_reg_1536;
reg   [0:0] icmp_ln86_1058_reg_1536_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1059_fu_530_p2;
reg   [0:0] icmp_ln86_1059_reg_1541;
wire   [0:0] icmp_ln86_1060_fu_536_p2;
reg   [0:0] icmp_ln86_1060_reg_1546;
reg   [0:0] icmp_ln86_1060_reg_1546_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1061_fu_542_p2;
reg   [0:0] icmp_ln86_1061_reg_1551;
reg   [0:0] icmp_ln86_1061_reg_1551_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1062_fu_548_p2;
reg   [0:0] icmp_ln86_1062_reg_1556;
reg   [0:0] icmp_ln86_1062_reg_1556_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1062_reg_1556_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1389_fu_564_p2;
reg   [0:0] icmp_ln86_1389_reg_1561;
reg   [0:0] icmp_ln86_1389_reg_1561_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1389_reg_1561_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1064_fu_570_p2;
reg   [0:0] icmp_ln86_1064_reg_1566;
reg   [0:0] icmp_ln86_1064_reg_1566_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1064_reg_1566_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1065_fu_576_p2;
reg   [0:0] icmp_ln86_1065_reg_1571;
reg   [0:0] icmp_ln86_1065_reg_1571_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1065_reg_1571_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1065_reg_1571_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1066_fu_582_p2;
reg   [0:0] icmp_ln86_1066_reg_1576;
reg   [0:0] icmp_ln86_1066_reg_1576_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1066_reg_1576_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1066_reg_1576_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1067_fu_588_p2;
reg   [0:0] icmp_ln86_1067_reg_1581;
reg   [0:0] icmp_ln86_1067_reg_1581_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1067_reg_1581_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1067_reg_1581_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1068_fu_594_p2;
reg   [0:0] icmp_ln86_1068_reg_1586;
reg   [0:0] icmp_ln86_1068_reg_1586_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1068_reg_1586_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1068_reg_1586_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1068_reg_1586_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1069_fu_600_p2;
reg   [0:0] icmp_ln86_1069_reg_1591;
reg   [0:0] icmp_ln86_1069_reg_1591_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1069_reg_1591_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1069_reg_1591_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1069_reg_1591_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1070_fu_606_p2;
reg   [0:0] icmp_ln86_1070_reg_1596;
reg   [0:0] icmp_ln86_1070_reg_1596_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1070_reg_1596_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1070_reg_1596_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1070_reg_1596_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1071_fu_612_p2;
reg   [0:0] icmp_ln86_1071_reg_1601;
reg   [0:0] icmp_ln86_1071_reg_1601_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1071_reg_1601_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1071_reg_1601_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1071_reg_1601_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1071_reg_1601_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1072_fu_618_p2;
reg   [0:0] icmp_ln86_1072_reg_1606;
reg   [0:0] icmp_ln86_1072_reg_1606_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1072_reg_1606_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1072_reg_1606_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1072_reg_1606_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1072_reg_1606_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1390_fu_634_p2;
reg   [0:0] icmp_ln86_1390_reg_1611;
reg   [0:0] icmp_ln86_1390_reg_1611_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1390_reg_1611_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1390_reg_1611_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1390_reg_1611_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1390_reg_1611_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1390_reg_1611_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_640_p2;
reg   [0:0] and_ln102_reg_1616;
reg   [0:0] and_ln102_reg_1616_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1616_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_651_p2;
reg   [0:0] and_ln104_reg_1626;
wire   [0:0] and_ln102_1005_fu_656_p2;
reg   [0:0] and_ln102_1005_reg_1632;
wire   [0:0] and_ln104_205_fu_665_p2;
reg   [0:0] and_ln104_205_reg_1639;
wire   [0:0] and_ln102_1009_fu_670_p2;
reg   [0:0] and_ln102_1009_reg_1644;
wire   [0:0] and_ln102_1010_fu_680_p2;
reg   [0:0] and_ln102_1010_reg_1650;
wire   [0:0] or_ln117_fu_696_p2;
reg   [0:0] or_ln117_reg_1656;
wire   [0:0] xor_ln104_fu_702_p2;
reg   [0:0] xor_ln104_reg_1661;
wire   [0:0] and_ln102_1006_fu_707_p2;
reg   [0:0] and_ln102_1006_reg_1667;
wire   [0:0] and_ln104_206_fu_716_p2;
reg   [0:0] and_ln104_206_reg_1673;
reg   [0:0] and_ln104_206_reg_1673_pp0_iter3_reg;
wire   [0:0] and_ln102_1011_fu_726_p2;
reg   [0:0] and_ln102_1011_reg_1679;
wire   [3:0] select_ln117_1016_fu_827_p3;
reg   [3:0] select_ln117_1016_reg_1684;
wire   [0:0] or_ln117_958_fu_834_p2;
reg   [0:0] or_ln117_958_reg_1689;
wire   [0:0] and_ln102_1004_fu_839_p2;
reg   [0:0] and_ln102_1004_reg_1695;
wire   [0:0] and_ln104_204_fu_848_p2;
reg   [0:0] and_ln104_204_reg_1701;
wire   [0:0] and_ln102_1007_fu_853_p2;
reg   [0:0] and_ln102_1007_reg_1707;
wire   [0:0] and_ln102_1013_fu_867_p2;
reg   [0:0] and_ln102_1013_reg_1713;
wire   [0:0] or_ln117_962_fu_941_p2;
reg   [0:0] or_ln117_962_reg_1719;
wire   [3:0] select_ln117_1022_fu_955_p3;
reg   [3:0] select_ln117_1022_reg_1724;
wire   [0:0] and_ln104_207_fu_968_p2;
reg   [0:0] and_ln104_207_reg_1729;
wire   [0:0] and_ln102_1008_fu_973_p2;
reg   [0:0] and_ln102_1008_reg_1734;
reg   [0:0] and_ln102_1008_reg_1734_pp0_iter5_reg;
wire   [0:0] and_ln104_208_fu_982_p2;
reg   [0:0] and_ln104_208_reg_1741;
reg   [0:0] and_ln104_208_reg_1741_pp0_iter5_reg;
reg   [0:0] and_ln104_208_reg_1741_pp0_iter6_reg;
wire   [0:0] and_ln102_1014_fu_997_p2;
reg   [0:0] and_ln102_1014_reg_1747;
wire   [0:0] or_ln117_967_fu_1080_p2;
reg   [0:0] or_ln117_967_reg_1752;
wire   [4:0] select_ln117_1028_fu_1092_p3;
reg   [4:0] select_ln117_1028_reg_1757;
wire   [0:0] or_ln117_969_fu_1100_p2;
reg   [0:0] or_ln117_969_reg_1762;
wire   [0:0] or_ln117_971_fu_1106_p2;
reg   [0:0] or_ln117_971_reg_1768;
reg   [0:0] or_ln117_971_reg_1768_pp0_iter5_reg;
wire   [0:0] or_ln117_973_fu_1182_p2;
reg   [0:0] or_ln117_973_reg_1776;
wire   [4:0] select_ln117_1034_fu_1195_p3;
reg   [4:0] select_ln117_1034_reg_1781;
wire   [0:0] or_ln117_977_fu_1257_p2;
reg   [0:0] or_ln117_977_reg_1786;
wire   [4:0] select_ln117_1038_fu_1271_p3;
reg   [4:0] select_ln117_1038_reg_1791;
wire    ap_block_pp0_stage0;
wire   [15:0] tmp_fu_472_p4;
wire   [15:0] tmp_21_fu_554_p4;
wire   [14:0] tmp_22_fu_624_p4;
wire   [0:0] xor_ln104_501_fu_646_p2;
wire   [0:0] xor_ln104_503_fu_660_p2;
wire   [0:0] xor_ln104_507_fu_675_p2;
wire   [0:0] and_ln102_1033_fu_685_p2;
wire   [0:0] and_ln102_1018_fu_690_p2;
wire   [0:0] xor_ln104_504_fu_711_p2;
wire   [0:0] xor_ln104_508_fu_721_p2;
wire   [0:0] and_ln102_1034_fu_739_p2;
wire   [0:0] and_ln102_1017_fu_731_p2;
wire   [0:0] xor_ln117_fu_749_p2;
wire   [1:0] zext_ln117_fu_755_p1;
wire   [1:0] select_ln117_fu_759_p3;
wire   [1:0] select_ln117_1011_fu_766_p3;
wire   [0:0] and_ln102_1019_fu_735_p2;
wire   [2:0] zext_ln117_117_fu_773_p1;
wire   [0:0] or_ln117_954_fu_777_p2;
wire   [2:0] select_ln117_1012_fu_782_p3;
wire   [0:0] or_ln117_955_fu_789_p2;
wire   [0:0] and_ln102_1020_fu_744_p2;
wire   [2:0] select_ln117_1013_fu_793_p3;
wire   [0:0] or_ln117_956_fu_801_p2;
wire   [2:0] select_ln117_1014_fu_807_p3;
wire   [2:0] select_ln117_1015_fu_815_p3;
wire   [3:0] zext_ln117_118_fu_823_p1;
wire   [0:0] xor_ln104_502_fu_843_p2;
wire   [0:0] xor_ln104_509_fu_858_p2;
wire   [0:0] and_ln102_1035_fu_876_p2;
wire   [0:0] and_ln102_1012_fu_863_p2;
wire   [0:0] and_ln102_1021_fu_872_p2;
wire   [0:0] or_ln117_957_fu_891_p2;
wire   [0:0] and_ln102_1022_fu_881_p2;
wire   [3:0] select_ln117_1017_fu_896_p3;
wire   [0:0] or_ln117_959_fu_903_p2;
wire   [3:0] select_ln117_1018_fu_908_p3;
wire   [0:0] or_ln117_960_fu_915_p2;
wire   [0:0] and_ln102_1023_fu_886_p2;
wire   [3:0] select_ln117_1019_fu_919_p3;
wire   [0:0] or_ln117_961_fu_927_p2;
wire   [3:0] select_ln117_1020_fu_933_p3;
wire   [3:0] select_ln117_1021_fu_947_p3;
wire   [0:0] xor_ln104_505_fu_963_p2;
wire   [0:0] xor_ln104_506_fu_977_p2;
wire   [0:0] xor_ln104_510_fu_987_p2;
wire   [0:0] and_ln102_1036_fu_1002_p2;
wire   [0:0] xor_ln104_511_fu_992_p2;
wire   [0:0] and_ln102_1037_fu_1016_p2;
wire   [0:0] and_ln102_1024_fu_1007_p2;
wire   [0:0] or_ln117_963_fu_1026_p2;
wire   [3:0] select_ln117_1023_fu_1031_p3;
wire   [0:0] and_ln102_1025_fu_1012_p2;
wire   [4:0] zext_ln117_119_fu_1038_p1;
wire   [0:0] or_ln117_964_fu_1042_p2;
wire   [4:0] select_ln117_1024_fu_1047_p3;
wire   [0:0] or_ln117_965_fu_1054_p2;
wire   [0:0] and_ln102_1026_fu_1021_p2;
wire   [4:0] select_ln117_1025_fu_1058_p3;
wire   [0:0] or_ln117_966_fu_1066_p2;
wire   [4:0] select_ln117_1026_fu_1072_p3;
wire   [4:0] select_ln117_1027_fu_1084_p3;
wire   [0:0] xor_ln104_512_fu_1110_p2;
wire   [0:0] and_ln102_1038_fu_1123_p2;
wire   [0:0] and_ln102_1015_fu_1115_p2;
wire   [0:0] and_ln102_1027_fu_1119_p2;
wire   [0:0] or_ln117_968_fu_1138_p2;
wire   [0:0] and_ln102_1028_fu_1128_p2;
wire   [4:0] select_ln117_1029_fu_1143_p3;
wire   [0:0] or_ln117_970_fu_1150_p2;
wire   [4:0] select_ln117_1030_fu_1155_p3;
wire   [0:0] and_ln102_1029_fu_1133_p2;
wire   [4:0] select_ln117_1031_fu_1162_p3;
wire   [0:0] or_ln117_972_fu_1170_p2;
wire   [4:0] select_ln117_1032_fu_1175_p3;
wire   [4:0] select_ln117_1033_fu_1187_p3;
wire   [0:0] xor_ln104_513_fu_1203_p2;
wire   [0:0] and_ln102_1039_fu_1212_p2;
wire   [0:0] and_ln102_1016_fu_1208_p2;
wire   [0:0] and_ln102_1030_fu_1217_p2;
wire   [0:0] or_ln117_974_fu_1227_p2;
wire   [0:0] or_ln117_975_fu_1232_p2;
wire   [0:0] and_ln102_1031_fu_1222_p2;
wire   [4:0] select_ln117_1035_fu_1236_p3;
wire   [0:0] or_ln117_976_fu_1243_p2;
wire   [4:0] select_ln117_1036_fu_1249_p3;
wire   [4:0] select_ln117_1037_fu_1263_p3;
wire   [0:0] xor_ln104_514_fu_1279_p2;
wire   [0:0] and_ln102_1040_fu_1284_p2;
wire   [0:0] and_ln102_1032_fu_1289_p2;
wire   [0:0] or_ln117_978_fu_1294_p2;
wire   [11:0] agg_result_fu_1306_p65;
wire   [4:0] agg_result_fu_1306_p66;
wire   [11:0] agg_result_fu_1306_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
wire   [4:0] agg_result_fu_1306_p1;
wire   [4:0] agg_result_fu_1306_p3;
wire   [4:0] agg_result_fu_1306_p5;
wire   [4:0] agg_result_fu_1306_p7;
wire   [4:0] agg_result_fu_1306_p9;
wire   [4:0] agg_result_fu_1306_p11;
wire   [4:0] agg_result_fu_1306_p13;
wire   [4:0] agg_result_fu_1306_p15;
wire   [4:0] agg_result_fu_1306_p17;
wire   [4:0] agg_result_fu_1306_p19;
wire   [4:0] agg_result_fu_1306_p21;
wire   [4:0] agg_result_fu_1306_p23;
wire   [4:0] agg_result_fu_1306_p25;
wire   [4:0] agg_result_fu_1306_p27;
wire   [4:0] agg_result_fu_1306_p29;
wire   [4:0] agg_result_fu_1306_p31;
wire  signed [4:0] agg_result_fu_1306_p33;
wire  signed [4:0] agg_result_fu_1306_p35;
wire  signed [4:0] agg_result_fu_1306_p37;
wire  signed [4:0] agg_result_fu_1306_p39;
wire  signed [4:0] agg_result_fu_1306_p41;
wire  signed [4:0] agg_result_fu_1306_p43;
wire  signed [4:0] agg_result_fu_1306_p45;
wire  signed [4:0] agg_result_fu_1306_p47;
wire  signed [4:0] agg_result_fu_1306_p49;
wire  signed [4:0] agg_result_fu_1306_p51;
wire  signed [4:0] agg_result_fu_1306_p53;
wire  signed [4:0] agg_result_fu_1306_p55;
wire  signed [4:0] agg_result_fu_1306_p57;
wire  signed [4:0] agg_result_fu_1306_p59;
wire  signed [4:0] agg_result_fu_1306_p61;
wire  signed [4:0] agg_result_fu_1306_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x25 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x25_U1473(
    .din0(12'd4068),
    .din1(12'd555),
    .din2(12'd1460),
    .din3(12'd225),
    .din4(12'd3931),
    .din5(12'd881),
    .din6(12'd120),
    .din7(12'd3796),
    .din8(12'd3637),
    .din9(12'd682),
    .din10(12'd815),
    .din11(12'd286),
    .din12(12'd3452),
    .din13(12'd367),
    .din14(12'd701),
    .din15(12'd92),
    .din16(12'd3631),
    .din17(12'd291),
    .din18(12'd3611),
    .din19(12'd2774),
    .din20(12'd4032),
    .din21(12'd13),
    .din22(12'd3221),
    .din23(12'd4029),
    .din24(12'd4075),
    .din25(12'd3363),
    .din26(12'd525),
    .din27(12'd3857),
    .din28(12'd225),
    .din29(12'd1743),
    .din30(12'd2680),
    .din31(12'd3755),
    .def(agg_result_fu_1306_p65),
    .sel(agg_result_fu_1306_p66),
    .dout(agg_result_fu_1306_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1004_reg_1695 <= and_ln102_1004_fu_839_p2;
        and_ln102_1005_reg_1632 <= and_ln102_1005_fu_656_p2;
        and_ln102_1006_reg_1667 <= and_ln102_1006_fu_707_p2;
        and_ln102_1007_reg_1707 <= and_ln102_1007_fu_853_p2;
        and_ln102_1008_reg_1734 <= and_ln102_1008_fu_973_p2;
        and_ln102_1008_reg_1734_pp0_iter5_reg <= and_ln102_1008_reg_1734;
        and_ln102_1009_reg_1644 <= and_ln102_1009_fu_670_p2;
        and_ln102_1010_reg_1650 <= and_ln102_1010_fu_680_p2;
        and_ln102_1011_reg_1679 <= and_ln102_1011_fu_726_p2;
        and_ln102_1013_reg_1713 <= and_ln102_1013_fu_867_p2;
        and_ln102_1014_reg_1747 <= and_ln102_1014_fu_997_p2;
        and_ln102_reg_1616 <= and_ln102_fu_640_p2;
        and_ln102_reg_1616_pp0_iter1_reg <= and_ln102_reg_1616;
        and_ln102_reg_1616_pp0_iter2_reg <= and_ln102_reg_1616_pp0_iter1_reg;
        and_ln104_204_reg_1701 <= and_ln104_204_fu_848_p2;
        and_ln104_205_reg_1639 <= and_ln104_205_fu_665_p2;
        and_ln104_206_reg_1673 <= and_ln104_206_fu_716_p2;
        and_ln104_206_reg_1673_pp0_iter3_reg <= and_ln104_206_reg_1673;
        and_ln104_207_reg_1729 <= and_ln104_207_fu_968_p2;
        and_ln104_208_reg_1741 <= and_ln104_208_fu_982_p2;
        and_ln104_208_reg_1741_pp0_iter5_reg <= and_ln104_208_reg_1741;
        and_ln104_208_reg_1741_pp0_iter6_reg <= and_ln104_208_reg_1741_pp0_iter5_reg;
        and_ln104_reg_1626 <= and_ln104_fu_651_p2;
        icmp_ln86_1044_reg_1453 <= icmp_ln86_1044_fu_430_p2;
        icmp_ln86_1045_reg_1458 <= icmp_ln86_1045_fu_436_p2;
        icmp_ln86_1045_reg_1458_pp0_iter1_reg <= icmp_ln86_1045_reg_1458;
        icmp_ln86_1045_reg_1458_pp0_iter2_reg <= icmp_ln86_1045_reg_1458_pp0_iter1_reg;
        icmp_ln86_1046_reg_1464 <= icmp_ln86_1046_fu_442_p2;
        icmp_ln86_1047_reg_1470 <= icmp_ln86_1047_fu_448_p2;
        icmp_ln86_1047_reg_1470_pp0_iter1_reg <= icmp_ln86_1047_reg_1470;
        icmp_ln86_1048_reg_1476 <= icmp_ln86_1048_fu_454_p2;
        icmp_ln86_1048_reg_1476_pp0_iter1_reg <= icmp_ln86_1048_reg_1476;
        icmp_ln86_1048_reg_1476_pp0_iter2_reg <= icmp_ln86_1048_reg_1476_pp0_iter1_reg;
        icmp_ln86_1048_reg_1476_pp0_iter3_reg <= icmp_ln86_1048_reg_1476_pp0_iter2_reg;
        icmp_ln86_1049_reg_1482 <= icmp_ln86_1049_fu_460_p2;
        icmp_ln86_1049_reg_1482_pp0_iter1_reg <= icmp_ln86_1049_reg_1482;
        icmp_ln86_1049_reg_1482_pp0_iter2_reg <= icmp_ln86_1049_reg_1482_pp0_iter1_reg;
        icmp_ln86_1049_reg_1482_pp0_iter3_reg <= icmp_ln86_1049_reg_1482_pp0_iter2_reg;
        icmp_ln86_1050_reg_1488 <= icmp_ln86_1050_fu_466_p2;
        icmp_ln86_1052_reg_1500 <= icmp_ln86_1052_fu_488_p2;
        icmp_ln86_1052_reg_1500_pp0_iter1_reg <= icmp_ln86_1052_reg_1500;
        icmp_ln86_1052_reg_1500_pp0_iter2_reg <= icmp_ln86_1052_reg_1500_pp0_iter1_reg;
        icmp_ln86_1053_reg_1506 <= icmp_ln86_1053_fu_494_p2;
        icmp_ln86_1053_reg_1506_pp0_iter1_reg <= icmp_ln86_1053_reg_1506;
        icmp_ln86_1053_reg_1506_pp0_iter2_reg <= icmp_ln86_1053_reg_1506_pp0_iter1_reg;
        icmp_ln86_1053_reg_1506_pp0_iter3_reg <= icmp_ln86_1053_reg_1506_pp0_iter2_reg;
        icmp_ln86_1054_reg_1512 <= icmp_ln86_1054_fu_500_p2;
        icmp_ln86_1054_reg_1512_pp0_iter1_reg <= icmp_ln86_1054_reg_1512;
        icmp_ln86_1054_reg_1512_pp0_iter2_reg <= icmp_ln86_1054_reg_1512_pp0_iter1_reg;
        icmp_ln86_1054_reg_1512_pp0_iter3_reg <= icmp_ln86_1054_reg_1512_pp0_iter2_reg;
        icmp_ln86_1055_reg_1518 <= icmp_ln86_1055_fu_506_p2;
        icmp_ln86_1055_reg_1518_pp0_iter1_reg <= icmp_ln86_1055_reg_1518;
        icmp_ln86_1055_reg_1518_pp0_iter2_reg <= icmp_ln86_1055_reg_1518_pp0_iter1_reg;
        icmp_ln86_1055_reg_1518_pp0_iter3_reg <= icmp_ln86_1055_reg_1518_pp0_iter2_reg;
        icmp_ln86_1055_reg_1518_pp0_iter4_reg <= icmp_ln86_1055_reg_1518_pp0_iter3_reg;
        icmp_ln86_1056_reg_1524 <= icmp_ln86_1056_fu_512_p2;
        icmp_ln86_1056_reg_1524_pp0_iter1_reg <= icmp_ln86_1056_reg_1524;
        icmp_ln86_1056_reg_1524_pp0_iter2_reg <= icmp_ln86_1056_reg_1524_pp0_iter1_reg;
        icmp_ln86_1056_reg_1524_pp0_iter3_reg <= icmp_ln86_1056_reg_1524_pp0_iter2_reg;
        icmp_ln86_1056_reg_1524_pp0_iter4_reg <= icmp_ln86_1056_reg_1524_pp0_iter3_reg;
        icmp_ln86_1056_reg_1524_pp0_iter5_reg <= icmp_ln86_1056_reg_1524_pp0_iter4_reg;
        icmp_ln86_1057_reg_1530 <= icmp_ln86_1057_fu_518_p2;
        icmp_ln86_1057_reg_1530_pp0_iter1_reg <= icmp_ln86_1057_reg_1530;
        icmp_ln86_1057_reg_1530_pp0_iter2_reg <= icmp_ln86_1057_reg_1530_pp0_iter1_reg;
        icmp_ln86_1057_reg_1530_pp0_iter3_reg <= icmp_ln86_1057_reg_1530_pp0_iter2_reg;
        icmp_ln86_1057_reg_1530_pp0_iter4_reg <= icmp_ln86_1057_reg_1530_pp0_iter3_reg;
        icmp_ln86_1057_reg_1530_pp0_iter5_reg <= icmp_ln86_1057_reg_1530_pp0_iter4_reg;
        icmp_ln86_1057_reg_1530_pp0_iter6_reg <= icmp_ln86_1057_reg_1530_pp0_iter5_reg;
        icmp_ln86_1058_reg_1536 <= icmp_ln86_1058_fu_524_p2;
        icmp_ln86_1058_reg_1536_pp0_iter1_reg <= icmp_ln86_1058_reg_1536;
        icmp_ln86_1059_reg_1541 <= icmp_ln86_1059_fu_530_p2;
        icmp_ln86_1060_reg_1546 <= icmp_ln86_1060_fu_536_p2;
        icmp_ln86_1060_reg_1546_pp0_iter1_reg <= icmp_ln86_1060_reg_1546;
        icmp_ln86_1061_reg_1551 <= icmp_ln86_1061_fu_542_p2;
        icmp_ln86_1061_reg_1551_pp0_iter1_reg <= icmp_ln86_1061_reg_1551;
        icmp_ln86_1062_reg_1556 <= icmp_ln86_1062_fu_548_p2;
        icmp_ln86_1062_reg_1556_pp0_iter1_reg <= icmp_ln86_1062_reg_1556;
        icmp_ln86_1062_reg_1556_pp0_iter2_reg <= icmp_ln86_1062_reg_1556_pp0_iter1_reg;
        icmp_ln86_1064_reg_1566 <= icmp_ln86_1064_fu_570_p2;
        icmp_ln86_1064_reg_1566_pp0_iter1_reg <= icmp_ln86_1064_reg_1566;
        icmp_ln86_1064_reg_1566_pp0_iter2_reg <= icmp_ln86_1064_reg_1566_pp0_iter1_reg;
        icmp_ln86_1065_reg_1571 <= icmp_ln86_1065_fu_576_p2;
        icmp_ln86_1065_reg_1571_pp0_iter1_reg <= icmp_ln86_1065_reg_1571;
        icmp_ln86_1065_reg_1571_pp0_iter2_reg <= icmp_ln86_1065_reg_1571_pp0_iter1_reg;
        icmp_ln86_1065_reg_1571_pp0_iter3_reg <= icmp_ln86_1065_reg_1571_pp0_iter2_reg;
        icmp_ln86_1066_reg_1576 <= icmp_ln86_1066_fu_582_p2;
        icmp_ln86_1066_reg_1576_pp0_iter1_reg <= icmp_ln86_1066_reg_1576;
        icmp_ln86_1066_reg_1576_pp0_iter2_reg <= icmp_ln86_1066_reg_1576_pp0_iter1_reg;
        icmp_ln86_1066_reg_1576_pp0_iter3_reg <= icmp_ln86_1066_reg_1576_pp0_iter2_reg;
        icmp_ln86_1067_reg_1581 <= icmp_ln86_1067_fu_588_p2;
        icmp_ln86_1067_reg_1581_pp0_iter1_reg <= icmp_ln86_1067_reg_1581;
        icmp_ln86_1067_reg_1581_pp0_iter2_reg <= icmp_ln86_1067_reg_1581_pp0_iter1_reg;
        icmp_ln86_1067_reg_1581_pp0_iter3_reg <= icmp_ln86_1067_reg_1581_pp0_iter2_reg;
        icmp_ln86_1068_reg_1586 <= icmp_ln86_1068_fu_594_p2;
        icmp_ln86_1068_reg_1586_pp0_iter1_reg <= icmp_ln86_1068_reg_1586;
        icmp_ln86_1068_reg_1586_pp0_iter2_reg <= icmp_ln86_1068_reg_1586_pp0_iter1_reg;
        icmp_ln86_1068_reg_1586_pp0_iter3_reg <= icmp_ln86_1068_reg_1586_pp0_iter2_reg;
        icmp_ln86_1068_reg_1586_pp0_iter4_reg <= icmp_ln86_1068_reg_1586_pp0_iter3_reg;
        icmp_ln86_1069_reg_1591 <= icmp_ln86_1069_fu_600_p2;
        icmp_ln86_1069_reg_1591_pp0_iter1_reg <= icmp_ln86_1069_reg_1591;
        icmp_ln86_1069_reg_1591_pp0_iter2_reg <= icmp_ln86_1069_reg_1591_pp0_iter1_reg;
        icmp_ln86_1069_reg_1591_pp0_iter3_reg <= icmp_ln86_1069_reg_1591_pp0_iter2_reg;
        icmp_ln86_1069_reg_1591_pp0_iter4_reg <= icmp_ln86_1069_reg_1591_pp0_iter3_reg;
        icmp_ln86_1070_reg_1596 <= icmp_ln86_1070_fu_606_p2;
        icmp_ln86_1070_reg_1596_pp0_iter1_reg <= icmp_ln86_1070_reg_1596;
        icmp_ln86_1070_reg_1596_pp0_iter2_reg <= icmp_ln86_1070_reg_1596_pp0_iter1_reg;
        icmp_ln86_1070_reg_1596_pp0_iter3_reg <= icmp_ln86_1070_reg_1596_pp0_iter2_reg;
        icmp_ln86_1070_reg_1596_pp0_iter4_reg <= icmp_ln86_1070_reg_1596_pp0_iter3_reg;
        icmp_ln86_1071_reg_1601 <= icmp_ln86_1071_fu_612_p2;
        icmp_ln86_1071_reg_1601_pp0_iter1_reg <= icmp_ln86_1071_reg_1601;
        icmp_ln86_1071_reg_1601_pp0_iter2_reg <= icmp_ln86_1071_reg_1601_pp0_iter1_reg;
        icmp_ln86_1071_reg_1601_pp0_iter3_reg <= icmp_ln86_1071_reg_1601_pp0_iter2_reg;
        icmp_ln86_1071_reg_1601_pp0_iter4_reg <= icmp_ln86_1071_reg_1601_pp0_iter3_reg;
        icmp_ln86_1071_reg_1601_pp0_iter5_reg <= icmp_ln86_1071_reg_1601_pp0_iter4_reg;
        icmp_ln86_1072_reg_1606 <= icmp_ln86_1072_fu_618_p2;
        icmp_ln86_1072_reg_1606_pp0_iter1_reg <= icmp_ln86_1072_reg_1606;
        icmp_ln86_1072_reg_1606_pp0_iter2_reg <= icmp_ln86_1072_reg_1606_pp0_iter1_reg;
        icmp_ln86_1072_reg_1606_pp0_iter3_reg <= icmp_ln86_1072_reg_1606_pp0_iter2_reg;
        icmp_ln86_1072_reg_1606_pp0_iter4_reg <= icmp_ln86_1072_reg_1606_pp0_iter3_reg;
        icmp_ln86_1072_reg_1606_pp0_iter5_reg <= icmp_ln86_1072_reg_1606_pp0_iter4_reg;
        icmp_ln86_1388_reg_1494 <= icmp_ln86_1388_fu_482_p2;
        icmp_ln86_1388_reg_1494_pp0_iter1_reg <= icmp_ln86_1388_reg_1494;
        icmp_ln86_1389_reg_1561 <= icmp_ln86_1389_fu_564_p2;
        icmp_ln86_1389_reg_1561_pp0_iter1_reg <= icmp_ln86_1389_reg_1561;
        icmp_ln86_1389_reg_1561_pp0_iter2_reg <= icmp_ln86_1389_reg_1561_pp0_iter1_reg;
        icmp_ln86_1390_reg_1611 <= icmp_ln86_1390_fu_634_p2;
        icmp_ln86_1390_reg_1611_pp0_iter1_reg <= icmp_ln86_1390_reg_1611;
        icmp_ln86_1390_reg_1611_pp0_iter2_reg <= icmp_ln86_1390_reg_1611_pp0_iter1_reg;
        icmp_ln86_1390_reg_1611_pp0_iter3_reg <= icmp_ln86_1390_reg_1611_pp0_iter2_reg;
        icmp_ln86_1390_reg_1611_pp0_iter4_reg <= icmp_ln86_1390_reg_1611_pp0_iter3_reg;
        icmp_ln86_1390_reg_1611_pp0_iter5_reg <= icmp_ln86_1390_reg_1611_pp0_iter4_reg;
        icmp_ln86_1390_reg_1611_pp0_iter6_reg <= icmp_ln86_1390_reg_1611_pp0_iter5_reg;
        icmp_ln86_reg_1442 <= icmp_ln86_fu_424_p2;
        icmp_ln86_reg_1442_pp0_iter1_reg <= icmp_ln86_reg_1442;
        icmp_ln86_reg_1442_pp0_iter2_reg <= icmp_ln86_reg_1442_pp0_iter1_reg;
        icmp_ln86_reg_1442_pp0_iter3_reg <= icmp_ln86_reg_1442_pp0_iter2_reg;
        or_ln117_958_reg_1689 <= or_ln117_958_fu_834_p2;
        or_ln117_962_reg_1719 <= or_ln117_962_fu_941_p2;
        or_ln117_967_reg_1752 <= or_ln117_967_fu_1080_p2;
        or_ln117_969_reg_1762 <= or_ln117_969_fu_1100_p2;
        or_ln117_971_reg_1768 <= or_ln117_971_fu_1106_p2;
        or_ln117_971_reg_1768_pp0_iter5_reg <= or_ln117_971_reg_1768;
        or_ln117_973_reg_1776 <= or_ln117_973_fu_1182_p2;
        or_ln117_977_reg_1786 <= or_ln117_977_fu_1257_p2;
        or_ln117_reg_1656 <= or_ln117_fu_696_p2;
        select_ln117_1016_reg_1684 <= select_ln117_1016_fu_827_p3;
        select_ln117_1022_reg_1724 <= select_ln117_1022_fu_955_p3;
        select_ln117_1028_reg_1757 <= select_ln117_1028_fu_1092_p3;
        select_ln117_1034_reg_1781 <= select_ln117_1034_fu_1195_p3;
        select_ln117_1038_reg_1791 <= select_ln117_1038_fu_1271_p3;
        xor_ln104_reg_1661 <= xor_ln104_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1306_p65 = 'bx;

assign agg_result_fu_1306_p66 = ((or_ln117_978_fu_1294_p2[0:0] == 1'b1) ? select_ln117_1038_reg_1791 : 5'd31);

assign and_ln102_1004_fu_839_p2 = (xor_ln104_reg_1661 & icmp_ln86_1045_reg_1458_pp0_iter2_reg);

assign and_ln102_1005_fu_656_p2 = (icmp_ln86_1046_reg_1464 & and_ln102_reg_1616);

assign and_ln102_1006_fu_707_p2 = (icmp_ln86_1047_reg_1470_pp0_iter1_reg & and_ln104_reg_1626);

assign and_ln102_1007_fu_853_p2 = (icmp_ln86_1048_reg_1476_pp0_iter2_reg & and_ln102_1004_fu_839_p2);

assign and_ln102_1008_fu_973_p2 = (icmp_ln86_1049_reg_1482_pp0_iter3_reg & and_ln104_204_reg_1701);

assign and_ln102_1009_fu_670_p2 = (icmp_ln86_1050_reg_1488 & and_ln102_1005_fu_656_p2);

assign and_ln102_1010_fu_680_p2 = (icmp_ln86_1388_reg_1494 & and_ln104_205_fu_665_p2);

assign and_ln102_1011_fu_726_p2 = (icmp_ln86_1052_reg_1500_pp0_iter1_reg & and_ln102_1006_fu_707_p2);

assign and_ln102_1012_fu_863_p2 = (icmp_ln86_1053_reg_1506_pp0_iter2_reg & and_ln104_206_reg_1673);

assign and_ln102_1013_fu_867_p2 = (icmp_ln86_1054_reg_1512_pp0_iter2_reg & and_ln102_1007_fu_853_p2);

assign and_ln102_1014_fu_997_p2 = (icmp_ln86_1055_reg_1518_pp0_iter3_reg & and_ln104_207_fu_968_p2);

assign and_ln102_1015_fu_1115_p2 = (icmp_ln86_1056_reg_1524_pp0_iter4_reg & and_ln102_1008_reg_1734);

assign and_ln102_1016_fu_1208_p2 = (icmp_ln86_1057_reg_1530_pp0_iter5_reg & and_ln104_208_reg_1741_pp0_iter5_reg);

assign and_ln102_1017_fu_731_p2 = (icmp_ln86_1058_reg_1536_pp0_iter1_reg & and_ln102_1009_reg_1644);

assign and_ln102_1018_fu_690_p2 = (and_ln102_1033_fu_685_p2 & and_ln102_1005_fu_656_p2);

assign and_ln102_1019_fu_735_p2 = (icmp_ln86_1060_reg_1546_pp0_iter1_reg & and_ln102_1010_reg_1650);

assign and_ln102_1020_fu_744_p2 = (and_ln104_205_reg_1639 & and_ln102_1034_fu_739_p2);

assign and_ln102_1021_fu_872_p2 = (icmp_ln86_1062_reg_1556_pp0_iter2_reg & and_ln102_1011_reg_1679);

assign and_ln102_1022_fu_881_p2 = (and_ln102_1035_fu_876_p2 & and_ln102_1006_reg_1667);

assign and_ln102_1023_fu_886_p2 = (icmp_ln86_1064_reg_1566_pp0_iter2_reg & and_ln102_1012_fu_863_p2);

assign and_ln102_1024_fu_1007_p2 = (and_ln104_206_reg_1673_pp0_iter3_reg & and_ln102_1036_fu_1002_p2);

assign and_ln102_1025_fu_1012_p2 = (icmp_ln86_1066_reg_1576_pp0_iter3_reg & and_ln102_1013_reg_1713);

assign and_ln102_1026_fu_1021_p2 = (and_ln102_1037_fu_1016_p2 & and_ln102_1007_reg_1707);

assign and_ln102_1027_fu_1119_p2 = (icmp_ln86_1068_reg_1586_pp0_iter4_reg & and_ln102_1014_reg_1747);

assign and_ln102_1028_fu_1128_p2 = (and_ln104_207_reg_1729 & and_ln102_1038_fu_1123_p2);

assign and_ln102_1029_fu_1133_p2 = (icmp_ln86_1070_reg_1596_pp0_iter4_reg & and_ln102_1015_fu_1115_p2);

assign and_ln102_1030_fu_1217_p2 = (and_ln102_1039_fu_1212_p2 & and_ln102_1008_reg_1734_pp0_iter5_reg);

assign and_ln102_1031_fu_1222_p2 = (icmp_ln86_1072_reg_1606_pp0_iter5_reg & and_ln102_1016_fu_1208_p2);

assign and_ln102_1032_fu_1289_p2 = (and_ln104_208_reg_1741_pp0_iter6_reg & and_ln102_1040_fu_1284_p2);

assign and_ln102_1033_fu_685_p2 = (xor_ln104_507_fu_675_p2 & icmp_ln86_1059_reg_1541);

assign and_ln102_1034_fu_739_p2 = (xor_ln104_508_fu_721_p2 & icmp_ln86_1061_reg_1551_pp0_iter1_reg);

assign and_ln102_1035_fu_876_p2 = (xor_ln104_509_fu_858_p2 & icmp_ln86_1389_reg_1561_pp0_iter2_reg);

assign and_ln102_1036_fu_1002_p2 = (xor_ln104_510_fu_987_p2 & icmp_ln86_1065_reg_1571_pp0_iter3_reg);

assign and_ln102_1037_fu_1016_p2 = (xor_ln104_511_fu_992_p2 & icmp_ln86_1067_reg_1581_pp0_iter3_reg);

assign and_ln102_1038_fu_1123_p2 = (xor_ln104_512_fu_1110_p2 & icmp_ln86_1069_reg_1591_pp0_iter4_reg);

assign and_ln102_1039_fu_1212_p2 = (xor_ln104_513_fu_1203_p2 & icmp_ln86_1071_reg_1601_pp0_iter5_reg);

assign and_ln102_1040_fu_1284_p2 = (xor_ln104_514_fu_1279_p2 & icmp_ln86_1390_reg_1611_pp0_iter6_reg);

assign and_ln102_fu_640_p2 = (icmp_ln86_fu_424_p2 & icmp_ln86_1044_fu_430_p2);

assign and_ln104_204_fu_848_p2 = (xor_ln104_reg_1661 & xor_ln104_502_fu_843_p2);

assign and_ln104_205_fu_665_p2 = (xor_ln104_503_fu_660_p2 & and_ln102_reg_1616);

assign and_ln104_206_fu_716_p2 = (xor_ln104_504_fu_711_p2 & and_ln104_reg_1626);

assign and_ln104_207_fu_968_p2 = (xor_ln104_505_fu_963_p2 & and_ln102_1004_reg_1695);

assign and_ln104_208_fu_982_p2 = (xor_ln104_506_fu_977_p2 & and_ln104_204_reg_1701);

assign and_ln104_fu_651_p2 = (xor_ln104_501_fu_646_p2 & icmp_ln86_reg_1442);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1306_p67;

assign icmp_ln86_1044_fu_430_p2 = (($signed(p_read5_int_reg) < $signed(18'd8395)) ? 1'b1 : 1'b0);

assign icmp_ln86_1045_fu_436_p2 = (($signed(p_read2_int_reg) < $signed(18'd1468)) ? 1'b1 : 1'b0);

assign icmp_ln86_1046_fu_442_p2 = (($signed(p_read10_int_reg) < $signed(18'd98)) ? 1'b1 : 1'b0);

assign icmp_ln86_1047_fu_448_p2 = (($signed(p_read5_int_reg) < $signed(18'd8661)) ? 1'b1 : 1'b0);

assign icmp_ln86_1048_fu_454_p2 = (($signed(p_read11_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_1049_fu_460_p2 = (($signed(p_read8_int_reg) < $signed(18'd389)) ? 1'b1 : 1'b0);

assign icmp_ln86_1050_fu_466_p2 = (($signed(p_read3_int_reg) < $signed(18'd92071)) ? 1'b1 : 1'b0);

assign icmp_ln86_1052_fu_488_p2 = (($signed(p_read4_int_reg) < $signed(18'd9579)) ? 1'b1 : 1'b0);

assign icmp_ln86_1053_fu_494_p2 = (($signed(p_read17_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1054_fu_500_p2 = (($signed(p_read9_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_1055_fu_506_p2 = (($signed(p_read15_int_reg) < $signed(18'd816)) ? 1'b1 : 1'b0);

assign icmp_ln86_1056_fu_512_p2 = (($signed(p_read1_int_reg) < $signed(18'd17053)) ? 1'b1 : 1'b0);

assign icmp_ln86_1057_fu_518_p2 = (($signed(p_read22_int_reg) < $signed(18'd82847)) ? 1'b1 : 1'b0);

assign icmp_ln86_1058_fu_524_p2 = (($signed(p_read21_int_reg) < $signed(18'd422)) ? 1'b1 : 1'b0);

assign icmp_ln86_1059_fu_530_p2 = (($signed(p_read22_int_reg) < $signed(18'd8877)) ? 1'b1 : 1'b0);

assign icmp_ln86_1060_fu_536_p2 = (($signed(p_read6_int_reg) < $signed(18'd935)) ? 1'b1 : 1'b0);

assign icmp_ln86_1061_fu_542_p2 = (($signed(p_read7_int_reg) < $signed(18'd906)) ? 1'b1 : 1'b0);

assign icmp_ln86_1062_fu_548_p2 = (($signed(p_read19_int_reg) < $signed(18'd286)) ? 1'b1 : 1'b0);

assign icmp_ln86_1064_fu_570_p2 = (($signed(p_read18_int_reg) < $signed(18'd1110)) ? 1'b1 : 1'b0);

assign icmp_ln86_1065_fu_576_p2 = (($signed(p_read14_int_reg) < $signed(18'd1507)) ? 1'b1 : 1'b0);

assign icmp_ln86_1066_fu_582_p2 = (($signed(p_read15_int_reg) < $signed(18'd530)) ? 1'b1 : 1'b0);

assign icmp_ln86_1067_fu_588_p2 = (($signed(p_read11_int_reg) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign icmp_ln86_1068_fu_594_p2 = (($signed(p_read6_int_reg) < $signed(18'd3891)) ? 1'b1 : 1'b0);

assign icmp_ln86_1069_fu_600_p2 = (($signed(p_read13_int_reg) < $signed(18'd33)) ? 1'b1 : 1'b0);

assign icmp_ln86_1070_fu_606_p2 = (($signed(p_read12_int_reg) < $signed(18'd271)) ? 1'b1 : 1'b0);

assign icmp_ln86_1071_fu_612_p2 = (($signed(p_read1_int_reg) < $signed(18'd46976)) ? 1'b1 : 1'b0);

assign icmp_ln86_1072_fu_618_p2 = (($signed(p_read6_int_reg) < $signed(18'd13131)) ? 1'b1 : 1'b0);

assign icmp_ln86_1388_fu_482_p2 = (($signed(tmp_fu_472_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1389_fu_564_p2 = (($signed(tmp_21_fu_554_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1390_fu_634_p2 = (($signed(tmp_22_fu_624_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_424_p2 = (($signed(p_read23_int_reg) < $signed(18'd33281)) ? 1'b1 : 1'b0);

assign or_ln117_954_fu_777_p2 = (and_ln102_1019_fu_735_p2 | and_ln102_1005_reg_1632);

assign or_ln117_955_fu_789_p2 = (and_ln102_1010_reg_1650 | and_ln102_1005_reg_1632);

assign or_ln117_956_fu_801_p2 = (or_ln117_955_fu_789_p2 | and_ln102_1020_fu_744_p2);

assign or_ln117_957_fu_891_p2 = (and_ln102_reg_1616_pp0_iter2_reg | and_ln102_1021_fu_872_p2);

assign or_ln117_958_fu_834_p2 = (and_ln102_reg_1616_pp0_iter1_reg | and_ln102_1011_fu_726_p2);

assign or_ln117_959_fu_903_p2 = (or_ln117_958_reg_1689 | and_ln102_1022_fu_881_p2);

assign or_ln117_960_fu_915_p2 = (and_ln102_reg_1616_pp0_iter2_reg | and_ln102_1006_reg_1667);

assign or_ln117_961_fu_927_p2 = (or_ln117_960_fu_915_p2 | and_ln102_1023_fu_886_p2);

assign or_ln117_962_fu_941_p2 = (or_ln117_960_fu_915_p2 | and_ln102_1012_fu_863_p2);

assign or_ln117_963_fu_1026_p2 = (or_ln117_962_reg_1719 | and_ln102_1024_fu_1007_p2);

assign or_ln117_964_fu_1042_p2 = (icmp_ln86_reg_1442_pp0_iter3_reg | and_ln102_1025_fu_1012_p2);

assign or_ln117_965_fu_1054_p2 = (icmp_ln86_reg_1442_pp0_iter3_reg | and_ln102_1013_reg_1713);

assign or_ln117_966_fu_1066_p2 = (or_ln117_965_fu_1054_p2 | and_ln102_1026_fu_1021_p2);

assign or_ln117_967_fu_1080_p2 = (icmp_ln86_reg_1442_pp0_iter3_reg | and_ln102_1007_reg_1707);

assign or_ln117_968_fu_1138_p2 = (or_ln117_967_reg_1752 | and_ln102_1027_fu_1119_p2);

assign or_ln117_969_fu_1100_p2 = (or_ln117_967_fu_1080_p2 | and_ln102_1014_fu_997_p2);

assign or_ln117_970_fu_1150_p2 = (or_ln117_969_reg_1762 | and_ln102_1028_fu_1128_p2);

assign or_ln117_971_fu_1106_p2 = (icmp_ln86_reg_1442_pp0_iter3_reg | and_ln102_1004_reg_1695);

assign or_ln117_972_fu_1170_p2 = (or_ln117_971_reg_1768 | and_ln102_1029_fu_1133_p2);

assign or_ln117_973_fu_1182_p2 = (or_ln117_971_reg_1768 | and_ln102_1015_fu_1115_p2);

assign or_ln117_974_fu_1227_p2 = (or_ln117_973_reg_1776 | and_ln102_1030_fu_1217_p2);

assign or_ln117_975_fu_1232_p2 = (or_ln117_971_reg_1768_pp0_iter5_reg | and_ln102_1008_reg_1734_pp0_iter5_reg);

assign or_ln117_976_fu_1243_p2 = (or_ln117_975_fu_1232_p2 | and_ln102_1031_fu_1222_p2);

assign or_ln117_977_fu_1257_p2 = (or_ln117_975_fu_1232_p2 | and_ln102_1016_fu_1208_p2);

assign or_ln117_978_fu_1294_p2 = (or_ln117_977_reg_1786 | and_ln102_1032_fu_1289_p2);

assign or_ln117_fu_696_p2 = (and_ln102_1018_fu_690_p2 | and_ln102_1009_fu_670_p2);

assign select_ln117_1011_fu_766_p3 = ((or_ln117_reg_1656[0:0] == 1'b1) ? select_ln117_fu_759_p3 : 2'd3);

assign select_ln117_1012_fu_782_p3 = ((and_ln102_1005_reg_1632[0:0] == 1'b1) ? zext_ln117_117_fu_773_p1 : 3'd4);

assign select_ln117_1013_fu_793_p3 = ((or_ln117_954_fu_777_p2[0:0] == 1'b1) ? select_ln117_1012_fu_782_p3 : 3'd5);

assign select_ln117_1014_fu_807_p3 = ((or_ln117_955_fu_789_p2[0:0] == 1'b1) ? select_ln117_1013_fu_793_p3 : 3'd6);

assign select_ln117_1015_fu_815_p3 = ((or_ln117_956_fu_801_p2[0:0] == 1'b1) ? select_ln117_1014_fu_807_p3 : 3'd7);

assign select_ln117_1016_fu_827_p3 = ((and_ln102_reg_1616_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_118_fu_823_p1 : 4'd8);

assign select_ln117_1017_fu_896_p3 = ((or_ln117_957_fu_891_p2[0:0] == 1'b1) ? select_ln117_1016_reg_1684 : 4'd9);

assign select_ln117_1018_fu_908_p3 = ((or_ln117_958_reg_1689[0:0] == 1'b1) ? select_ln117_1017_fu_896_p3 : 4'd10);

assign select_ln117_1019_fu_919_p3 = ((or_ln117_959_fu_903_p2[0:0] == 1'b1) ? select_ln117_1018_fu_908_p3 : 4'd11);

assign select_ln117_1020_fu_933_p3 = ((or_ln117_960_fu_915_p2[0:0] == 1'b1) ? select_ln117_1019_fu_919_p3 : 4'd12);

assign select_ln117_1021_fu_947_p3 = ((or_ln117_961_fu_927_p2[0:0] == 1'b1) ? select_ln117_1020_fu_933_p3 : 4'd13);

assign select_ln117_1022_fu_955_p3 = ((or_ln117_962_fu_941_p2[0:0] == 1'b1) ? select_ln117_1021_fu_947_p3 : 4'd14);

assign select_ln117_1023_fu_1031_p3 = ((or_ln117_963_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1022_reg_1724 : 4'd15);

assign select_ln117_1024_fu_1047_p3 = ((icmp_ln86_reg_1442_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_119_fu_1038_p1 : 5'd16);

assign select_ln117_1025_fu_1058_p3 = ((or_ln117_964_fu_1042_p2[0:0] == 1'b1) ? select_ln117_1024_fu_1047_p3 : 5'd17);

assign select_ln117_1026_fu_1072_p3 = ((or_ln117_965_fu_1054_p2[0:0] == 1'b1) ? select_ln117_1025_fu_1058_p3 : 5'd18);

assign select_ln117_1027_fu_1084_p3 = ((or_ln117_966_fu_1066_p2[0:0] == 1'b1) ? select_ln117_1026_fu_1072_p3 : 5'd19);

assign select_ln117_1028_fu_1092_p3 = ((or_ln117_967_fu_1080_p2[0:0] == 1'b1) ? select_ln117_1027_fu_1084_p3 : 5'd20);

assign select_ln117_1029_fu_1143_p3 = ((or_ln117_968_fu_1138_p2[0:0] == 1'b1) ? select_ln117_1028_reg_1757 : 5'd21);

assign select_ln117_1030_fu_1155_p3 = ((or_ln117_969_reg_1762[0:0] == 1'b1) ? select_ln117_1029_fu_1143_p3 : 5'd22);

assign select_ln117_1031_fu_1162_p3 = ((or_ln117_970_fu_1150_p2[0:0] == 1'b1) ? select_ln117_1030_fu_1155_p3 : 5'd23);

assign select_ln117_1032_fu_1175_p3 = ((or_ln117_971_reg_1768[0:0] == 1'b1) ? select_ln117_1031_fu_1162_p3 : 5'd24);

assign select_ln117_1033_fu_1187_p3 = ((or_ln117_972_fu_1170_p2[0:0] == 1'b1) ? select_ln117_1032_fu_1175_p3 : 5'd25);

assign select_ln117_1034_fu_1195_p3 = ((or_ln117_973_fu_1182_p2[0:0] == 1'b1) ? select_ln117_1033_fu_1187_p3 : 5'd26);

assign select_ln117_1035_fu_1236_p3 = ((or_ln117_974_fu_1227_p2[0:0] == 1'b1) ? select_ln117_1034_reg_1781 : 5'd27);

assign select_ln117_1036_fu_1249_p3 = ((or_ln117_975_fu_1232_p2[0:0] == 1'b1) ? select_ln117_1035_fu_1236_p3 : 5'd28);

assign select_ln117_1037_fu_1263_p3 = ((or_ln117_976_fu_1243_p2[0:0] == 1'b1) ? select_ln117_1036_fu_1249_p3 : 5'd29);

assign select_ln117_1038_fu_1271_p3 = ((or_ln117_977_fu_1257_p2[0:0] == 1'b1) ? select_ln117_1037_fu_1263_p3 : 5'd30);

assign select_ln117_fu_759_p3 = ((and_ln102_1009_reg_1644[0:0] == 1'b1) ? zext_ln117_fu_755_p1 : 2'd2);

assign tmp_21_fu_554_p4 = {{p_read16_int_reg[17:2]}};

assign tmp_22_fu_624_p4 = {{p_read20_int_reg[17:3]}};

assign tmp_fu_472_p4 = {{p_read11_int_reg[17:2]}};

assign xor_ln104_501_fu_646_p2 = (icmp_ln86_1044_reg_1453 ^ 1'd1);

assign xor_ln104_502_fu_843_p2 = (icmp_ln86_1045_reg_1458_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_503_fu_660_p2 = (icmp_ln86_1046_reg_1464 ^ 1'd1);

assign xor_ln104_504_fu_711_p2 = (icmp_ln86_1047_reg_1470_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_505_fu_963_p2 = (icmp_ln86_1048_reg_1476_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_506_fu_977_p2 = (icmp_ln86_1049_reg_1482_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_507_fu_675_p2 = (icmp_ln86_1050_reg_1488 ^ 1'd1);

assign xor_ln104_508_fu_721_p2 = (icmp_ln86_1388_reg_1494_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_509_fu_858_p2 = (icmp_ln86_1052_reg_1500_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_510_fu_987_p2 = (icmp_ln86_1053_reg_1506_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_511_fu_992_p2 = (icmp_ln86_1054_reg_1512_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_512_fu_1110_p2 = (icmp_ln86_1055_reg_1518_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_513_fu_1203_p2 = (icmp_ln86_1056_reg_1524_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_514_fu_1279_p2 = (icmp_ln86_1057_reg_1530_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_702_p2 = (icmp_ln86_reg_1442_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_749_p2 = (1'd1 ^ and_ln102_1017_fu_731_p2);

assign zext_ln117_117_fu_773_p1 = select_ln117_1011_fu_766_p3;

assign zext_ln117_118_fu_823_p1 = select_ln117_1015_fu_815_p3;

assign zext_ln117_119_fu_1038_p1 = select_ln117_1023_fu_1031_p3;

assign zext_ln117_fu_755_p1 = xor_ln117_fu_749_p2;

endmodule //conifer_jettag_accelerator_decision_function_40
