INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/ip/pic/sim/pic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fenpin
INFO: [VRFC 10-311] analyzing module key_delay
INFO: [VRFC 10-311] analyzing module boma_delay
INFO: [VRFC 10-311] analyzing module sync_module
INFO: [VRFC 10-311] analyzing module vga_control_module
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/11918/OneDrive/FPGA/project_3/project_3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
