Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\industrial_dac\Self_Study_Series\NIOS_II_Cyclone_V_Quartus18\nios_interrupt.qsys --block-symbol-file --output-directory=C:\Users\guan-ming.dennis-won\Documents\industrial_dac\Self_Study_Series\NIOS_II_Cyclone_V_Quartus18\nios_interrupt --family="Cyclone V" --part=5CGXFC3B7F23C8
Progress: Loading NIOS_II_Cyclone_V_Quartus18/nios_interrupt.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_interrupt.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_interrupt.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_interrupt.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\guan-ming.dennis-won\Documents\industrial_dac\Self_Study_Series\NIOS_II_Cyclone_V_Quartus18\nios_interrupt.qsys --synthesis=VERILOG --output-directory=C:\Users\guan-ming.dennis-won\Documents\industrial_dac\Self_Study_Series\NIOS_II_Cyclone_V_Quartus18\nios_interrupt\synthesis --family="Cyclone V" --part=5CGXFC3B7F23C8
Progress: Loading NIOS_II_Cyclone_V_Quartus18/nios_interrupt.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module DEBUG
Progress: Adding NIOS [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS
Progress: Adding SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module SRAM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_interrupt.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_interrupt.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_interrupt.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios_interrupt: Generating nios_interrupt "nios_interrupt" for QUARTUS_SYNTH
Info: DEBUG: Starting RTL generation for module 'nios_interrupt_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_interrupt_DEBUG --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0024_6889692514385574141.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0024_6889692514385574141.dir/0002_DEBUG_gen//nios_interrupt_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'nios_interrupt_DEBUG'
Info: DEBUG: "nios_interrupt" instantiated altera_avalon_jtag_uart "DEBUG"
Info: NIOS: "nios_interrupt" instantiated altera_nios2_gen2 "NIOS"
Info: SRAM: Starting RTL generation for module 'nios_interrupt_SRAM'
Info: SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_interrupt_SRAM --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0024_6889692514385574141.dir/0003_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0024_6889692514385574141.dir/0003_SRAM_gen//nios_interrupt_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SRAM: Done RTL generation for module 'nios_interrupt_SRAM'
Info: SRAM: "nios_interrupt" instantiated altera_avalon_onchip_memory2 "SRAM"
Info: sysid_qsys_0: "nios_interrupt" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_interrupt" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_interrupt" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_interrupt" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_interrupt_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_interrupt_NIOS_cpu --dir=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0024_6889692514385574141.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/GUAN-M~1.DEN/AppData/Local/Temp/alt0024_6889692514385574141.dir/0007_cpu_gen//nios_interrupt_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.10.28 12:53:41 (*) Starting Nios II generation
Info: cpu: # 2024.10.28 12:53:41 (*)   Checking for plaintext license.
Info: cpu: # 2024.10.28 12:53:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.10.28 12:53:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.10.28 12:53:42 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.10.28 12:53:42 (*)   Plaintext license not found.
Info: cpu: # 2024.10.28 12:53:42 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.10.28 12:53:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.10.28 12:53:42 (*)   Creating all objects for CPU
Info: cpu: # 2024.10.28 12:53:43 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.10.28 12:53:43 (*)   Creating plain-text RTL
Info: cpu: # 2024.10.28 12:53:43 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_interrupt_NIOS_cpu'
Info: cpu: "NIOS" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: NIOS_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/industrial_dac/Self_Study_Series/NIOS_II_Cyclone_V_Quartus18/nios_interrupt/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/industrial_dac/Self_Study_Series/NIOS_II_Cyclone_V_Quartus18/nios_interrupt/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/guan-ming.dennis-won/Documents/industrial_dac/Self_Study_Series/NIOS_II_Cyclone_V_Quartus18/nios_interrupt/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_interrupt: Done "nios_interrupt" with 27 modules, 40 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
