Warning: Use of default value for --package is deprecated. Please add '--package CABGA381' to arguments.
Info: constraining clock net 'clk' to 25.00 MHz
Info: Running script hook pre-pack...
Info: Script hook pre-pack finished.

Info: Logic utilisation before packing:
Info:     Total LUT4s:        49/83640     0%
Info:         logic LUTs:     49/83640     0%
Info:         carry LUTs:      0/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:        32/83640     0%

Info: Packing IOs..
Info: pin 'setting[16]$tr_io' constrained to Bel 'X126/Y53/PIOA'.
Info: pin 'setting[15]$tr_io' constrained to Bel 'X126/Y56/PIOB'.
Info: pin 'setting[14]$tr_io' constrained to Bel 'X126/Y56/PIOA'.
Info: pin 'setting[13]$tr_io' constrained to Bel 'X126/Y92/PIOB'.
Info: pin 'setting[12]$tr_io' constrained to Bel 'X126/Y92/PIOA'.
Info: pin 'setting[11]$tr_io' constrained to Bel 'X0/Y41/PIOB'.
Info: pin 'setting[10]$tr_io' constrained to Bel 'X0/Y41/PIOA'.
Info: pin 'setting[9]$tr_io' constrained to Bel 'X0/Y44/PIOB'.
Info: pin 'setting[8]$tr_io' constrained to Bel 'X0/Y44/PIOA'.
Info: pin 'setting[7]$tr_io' constrained to Bel 'X0/Y20/PIOB'.
Info: pin 'setting[6]$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'setting[5]$tr_io' constrained to Bel 'X0/Y14/PIOB'.
Info: pin 'setting[4]$tr_io' constrained to Bel 'X0/Y14/PIOA'.
Info: pin 'setting[3]$tr_io' constrained to Bel 'X0/Y35/PIOB'.
Info: pin 'setting[2]$tr_io' constrained to Bel 'X0/Y35/PIOA'.
Info: pin 'setting[1]$tr_io' constrained to Bel 'X0/Y11/PIOB'.
Info: pin 'setting[0]$tr_io' constrained to Bel 'X0/Y11/PIOA'.
Info: pin 'rst$tr_io' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'result[15]$tr_io' constrained to Bel 'X4/Y0/PIOB'.
Info: pin 'result[14]$tr_io' constrained to Bel 'X4/Y0/PIOA'.
Info: pin 'result[13]$tr_io' constrained to Bel 'X11/Y0/PIOB'.
Info: pin 'result[12]$tr_io' constrained to Bel 'X11/Y0/PIOA'.
Info: pin 'result[11]$tr_io' constrained to Bel 'X15/Y0/PIOB'.
Info: pin 'result[10]$tr_io' constrained to Bel 'X15/Y0/PIOA'.
Info: pin 'result[9]$tr_io' constrained to Bel 'X18/Y0/PIOB'.
Info: pin 'result[8]$tr_io' constrained to Bel 'X18/Y0/PIOA'.
Info: pin 'result[7]$tr_io' constrained to Bel 'X58/Y0/PIOB'.
Info: pin 'result[6]$tr_io' constrained to Bel 'X58/Y0/PIOA'.
Info: pin 'result[5]$tr_io' constrained to Bel 'X60/Y0/PIOB'.
Info: pin 'result[4]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'result[3]$tr_io' constrained to Bel 'X63/Y0/PIOB'.
Info: pin 'result[2]$tr_io' constrained to Bel 'X63/Y0/PIOA'.
Info: pin 'result[1]$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'result[0]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'en$tr_io' constrained to Bel 'X126/Y53/PIOB'.
Info: pin 'clk$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net clk$TRELLIS_IO_IN to global network
Info: Checksum: 0xa59eee64

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd657a3ac

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:    27/41820     0%
Info: 	          TRELLIS_IO:    36/  365     9%
Info: 	                DCCA:     1/   56     1%
Info: 	              DP16KD:     0/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Running script hook pre-place...
Info: Script hook pre-place finished.
Info: Placed 36 cells based on constraints.
Info: Creating initial analytic placement for 26 cells, random placement wirelen = 7060.
Info:     at initial placer iter 0, wirelen = 2100
Info:     at initial placer iter 1, wirelen = 2080
Info:     at initial placer iter 2, wirelen = 2081
Info:     at initial placer iter 3, wirelen = 2076
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 2078, spread = 2120, legal = 2123; time = 0.01s
Info: HeAP Placer Time: 0.06s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 27, wirelen = 2123
Info:   at iteration #5: temp = 0.000000, timing cost = 15, wirelen = 2113
Info:   at iteration #6: temp = 0.000000, timing cost = 14, wirelen = 2108 
Info: SA placement time 0.04s

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 106.72 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 26.28 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 10.01 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 13724,  17035) |** 
Info: [ 17035,  20346) |****************************** 
Info: [ 20346,  23657) | 
Info: [ 23657,  26968) |**************** 
Info: [ 26968,  30279) | 
Info: [ 30279,  33590) |******** 
Info: [ 33590,  36901) |****** 
Info: [ 36901,  40212) |** 
Info: [ 40212,  43523) | 
Info: [ 43523,  46834) | 
Info: [ 46834,  50145) | 
Info: [ 50145,  53456) | 
Info: [ 53456,  56767) | 
Info: [ 56767,  60078) | 
Info: [ 60078,  63389) | 
Info: [ 63389,  66700) | 
Info: [ 66700,  70011) | 
Info: [ 70011,  73322) | 
Info: [ 73322,  76633) |******** 
Info: [ 76633,  79944) |******** 
Info: Checksum: 0x839db2fe
Info: Running script hook pre-route...
Info: Script hook pre-route finished.
Info: Routing globals...
Info:     routing clock net $glbnet$clk$TRELLIS_IO_IN using global 0

Info: Routing..
Info: Setting up routing queue.
Info: Routing 230 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        248 |       17        231 |   17   231 |         0|       0.14       0.14|
Info: Routing complete.
Info: Router1 time 0.14s
Info: Checksum: 0xa66152e6

Info: Critical path report for clock '$glbnet$clk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source c$ds_app_arg_3_LUT4_Z_13_C_LUT4_Z_SLICE.Q1
Info:  0.9  1.4    Net last_val[2] budget 4.177000 ns (11,9) -> (12,9)
Info:                Sink c$ds_app_arg_3_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:36.15-36.18
Info:  0.2  1.7  Source c$ds_app_arg_3_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_B_LUT4_Z_SLICE.F1
Info:  0.7  2.4    Net c$ds_app_arg_3_LUT4_Z_10_C_LUT4_Z_C_LUT4_Z_B[1] budget 4.177000 ns (12,9) -> (12,8)
Info:                Sink c$ds_app_arg_3_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.7  Source c$ds_app_arg_3_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.F0
Info:  0.4  3.1    Net c$ds_app_arg_3_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B[2] budget 4.177000 ns (12,8) -> (12,8)
Info:                Sink c$ds_app_arg_3_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.3  Source c$ds_app_arg_3_LUT4_Z_9_D_LUT4_Z_B_LUT4_Z_B_LUT4_Z_SLICE.F1
Info:  0.3  3.6    Net c$ds_app_arg_3_LUT4_Z_7_C_LUT4_Z_C_LUT4_Z_B[2] budget 4.176000 ns (12,8) -> (12,8)
Info:                Sink c$ds_app_arg_3_LUT4_Z_8_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.8  Source c$ds_app_arg_3_LUT4_Z_8_SLICE.F1
Info:  0.7  4.6    Net c$ds_app_arg_3_LUT4_Z_5_C_LUT4_Z_C_LUT4_Z_B[2] budget 4.176000 ns (12,8) -> (12,9)
Info:                Sink c$ds_app_arg_3_LUT4_Z_5_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.8  Source c$ds_app_arg_3_LUT4_Z_5_SLICE.F1
Info:  0.3  5.1    Net c$ds_app_arg_3_LUT4_Z_3_C_LUT4_Z_B[2] budget 4.176000 ns (12,9) -> (12,9)
Info:                Sink c$ds_app_arg_3_LUT4_Z_4_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.3  Source c$ds_app_arg_3_LUT4_Z_4_SLICE.F1
Info:  1.1  6.4    Net c$ds_app_arg_3_LUT4_Z_1_C_LUT4_Z_C[1] budget 4.176000 ns (12,9) -> (12,11)
Info:                Sink c$ds_app_arg_3_LUT4_Z_2_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  6.7  Source c$ds_app_arg_3_LUT4_Z_2_SLICE.F1
Info:  0.5  7.1    Net c$ds_app_arg_3_LUT4_Z_1_C[1] budget 4.176000 ns (12,11) -> (12,11)
Info:                Sink c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  7.4  Source c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.F1
Info:  0.0  7.4    Net c$ds_app_arg_3[13] budget 4.176000 ns (12,11) -> (12,11)
Info:                Sink c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:38.15-38.29
Info:  0.0  7.4  Setup c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info: 2.4 ns logic, 5.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source setting[13]$tr_io.O
Info: 11.1 11.1    Net new_value[13] budget 19.882000 ns (126,92) -> (12,11)
Info:                Sink c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.B1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:10.20-10.27
Info:  0.2 11.4  Source c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.F1
Info:  0.0 11.4    Net c$ds_app_arg_3[13] budget 4.176000 ns (12,11) -> (12,11)
Info:                Sink c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:38.15-38.29
Info:  0.0 11.4  Setup c$ds_app_arg_3_LUT4_Z_2_C_LUT4_Z_C_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 11.2 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source c$ds_app_arg_3_LUT4_Z_13_C_LUT4_Z_SLICE.Q1
Info:  4.1  4.6    Net last_val[2] budget 82.810997 ns (11,9) -> (63,0)
Info:                Sink result[2]$tr_io.I
Info:                Defined in:
Info:                  hdl/Main.topEntity/system.v:36.15-36.18
Info: 0.5 ns logic, 4.1 ns routing

Info: Max frequency for clock '$glbnet$clk$TRELLIS_IO_IN': 135.12 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                           -> posedge $glbnet$clk$TRELLIS_IO_IN: 11.43 ns
Info: Max delay posedge $glbnet$clk$TRELLIS_IO_IN -> <async>                          : 4.58 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 28574,  31212) |*********************** 
Info: [ 31212,  33850) |*************************** 
Info: [ 33850,  36488) |********** 
Info: [ 36488,  39126) |**** 
Info: [ 39126,  41764) | 
Info: [ 41764,  44402) | 
Info: [ 44402,  47040) | 
Info: [ 47040,  49678) | 
Info: [ 49678,  52316) | 
Info: [ 52316,  54954) | 
Info: [ 54954,  57592) | 
Info: [ 57592,  60230) | 
Info: [ 60230,  62868) | 
Info: [ 62868,  65506) | 
Info: [ 65506,  68144) | 
Info: [ 68144,  70782) | 
Info: [ 70782,  73420) | 
Info: [ 73420,  76058) | 
Info: [ 76058,  78696) | 
Info: [ 78696,  81334) |**************** 
Info: Running script hook post-route...
Info: Script hook post-route finished.

1 warning, 0 errors

Info: Program finished normally.
