/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Sun Jun  4 10:04:00 CST 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkMMUSynth.h"
#include "imported_BDPI_functions.h"


/* Literal declarations */
static unsigned int const UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											    2863311530u,
											    2863311530u,
											    2863311530u,
											    43690u };
static tUWide const UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(145u,
									    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											     2863311530u,
											     2863311530u,
											     2863311530u,
											     305834u };
static tUWide const UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(147u,
									     UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);
static unsigned int const UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
											     2863311530u,
											     2863311530u,
											     2863311530u,
											     174762u };
static tUWide const UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa(147u,
									     UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_1("Error: responseFifo is unexpectedly full", 40u);
static std::string const __str_literal_2("idReturn %d", 11u);
static std::string const __str_literal_3("mkMMU::sglist ERROR", 19u);


/* Constructor */
MOD_mkMMUSynth::MOD_mkMMUSynth(tSimStateHdl simHdl,
			       char const *name,
			       Module *parent,
			       tUInt8 ARG_mmuid,
			       tUInt8 ARG_hostMapped)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_configResponseFifo(simHdl, "configResponseFifo", this, 5u, 1u, 1u, 0u),
    INST_dmaErrorFifo(simHdl, "dmaErrorFifo", this, 75u, 1u, 1u, 0u),
    INST_dmaErrorFifos_0(simHdl, "dmaErrorFifos_0", this, 75u, 1u, 1u, 0u),
    INST_dmaErrorFifos_1(simHdl, "dmaErrorFifos_1", this, 75u, 1u, 1u, 0u),
    INST_idResponseFifo(simHdl, "idResponseFifo", this, 5u, 1u, 1u, 0u),
    INST_idReturnFifo(simHdl, "idReturnFifo", this, 32u, 2u, 1u, 0u),
    INST_incomingReqs_0(simHdl, "incomingReqs_0", this, 45u, 2u, 1u, 0u),
    INST_incomingReqs_1(simHdl, "incomingReqs_1", this, 45u, 2u, 1u, 0u),
    INST_offs1_0(simHdl, "offs1_0", this, 30u, 3u, 1u, 0u),
    INST_offs1_1(simHdl, "offs1_1", this, 30u, 3u, 1u, 0u),
    INST_pageResponseFifos_0(simHdl, "pageResponseFifos_0", this, 43u, 2u, 1u, 0u),
    INST_pageResponseFifos_1(simHdl, "pageResponseFifos_1", this, 43u, 2u, 1u, 0u),
    INST_regall_cbram_bram(simHdl, "regall_cbram_bram", this, (tUInt8)1u, 5u, 145u, (tUInt8)32u, 2u),
    INST_regall_cbram_counter_0_cnt(simHdl,
				    "regall_cbram_counter_0_cnt",
				    this,
				    2u,
				    (tUInt8)2u,
				    (tUInt8)0u),
    INST_regall_cbram_counter_0_dec_wire(simHdl,
					 "regall_cbram_counter_0_dec_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_0_inc_wire(simHdl,
					 "regall_cbram_counter_0_inc_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_0_positive_reg(simHdl,
					     "regall_cbram_counter_0_positive_reg",
					     this,
					     1u,
					     (tUInt8)0u,
					     (tUInt8)0u),
    INST_regall_cbram_counter_1_cnt(simHdl,
				    "regall_cbram_counter_1_cnt",
				    this,
				    2u,
				    (tUInt8)2u,
				    (tUInt8)0u),
    INST_regall_cbram_counter_1_dec_wire(simHdl,
					 "regall_cbram_counter_1_dec_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_1_inc_wire(simHdl,
					 "regall_cbram_counter_1_inc_wire",
					 this,
					 2u,
					 (tUInt8)0u),
    INST_regall_cbram_counter_1_positive_reg(simHdl,
					     "regall_cbram_counter_1_positive_reg",
					     this,
					     1u,
					     (tUInt8)0u,
					     (tUInt8)0u),
    INST_regall_cbram_cycles(simHdl, "regall_cbram_cycles", this, 32u, 0u, (tUInt8)0u),
    INST_regall_cbram_data0_0(simHdl, "regall_cbram_data0_0", this, 147u, (tUInt8)0u),
    INST_regall_cbram_data0_1(simHdl, "regall_cbram_data0_1", this, 147u, (tUInt8)0u),
    INST_regall_cbram_data1_0(simHdl,
			      "regall_cbram_data1_0",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data1_1(simHdl,
			      "regall_cbram_data1_1",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data2_0(simHdl,
			      "regall_cbram_data2_0",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_data2_1(simHdl,
			      "regall_cbram_data2_1",
			      this,
			      147u,
			      bs_wide_tmp(147u).set_bits_in_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
																	     0u,
																	     19u),
								 4u,
								 0u,
								 19u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
										     3u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
													2u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
															   1u).set_whole_word(UWide_literal_147_h2aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
																	      0u),
			      (tUInt8)0u),
    INST_regall_cbram_responseFifo_0(simHdl, "regall_cbram_responseFifo_0", this, 145u, 2u, 1u, 0u),
    INST_regall_cbram_responseFifo_1(simHdl, "regall_cbram_responseFifo_1", this, 145u, 2u, 1u, 0u),
    INST_reqs0_0(simHdl, "reqs0_0", this, 45u, 3u, 1u, 0u),
    INST_reqs0_1(simHdl, "reqs0_1", this, 45u, 3u, 1u, 0u),
    INST_sglId_gen_comp_fifo(simHdl, "sglId_gen_comp_fifo", this, 5u, 2u, 1u, 0u),
    INST_sglId_gen_comp_state(simHdl, "sglId_gen_comp_state", this, 32u, 0u, (tUInt8)0u),
    INST_sglId_gen_counter_cnt(simHdl, "sglId_gen_counter_cnt", this, 6u, (tUInt8)32u, (tUInt8)0u),
    INST_sglId_gen_counter_dec_wire(simHdl, "sglId_gen_counter_dec_wire", this, 6u, (tUInt8)0u),
    INST_sglId_gen_counter_inc_wire(simHdl, "sglId_gen_counter_inc_wire", this, 6u, (tUInt8)0u),
    INST_sglId_gen_counter_positive_reg(simHdl,
					"sglId_gen_counter_positive_reg",
					this,
					1u,
					(tUInt8)0u,
					(tUInt8)0u),
    INST_sglId_gen_head_ptr(simHdl, "sglId_gen_head_ptr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_sglId_gen_inited(simHdl, "sglId_gen_inited", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_sglId_gen_retFifo(simHdl, "sglId_gen_retFifo", this, 5u, 2u, 1u, 0u),
    INST_sglId_gen_tagFifo(simHdl, "sglId_gen_tagFifo", this, 5u, 2u, 1u, 0u),
    INST_sglId_gen_tags(simHdl, "sglId_gen_tags", this, 32u, 0u, (tUInt8)0u),
    INST_sglId_gen_tail_ptr(simHdl, "sglId_gen_tail_ptr", this, 5u, (tUInt8)0u, (tUInt8)0u),
    INST_simDma_dataFifo(simHdl, "simDma_dataFifo", this, 32u, 2u, 1u, 0u),
    INST_stage3Params_0(simHdl, "stage3Params_0", this, 81u, 2u, 1u, 0u),
    INST_stage3Params_1(simHdl, "stage3Params_1", this, 81u, 2u, 1u, 0u),
    INST_stage4Params_0(simHdl, "stage4Params_0", this, 51u, 2u, 1u, 0u),
    INST_stage4Params_1(simHdl, "stage4Params_1", this, 51u, 2u, 1u, 0u),
    INST_translationTable_cbram_bram(simHdl,
				     "translationTable_cbram_bram",
				     this,
				     (tUInt8)1u,
				     13u,
				     28u,
				     8192u,
				     2u),
    INST_translationTable_cbram_counter_0_cnt(simHdl,
					      "translationTable_cbram_counter_0_cnt",
					      this,
					      2u,
					      (tUInt8)2u,
					      (tUInt8)0u),
    INST_translationTable_cbram_counter_0_dec_wire(simHdl,
						   "translationTable_cbram_counter_0_dec_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_0_inc_wire(simHdl,
						   "translationTable_cbram_counter_0_inc_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_0_positive_reg(simHdl,
						       "translationTable_cbram_counter_0_positive_reg",
						       this,
						       1u,
						       (tUInt8)0u,
						       (tUInt8)0u),
    INST_translationTable_cbram_counter_1_cnt(simHdl,
					      "translationTable_cbram_counter_1_cnt",
					      this,
					      2u,
					      (tUInt8)2u,
					      (tUInt8)0u),
    INST_translationTable_cbram_counter_1_dec_wire(simHdl,
						   "translationTable_cbram_counter_1_dec_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_1_inc_wire(simHdl,
						   "translationTable_cbram_counter_1_inc_wire",
						   this,
						   2u,
						   (tUInt8)0u),
    INST_translationTable_cbram_counter_1_positive_reg(simHdl,
						       "translationTable_cbram_counter_1_positive_reg",
						       this,
						       1u,
						       (tUInt8)0u,
						       (tUInt8)0u),
    INST_translationTable_cbram_cycles(simHdl,
				       "translationTable_cbram_cycles",
				       this,
				       32u,
				       0u,
				       (tUInt8)0u),
    INST_translationTable_cbram_data0_0(simHdl,
					"translationTable_cbram_data0_0",
					this,
					30u,
					(tUInt8)0u),
    INST_translationTable_cbram_data0_1(simHdl,
					"translationTable_cbram_data0_1",
					this,
					30u,
					(tUInt8)0u),
    INST_translationTable_cbram_data1_0(simHdl,
					"translationTable_cbram_data1_0",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data1_1(simHdl,
					"translationTable_cbram_data1_1",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data2_0(simHdl,
					"translationTable_cbram_data2_0",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_data2_1(simHdl,
					"translationTable_cbram_data2_1",
					this,
					30u,
					178956970u,
					(tUInt8)0u),
    INST_translationTable_cbram_responseFifo_0(simHdl,
					       "translationTable_cbram_responseFifo_0",
					       this,
					       28u,
					       2u,
					       1u,
					       0u),
    INST_translationTable_cbram_responseFifo_1(simHdl,
					       "translationTable_cbram_responseFifo_1",
					       this,
					       28u,
					       2u,
					       1u,
					       0u),
    PORT_RST_N((tUInt8)1u),
    PORT_mmuid(ARG_mmuid),
    PORT_hostMapped(ARG_hostMapped),
    DEF_regall_cbram_data2_1___d114(147u),
    DEF_regall_cbram_data2_0___d66(147u),
    DEF_regall_cbram_responseFifo_1_first____d388(145u),
    DEF_regall_cbram_responseFifo_0_first____d259(145u),
    DEF_regall_cbram_data1_1___d137(147u),
    DEF_regall_cbram_data1_0___d89(147u),
    DEF_regall_cbram_data0_1_wget____d123(147u),
    DEF_regall_cbram_data0_0_wget____d75(147u),
    DEF_regall_cbram_bram_b_read____d150(145u),
    DEF_regall_cbram_bram_a_read____d102(145u),
    DEF_stage3Params_1_first____d420(81u),
    DEF_stage3Params_0_first____d292(81u),
    DEF_dmaErrorFifos_1_first____d248(75u),
    DEF_dmaErrorFifos_0_first____d245(75u),
    DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141(144u),
    DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131(144u),
    DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156(144u),
    DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93(144u),
    DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83(144u),
    DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108(144u),
    DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157(144u),
    DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109(144u),
    DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145(146u),
    DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143(146u),
    DEF_DONTCARE_CONCAT_DONTCARE___d144(146u),
    DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135(146u),
    DEF_DONTCARE_CONCAT_DONTCARE___d133(146u),
    DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134(146u),
    DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87(146u),
    DEF_DONTCARE_CONCAT_DONTCARE___d85(146u),
    DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86(146u),
    DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97(146u),
    DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95(146u),
    DEF_DONTCARE_CONCAT_DONTCARE___d96(146u),
    DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159(144u),
    DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158(144u),
    DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142(144u),
    DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132(144u),
    DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111(144u),
    DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110(144u),
    DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84(144u),
    DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94(144u),
    DEF__2_CONCAT_DONTCARE___d256(147u),
    DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146(147u),
    DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136(147u),
    DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88(147u),
    DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98(147u),
    DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537(145u),
    DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536(108u),
    DEF__0_CONCAT_DONTCARE___d512(145u),
    DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112(145u),
    DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160(145u),
    DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286(81u),
    DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285(79u),
    DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414(81u),
    DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413(79u),
    DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284(77u),
    DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412(77u),
    DEF__805306368_CONCAT_reqs0_0_first__66___d288(75u),
    DEF__805306368_CONCAT_reqs0_1_first__94___d416(75u),
    DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338(75u),
    DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465(75u)
{
  PORT_EN_request_region = false;
  PORT_EN_request_sglist = false;
  PORT_errorPipe_first.setSize(75u);
  PORT_errorPipe_first.clear();
  symbol_count = 106u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkMMUSynth::init_symbols_0()
{
  init_symbol(&symbols[0u], "configResponseFifo", SYM_MODULE, &INST_configResponseFifo);
  init_symbol(&symbols[1u], "dmaErrorFifo", SYM_MODULE, &INST_dmaErrorFifo);
  init_symbol(&symbols[2u], "dmaErrorFifos_0", SYM_MODULE, &INST_dmaErrorFifos_0);
  init_symbol(&symbols[3u], "dmaErrorFifos_1", SYM_MODULE, &INST_dmaErrorFifos_1);
  init_symbol(&symbols[4u], "EN_request_region", SYM_PORT, &PORT_EN_request_region, 1u);
  init_symbol(&symbols[5u], "EN_request_sglist", SYM_PORT, &PORT_EN_request_sglist, 1u);
  init_symbol(&symbols[6u], "errorPipe_first", SYM_PORT, &PORT_errorPipe_first, 75u);
  init_symbol(&symbols[7u], "hostMapped", SYM_PORT, &PORT_hostMapped, 1u);
  init_symbol(&symbols[8u], "idResponseFifo", SYM_MODULE, &INST_idResponseFifo);
  init_symbol(&symbols[9u], "idReturnFifo", SYM_MODULE, &INST_idReturnFifo);
  init_symbol(&symbols[10u], "incomingReqs_0", SYM_MODULE, &INST_incomingReqs_0);
  init_symbol(&symbols[11u], "incomingReqs_1", SYM_MODULE, &INST_incomingReqs_1);
  init_symbol(&symbols[12u], "mmuid", SYM_PORT, &PORT_mmuid, 4u);
  init_symbol(&symbols[13u], "offs1_0", SYM_MODULE, &INST_offs1_0);
  init_symbol(&symbols[14u], "offs1_1", SYM_MODULE, &INST_offs1_1);
  init_symbol(&symbols[15u], "pageResponseFifos_0", SYM_MODULE, &INST_pageResponseFifos_0);
  init_symbol(&symbols[16u], "pageResponseFifos_1", SYM_MODULE, &INST_pageResponseFifos_1);
  init_symbol(&symbols[17u], "RL_complete_sglId_gen", SYM_RULE);
  init_symbol(&symbols[18u], "RL_idReturnRule", SYM_RULE);
  init_symbol(&symbols[19u], "RL_mkConnectionGetPut", SYM_RULE);
  init_symbol(&symbols[20u], "RL_mkConnectionGetPut_1", SYM_RULE);
  init_symbol(&symbols[21u], "RL_regall_cbram_bramRule", SYM_RULE);
  init_symbol(&symbols[22u], "RL_regall_cbram_bramRule_1", SYM_RULE);
  init_symbol(&symbols[23u], "RL_regall_cbram_counter_0_react", SYM_RULE);
  init_symbol(&symbols[24u], "RL_regall_cbram_counter_1_react", SYM_RULE);
  init_symbol(&symbols[25u], "RL_sglId_gen_complete_rule1", SYM_RULE);
  init_symbol(&symbols[26u], "RL_sglId_gen_counter_react", SYM_RULE);
  init_symbol(&symbols[27u], "RL_sglId_gen_init_rule", SYM_RULE);
  init_symbol(&symbols[28u], "RL_sglId_gen_ret_rule", SYM_RULE);
  init_symbol(&symbols[29u], "RL_sglId_gen_tag_rule", SYM_RULE);
  init_symbol(&symbols[30u], "RL_stage1", SYM_RULE);
  init_symbol(&symbols[31u], "RL_stage1_1", SYM_RULE);
  init_symbol(&symbols[32u], "RL_stage2", SYM_RULE);
  init_symbol(&symbols[33u], "RL_stage2_1", SYM_RULE);
  init_symbol(&symbols[34u], "RL_stage3", SYM_RULE);
  init_symbol(&symbols[35u], "RL_stage3_1", SYM_RULE);
  init_symbol(&symbols[36u], "RL_stage4", SYM_RULE);
  init_symbol(&symbols[37u], "RL_stage4_1", SYM_RULE);
  init_symbol(&symbols[38u], "RL_stage5", SYM_RULE);
  init_symbol(&symbols[39u], "RL_stage5_1", SYM_RULE);
  init_symbol(&symbols[40u], "RL_translationTable_cbram_bramRule", SYM_RULE);
  init_symbol(&symbols[41u], "RL_translationTable_cbram_bramRule_1", SYM_RULE);
  init_symbol(&symbols[42u], "RL_translationTable_cbram_counter_0_react", SYM_RULE);
  init_symbol(&symbols[43u], "RL_translationTable_cbram_counter_1_react", SYM_RULE);
  init_symbol(&symbols[44u], "regall_cbram_bram", SYM_MODULE, &INST_regall_cbram_bram);
  init_symbol(&symbols[45u],
	      "regall_cbram_counter_0_cnt",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_cnt);
  init_symbol(&symbols[46u],
	      "regall_cbram_counter_0_dec_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_dec_wire);
  init_symbol(&symbols[47u],
	      "regall_cbram_counter_0_inc_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_inc_wire);
  init_symbol(&symbols[48u],
	      "regall_cbram_counter_0_positive_reg",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_0_positive_reg);
  init_symbol(&symbols[49u],
	      "regall_cbram_counter_1_cnt",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_cnt);
  init_symbol(&symbols[50u],
	      "regall_cbram_counter_1_dec_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_dec_wire);
  init_symbol(&symbols[51u],
	      "regall_cbram_counter_1_inc_wire",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_inc_wire);
  init_symbol(&symbols[52u],
	      "regall_cbram_counter_1_positive_reg",
	      SYM_MODULE,
	      &INST_regall_cbram_counter_1_positive_reg);
  init_symbol(&symbols[53u],
	      "regall_cbram_counter_1_positive_reg__h13898",
	      SYM_DEF,
	      &DEF_regall_cbram_counter_1_positive_reg__h13898,
	      1u);
  init_symbol(&symbols[54u], "regall_cbram_cycles", SYM_MODULE, &INST_regall_cbram_cycles);
  init_symbol(&symbols[55u], "regall_cbram_data0_0", SYM_MODULE, &INST_regall_cbram_data0_0);
  init_symbol(&symbols[56u], "regall_cbram_data0_1", SYM_MODULE, &INST_regall_cbram_data0_1);
  init_symbol(&symbols[57u], "regall_cbram_data1_0", SYM_MODULE, &INST_regall_cbram_data1_0);
  init_symbol(&symbols[58u], "regall_cbram_data1_1", SYM_MODULE, &INST_regall_cbram_data1_1);
  init_symbol(&symbols[59u], "regall_cbram_data2_0", SYM_MODULE, &INST_regall_cbram_data2_0);
  init_symbol(&symbols[60u], "regall_cbram_data2_1", SYM_MODULE, &INST_regall_cbram_data2_1);
  init_symbol(&symbols[61u],
	      "regall_cbram_responseFifo_0",
	      SYM_MODULE,
	      &INST_regall_cbram_responseFifo_0);
  init_symbol(&symbols[62u],
	      "regall_cbram_responseFifo_1",
	      SYM_MODULE,
	      &INST_regall_cbram_responseFifo_1);
  init_symbol(&symbols[63u], "reqs0_0", SYM_MODULE, &INST_reqs0_0);
  init_symbol(&symbols[64u], "reqs0_1", SYM_MODULE, &INST_reqs0_1);
  init_symbol(&symbols[65u], "sglId_gen_comp_fifo", SYM_MODULE, &INST_sglId_gen_comp_fifo);
  init_symbol(&symbols[66u], "sglId_gen_comp_state", SYM_MODULE, &INST_sglId_gen_comp_state);
  init_symbol(&symbols[67u],
	      "sglId_gen_comp_state__h1075",
	      SYM_DEF,
	      &DEF_sglId_gen_comp_state__h1075,
	      32u);
  init_symbol(&symbols[68u], "sglId_gen_counter_cnt", SYM_MODULE, &INST_sglId_gen_counter_cnt);
  init_symbol(&symbols[69u],
	      "sglId_gen_counter_dec_wire",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_dec_wire);
  init_symbol(&symbols[70u],
	      "sglId_gen_counter_inc_wire",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_inc_wire);
  init_symbol(&symbols[71u],
	      "sglId_gen_counter_positive_reg",
	      SYM_MODULE,
	      &INST_sglId_gen_counter_positive_reg);
  init_symbol(&symbols[72u], "sglId_gen_head_ptr", SYM_MODULE, &INST_sglId_gen_head_ptr);
  init_symbol(&symbols[73u], "sglId_gen_inited", SYM_MODULE, &INST_sglId_gen_inited);
  init_symbol(&symbols[74u], "sglId_gen_retFifo", SYM_MODULE, &INST_sglId_gen_retFifo);
  init_symbol(&symbols[75u], "sglId_gen_tagFifo", SYM_MODULE, &INST_sglId_gen_tagFifo);
  init_symbol(&symbols[76u], "sglId_gen_tags", SYM_MODULE, &INST_sglId_gen_tags);
  init_symbol(&symbols[77u], "sglId_gen_tail_ptr", SYM_MODULE, &INST_sglId_gen_tail_ptr);
  init_symbol(&symbols[78u], "simDma_dataFifo", SYM_MODULE, &INST_simDma_dataFifo);
  init_symbol(&symbols[79u], "stage3Params_0", SYM_MODULE, &INST_stage3Params_0);
  init_symbol(&symbols[80u], "stage3Params_1", SYM_MODULE, &INST_stage3Params_1);
  init_symbol(&symbols[81u], "stage4Params_0", SYM_MODULE, &INST_stage4Params_0);
  init_symbol(&symbols[82u], "stage4Params_1", SYM_MODULE, &INST_stage4Params_1);
  init_symbol(&symbols[83u], "t__h1513", SYM_DEF, &DEF_t__h1513, 32u);
  init_symbol(&symbols[84u],
	      "translationTable_cbram_bram",
	      SYM_MODULE,
	      &INST_translationTable_cbram_bram);
  init_symbol(&symbols[85u],
	      "translationTable_cbram_counter_0_cnt",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_cnt);
  init_symbol(&symbols[86u],
	      "translationTable_cbram_counter_0_dec_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_dec_wire);
  init_symbol(&symbols[87u],
	      "translationTable_cbram_counter_0_inc_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_inc_wire);
  init_symbol(&symbols[88u],
	      "translationTable_cbram_counter_0_positive_reg",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_0_positive_reg);
  init_symbol(&symbols[89u],
	      "translationTable_cbram_counter_0_positive_reg__h13083",
	      SYM_DEF,
	      &DEF_translationTable_cbram_counter_0_positive_reg__h13083,
	      1u);
  init_symbol(&symbols[90u],
	      "translationTable_cbram_counter_1_cnt",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_cnt);
  init_symbol(&symbols[91u],
	      "translationTable_cbram_counter_1_dec_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_dec_wire);
  init_symbol(&symbols[92u],
	      "translationTable_cbram_counter_1_inc_wire",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_inc_wire);
  init_symbol(&symbols[93u],
	      "translationTable_cbram_counter_1_positive_reg",
	      SYM_MODULE,
	      &INST_translationTable_cbram_counter_1_positive_reg);
  init_symbol(&symbols[94u],
	      "translationTable_cbram_cycles",
	      SYM_MODULE,
	      &INST_translationTable_cbram_cycles);
  init_symbol(&symbols[95u],
	      "translationTable_cbram_data0_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data0_0);
  init_symbol(&symbols[96u],
	      "translationTable_cbram_data0_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data0_1);
  init_symbol(&symbols[97u],
	      "translationTable_cbram_data1_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data1_0);
  init_symbol(&symbols[98u],
	      "translationTable_cbram_data1_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data1_1);
  init_symbol(&symbols[99u],
	      "translationTable_cbram_data2_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data2_0);
  init_symbol(&symbols[100u],
	      "translationTable_cbram_data2_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_data2_1);
  init_symbol(&symbols[101u],
	      "translationTable_cbram_responseFifo_0",
	      SYM_MODULE,
	      &INST_translationTable_cbram_responseFifo_0);
  init_symbol(&symbols[102u],
	      "translationTable_cbram_responseFifo_1",
	      SYM_MODULE,
	      &INST_translationTable_cbram_responseFifo_1);
  init_symbol(&symbols[103u], "WILL_FIRE_request_region", SYM_DEF, &DEF_WILL_FIRE_request_region, 1u);
  init_symbol(&symbols[104u], "WILL_FIRE_request_sglist", SYM_DEF, &DEF_WILL_FIRE_request_sglist, 1u);
  init_symbol(&symbols[105u], "x__h1240", SYM_DEF, &DEF_x__h1240, 5u);
}


/* Rule actions */

void MOD_mkMMUSynth::RL_sglId_gen_counter_react()
{
  tUInt8 DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11;
  tUInt8 DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9;
  tUInt8 DEF_b__h820;
  tUInt8 DEF_b__h829;
  tUInt8 DEF_b__h815;
  DEF_b__h815 = INST_sglId_gen_counter_cnt.METH_read();
  DEF_b__h829 = INST_sglId_gen_counter_dec_wire.METH_wget();
  DEF_b__h820 = INST_sglId_gen_counter_inc_wire.METH_wget();
  DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9 = (tUInt8)63u & (((tUInt8)63u & (DEF_b__h815 + (INST_sglId_gen_counter_inc_wire.METH_whas() ? DEF_b__h820 : (tUInt8)0u))) - (INST_sglId_gen_counter_dec_wire.METH_whas() ? DEF_b__h829 : (tUInt8)0u));
  DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11 = !(DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9 == (tUInt8)0u);
  INST_sglId_gen_counter_cnt.METH_write(DEF_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_counte_ETC___d9);
  INST_sglId_gen_counter_positive_reg.METH_write(DEF_NOT_sglId_gen_counter_cnt_PLUS_IF_sglId_gen_co_ETC___d11);
}

void MOD_mkMMUSynth::RL_sglId_gen_complete_rule1()
{
  tUInt32 DEF_x__h1202;
  tUInt8 DEF_x__h1126;
  tUInt8 DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20;
  tUInt32 DEF_sglId_gen_comp_state_BITS_31_TO_1___h1233;
  DEF_sglId_gen_comp_state__h1075 = INST_sglId_gen_comp_state.METH_read();
  DEF_t__h1513 = INST_sglId_gen_tags.METH_port1__read();
  DEF_x__h1240 = INST_sglId_gen_tail_ptr.METH_read();
  DEF_sglId_gen_comp_state_BITS_31_TO_1___h1233 = (tUInt32)(DEF_sglId_gen_comp_state__h1075 >> 1u);
  DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = primExtract8(1u,
									      32u,
									      (tUInt32)(DEF_t__h1513),
									      5u,
									      (tUInt8)(DEF_x__h1240),
									      5u,
									      (tUInt8)(DEF_x__h1240));
  DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20 = !DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
  DEF_x__h1126 = (tUInt8)31u & (DEF_x__h1240 + (tUInt8)1u);
  DEF_x__h1202 = (((tUInt32)((tUInt8)0u)) << 31u) | DEF_sglId_gen_comp_state_BITS_31_TO_1___h1233;
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_tail_ptr.METH_write(DEF_x__h1126);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_counter_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_comp_state.METH_write(DEF_x__h1202);
  if (DEF_NOT_sglId_gen_tags_port1__read__2_BIT_sglId_ge_ETC___d20)
    INST_sglId_gen_comp_fifo.METH_enq(DEF_x__h1240);
}

void MOD_mkMMUSynth::RL_sglId_gen_ret_rule()
{
  tUInt32 DEF_x__h1432;
  tUInt32 DEF_x1__h1342;
  tUInt32 DEF_x__h1360;
  tUInt32 DEF_y__h1380;
  tUInt32 DEF_sglId_gen_comp_state_BITS_30_TO_0___h1449;
  tUInt32 DEF_t__h1313;
  DEF_sglId_gen_comp_state__h1075 = INST_sglId_gen_comp_state.METH_read();
  DEF_t__h1313 = INST_sglId_gen_tags.METH_port0__read();
  DEF_sglId_gen_comp_state_BITS_30_TO_0___h1449 = (tUInt32)(2147483647u & DEF_sglId_gen_comp_state__h1075);
  DEF_x__h1360 = primShiftL32(32u, 32u, 1u, 5u, (tUInt8)(INST_sglId_gen_retFifo.METH_first()));
  DEF_y__h1380 = ~DEF_x__h1360;
  DEF_x1__h1342 = DEF_t__h1313 & DEF_y__h1380;
  DEF_x__h1432 = (DEF_sglId_gen_comp_state_BITS_30_TO_0___h1449 << 1u) | (tUInt32)((tUInt8)1u);
  INST_sglId_gen_retFifo.METH_deq();
  INST_sglId_gen_tags.METH_port0__write(DEF_x1__h1342);
  INST_sglId_gen_comp_state.METH_write(DEF_x__h1432);
}

void MOD_mkMMUSynth::RL_sglId_gen_init_rule()
{
  tUInt8 DEF_sglId_gen_head_ptr_4_EQ_31___d36;
  DEF_x__h1664 = INST_sglId_gen_head_ptr.METH_read();
  DEF_sglId_gen_head_ptr_4_EQ_31___d36 = DEF_x__h1664 == (tUInt8)31u;
  DEF_x__h1634 = (tUInt8)31u & (DEF_x__h1664 + (tUInt8)1u);
  INST_sglId_gen_head_ptr.METH_write(DEF_x__h1634);
  INST_sglId_gen_inited.METH_write(DEF_sglId_gen_head_ptr_4_EQ_31___d36);
}

void MOD_mkMMUSynth::RL_sglId_gen_tag_rule()
{
  tUInt32 DEF_x1__h1539;
  tUInt32 DEF_x__h1558;
  DEF_t__h1513 = INST_sglId_gen_tags.METH_port1__read();
  DEF_x__h1664 = INST_sglId_gen_head_ptr.METH_read();
  DEF_x__h1558 = primShiftL32(32u, 32u, 1u, 5u, (tUInt8)(DEF_x__h1664));
  DEF_x1__h1539 = DEF_t__h1513 | DEF_x__h1558;
  DEF_x__h1634 = (tUInt8)31u & (DEF_x__h1664 + (tUInt8)1u);
  INST_sglId_gen_tags.METH_port1__write(DEF_x1__h1539);
  INST_sglId_gen_head_ptr.METH_write(DEF_x__h1634);
  INST_sglId_gen_tagFifo.METH_enq(DEF_x__h1664);
  INST_sglId_gen_counter_dec_wire.METH_wset((tUInt8)1u);
}

void MOD_mkMMUSynth::RL_complete_sglId_gen()
{
  INST_sglId_gen_comp_fifo.METH_deq();
}

void MOD_mkMMUSynth::RL_regall_cbram_counter_0_react()
{
  tUInt8 DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54;
  tUInt8 DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52;
  tUInt8 DEF_b__h3596;
  tUInt8 DEF_b__h3605;
  tUInt8 DEF_b__h3591;
  DEF_b__h3591 = INST_regall_cbram_counter_0_cnt.METH_read();
  DEF_b__h3605 = INST_regall_cbram_counter_0_dec_wire.METH_wget();
  DEF_b__h3596 = INST_regall_cbram_counter_0_inc_wire.METH_wget();
  DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h3591 + (INST_regall_cbram_counter_0_inc_wire.METH_whas() ? DEF_b__h3596 : (tUInt8)0u))) - (INST_regall_cbram_counter_0_dec_wire.METH_whas() ? DEF_b__h3605 : (tUInt8)0u));
  DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54 = !(DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52 == (tUInt8)0u);
  INST_regall_cbram_counter_0_cnt.METH_write(DEF_regall_cbram_counter_0_cnt_4_PLUS_IF_regall_cb_ETC___d52);
  INST_regall_cbram_counter_0_positive_reg.METH_write(DEF_NOT_regall_cbram_counter_0_cnt_4_PLUS_IF_regal_ETC___d54);
}

void MOD_mkMMUSynth::RL_regall_cbram_counter_1_react()
{
  tUInt8 DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65;
  tUInt8 DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63;
  tUInt8 DEF_b__h3912;
  tUInt8 DEF_b__h3918;
  tUInt8 DEF_b__h3907;
  DEF_b__h3907 = INST_regall_cbram_counter_1_cnt.METH_read();
  DEF_b__h3918 = INST_regall_cbram_counter_1_dec_wire.METH_wget();
  DEF_b__h3912 = INST_regall_cbram_counter_1_inc_wire.METH_wget();
  DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h3907 + (INST_regall_cbram_counter_1_inc_wire.METH_whas() ? DEF_b__h3912 : (tUInt8)0u))) - (INST_regall_cbram_counter_1_dec_wire.METH_whas() ? DEF_b__h3918 : (tUInt8)0u));
  DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65 = !(DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63 == (tUInt8)0u);
  INST_regall_cbram_counter_1_cnt.METH_write(DEF_regall_cbram_counter_1_cnt_5_PLUS_IF_regall_cb_ETC___d63);
  INST_regall_cbram_counter_1_positive_reg.METH_write(DEF_NOT_regall_cbram_counter_1_cnt_5_PLUS_IF_regal_ETC___d65);
}

void MOD_mkMMUSynth::RL_regall_cbram_bramRule()
{
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d99;
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d113;
  tUInt8 DEF_regall_cbram_bram_a_read__02_BIT_144___d103;
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_144___d101;
  tUInt8 DEF_regall_cbram_data2_0_6_BIT_145___d100;
  tUInt8 DEF_regall_cbram_data1_0_9_BIT_146___d90;
  tUInt8 DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144___d81;
  tUInt8 DEF_regall_cbram_data1_0_9_BITS_145_TO_144___d91;
  tUInt8 DEF_regall_cbram_data0_0_whas____d74;
  tUInt8 DEF_regall_cbram_data0_0_wget__5_BIT_146___d76;
  DEF_regall_cbram_responseFifo_0_notFull____d69 = INST_regall_cbram_responseFifo_0.METH_notFull();
  DEF_regall_cbram_data0_0_whas____d74 = INST_regall_cbram_data0_0.METH_whas();
  DEF_regall_cbram_data2_0___d66 = INST_regall_cbram_data2_0.METH_read();
  DEF_regall_cbram_data1_0___d89 = INST_regall_cbram_data1_0.METH_read();
  DEF_regall_cbram_data0_0_wget____d75 = INST_regall_cbram_data0_0.METH_wget();
  DEF_regall_cbram_data0_0_wget__5_BIT_146___d76 = DEF_regall_cbram_data0_0_wget____d75.get_bits_in_word8(4u,
													  18u,
													  1u);
  DEF_regall_cbram_bram_a_read____d102 = INST_regall_cbram_bram.METH_a_read();
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data1_0___d89,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data0_0_wget____d75,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data2_0___d66,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108);
  wop_primExtractWide(144u,
		      145u,
		      DEF_regall_cbram_bram_a_read____d102,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109);
  DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144___d81 = DEF_regall_cbram_data0_0_wget____d75.get_bits_in_word8(4u,
														  16u,
														  2u);
  DEF_regall_cbram_data1_0_9_BITS_145_TO_144___d91 = DEF_regall_cbram_data1_0___d89.get_bits_in_word8(4u,
												      16u,
												      2u);
  DEF_regall_cbram_data1_0_9_BIT_146___d90 = DEF_regall_cbram_data1_0___d89.get_bits_in_word8(4u,
											      18u,
											      1u);
  DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
											      18u,
											      1u);
  DEF_regall_cbram_data2_0_6_BIT_145___d100 = DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
											       17u,
											       1u);
  DEF_regall_cbram_data2_0_6_BIT_144___d101 = DEF_regall_cbram_data2_0___d66.get_bits_in_word8(4u,
											       16u,
											       1u);
  DEF_regall_cbram_bram_a_read__02_BIT_144___d103 = DEF_regall_cbram_bram_a_read____d102.get_bits_in_word8(4u,
													   16u,
													   1u);
  DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110 = DEF_regall_cbram_data2_0_6_BIT_145___d100 ? DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108 : DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109;
  DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111 = (DEF_regall_cbram_data2_0_6_BIT_145___d100 ? !DEF_regall_cbram_data2_0_6_BIT_144___d101 : !DEF_regall_cbram_bram_a_read__02_BIT_144___d103) ? DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110 : DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110;
  DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84 = DEF_regall_cbram_data0_0_wget____d75.get_bits_in_word8(4u,
															16u,
															1u) ? DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83 : DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83;
  DEF_DONTCARE_CONCAT_DONTCARE___d85.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144___d81)) << 16u) | DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_bits_in_word32(4u,
																												0u,
																												16u)),
						      4u,
						      0u,
						      18u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(3u),
									  3u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(2u),
											     2u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(1u),
														1u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(0u),
																   0u);
  DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144___d81)) << 16u) | DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_bits_in_word32(4u,
																															  0u,
																															  16u)),
										4u,
										0u,
										18u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84.get_whole_word(0u),
																			     0u);
  DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87 = !DEF_regall_cbram_data0_0_whas____d74 || !DEF_regall_cbram_data0_0_wget__5_BIT_146___d76 ? DEF_DONTCARE_CONCAT_DONTCARE___d85 : DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86;
  DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94 = DEF_regall_cbram_data1_0___d89.get_bits_in_word8(4u,
														  16u,
														  1u) ? DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93 : DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93;
  DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data1_0_9_BITS_145_TO_144___d91)) << 16u) | DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_bits_in_word32(4u,
																														    0u,
																														    16u)),
										4u,
										0u,
										18u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(0u),
																			     0u);
  DEF_DONTCARE_CONCAT_DONTCARE___d96.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data1_0_9_BITS_145_TO_144___d91)) << 16u) | DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_bits_in_word32(4u,
																											  0u,
																											  16u)),
						      4u,
						      0u,
						      18u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(3u),
									  3u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(2u),
											     2u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(1u),
														1u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94.get_whole_word(0u),
																   0u);
  DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97 = DEF_regall_cbram_data1_0_9_BIT_146___d90 ? DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95 : DEF_DONTCARE_CONCAT_DONTCARE___d96;
  DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = !DEF_regall_cbram_responseFifo_0_notFull____d69;
  DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d113 = DEF_regall_cbram_data2_0_6_BIT_146___d67 && DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
  DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d99 = DEF_regall_cbram_data2_0_6_BIT_146___d67 && DEF_regall_cbram_responseFifo_0_notFull____d69;
  DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88.set_bits_in_word(524287u & ((((tUInt32)(DEF_regall_cbram_data0_0_whas____d74 && DEF_regall_cbram_data0_0_wget__5_BIT_146___d76)) << 18u) | DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87.get_bits_in_word32(4u,
																																			  0u,
																																			  18u)),
										4u,
										0u,
										19u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87.get_whole_word(0u),
																			     0u);
  DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98.set_bits_in_word(524287u & ((((tUInt32)(DEF_regall_cbram_data1_0_9_BIT_146___d90)) << 18u) | DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97.get_bits_in_word32(4u,
																													    0u,
																													    18u)),
										4u,
										0u,
										19u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97.get_whole_word(3u),
												    3u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97.get_whole_word(2u),
														       2u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97.get_whole_word(1u),
																	  1u).set_whole_word(DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97.get_whole_word(0u),
																			     0u);
  DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112.set_bits_in_word(131071u & ((((tUInt32)(DEF_regall_cbram_data2_0_6_BIT_145___d100 ? DEF_regall_cbram_data2_0_6_BIT_144___d101 : DEF_regall_cbram_bram_a_read__02_BIT_144___d103)) << 16u) | DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111.get_bits_in_word32(4u,
																																									     0u,
																																									     16u)),
										 4u,
										 0u,
										 17u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111.get_whole_word(0u),
																			      0u);
  INST_regall_cbram_data1_0.METH_write(DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88);
  INST_regall_cbram_data2_0.METH_write(DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98);
  if (DEF_regall_cbram_data2_0_6_BIT_146_7_AND_regall_cb_ETC___d99)
    INST_regall_cbram_responseFifo_0.METH_enq(DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_regall_cbram_data2_0_6_BIT_146_7_AND_NOT_regal_ETC___d113)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_regall_cbram_bramRule_1()
{
  tUInt8 DEF_regall_cbram_data2_1_14_BIT_146_15_AND_regall__ETC___d147;
  tUInt8 DEF_regall_cbram_data2_1_14_BIT_146_15_AND_NOT_reg_ETC___d161;
  tUInt8 DEF_regall_cbram_bram_b_read__50_BIT_144___d151;
  tUInt8 DEF_regall_cbram_data2_1_14_BIT_144___d149;
  tUInt8 DEF_regall_cbram_data2_1_14_BIT_145___d148;
  tUInt8 DEF_regall_cbram_data1_1_37_BIT_146___d138;
  tUInt8 DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144___d129;
  tUInt8 DEF_regall_cbram_data1_1_37_BITS_145_TO_144___d139;
  tUInt8 DEF_regall_cbram_data0_1_whas____d122;
  tUInt8 DEF_regall_cbram_data0_1_wget__23_BIT_146___d124;
  DEF_regall_cbram_responseFifo_1_notFull____d117 = INST_regall_cbram_responseFifo_1.METH_notFull();
  DEF_regall_cbram_data0_1_whas____d122 = INST_regall_cbram_data0_1.METH_whas();
  DEF_regall_cbram_data2_1___d114 = INST_regall_cbram_data2_1.METH_read();
  DEF_regall_cbram_data1_1___d137 = INST_regall_cbram_data1_1.METH_read();
  DEF_regall_cbram_data0_1_wget____d123 = INST_regall_cbram_data0_1.METH_wget();
  DEF_regall_cbram_data0_1_wget__23_BIT_146___d124 = DEF_regall_cbram_data0_1_wget____d123.get_bits_in_word8(4u,
													     18u,
													     1u);
  DEF_regall_cbram_bram_b_read____d150 = INST_regall_cbram_bram.METH_b_read();
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data1_1___d137,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data0_1_wget____d123,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131);
  wop_primExtractWide(144u,
		      147u,
		      DEF_regall_cbram_data2_1___d114,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156);
  wop_primExtractWide(144u,
		      145u,
		      DEF_regall_cbram_bram_b_read____d150,
		      32u,
		      143u,
		      32u,
		      0u,
		      DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157);
  DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144___d129 = DEF_regall_cbram_data0_1_wget____d123.get_bits_in_word8(4u,
														     16u,
														     2u);
  DEF_regall_cbram_data1_1_37_BITS_145_TO_144___d139 = DEF_regall_cbram_data1_1___d137.get_bits_in_word8(4u,
													 16u,
													 2u);
  DEF_regall_cbram_data1_1_37_BIT_146___d138 = DEF_regall_cbram_data1_1___d137.get_bits_in_word8(4u,
												 18u,
												 1u);
  DEF_regall_cbram_data2_1_14_BIT_146___d115 = DEF_regall_cbram_data2_1___d114.get_bits_in_word8(4u,
												 18u,
												 1u);
  DEF_regall_cbram_data2_1_14_BIT_145___d148 = DEF_regall_cbram_data2_1___d114.get_bits_in_word8(4u,
												 17u,
												 1u);
  DEF_regall_cbram_data2_1_14_BIT_144___d149 = DEF_regall_cbram_data2_1___d114.get_bits_in_word8(4u,
												 16u,
												 1u);
  DEF_regall_cbram_bram_b_read__50_BIT_144___d151 = DEF_regall_cbram_bram_b_read____d150.get_bits_in_word8(4u,
													   16u,
													   1u);
  DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158 = DEF_regall_cbram_data2_1_14_BIT_145___d148 ? DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156 : DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157;
  DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159 = (DEF_regall_cbram_data2_1_14_BIT_145___d148 ? !DEF_regall_cbram_data2_1_14_BIT_144___d149 : !DEF_regall_cbram_bram_b_read__50_BIT_144___d151) ? DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158 : DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158;
  DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142 = DEF_regall_cbram_data1_1___d137.get_bits_in_word8(4u,
														    16u,
														    1u) ? DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141 : DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141;
  DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data1_1_37_BITS_145_TO_144___d139)) << 16u) | DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_bits_in_word32(4u,
																															0u,
																															16u)),
										 4u,
										 0u,
										 18u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(0u),
																			      0u);
  DEF_DONTCARE_CONCAT_DONTCARE___d144.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data1_1_37_BITS_145_TO_144___d139)) << 16u) | DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_bits_in_word32(4u,
																											      0u,
																											      16u)),
						       4u,
						       0u,
						       18u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(3u),
									   3u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(2u),
											      2u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(1u),
														 1u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142.get_whole_word(0u),
																    0u);
  DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145 = DEF_regall_cbram_data1_1_37_BIT_146___d138 ? DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143 : DEF_DONTCARE_CONCAT_DONTCARE___d144;
  DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132 = DEF_regall_cbram_data0_1_wget____d123.get_bits_in_word8(4u,
															  16u,
															  1u) ? DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131 : DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131;
  DEF_DONTCARE_CONCAT_DONTCARE___d133.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144___d129)) << 16u) | DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_bits_in_word32(4u,
																												    0u,
																												    16u)),
						       4u,
						       0u,
						       18u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(3u),
									   3u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(2u),
											      2u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(1u),
														 1u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(0u),
																    0u);
  DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134.set_bits_in_word(262143u & ((((tUInt32)(DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144___d129)) << 16u) | DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_bits_in_word32(4u,
																															      0u,
																															      16u)),
										 4u,
										 0u,
										 18u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132.get_whole_word(0u),
																			      0u);
  DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135 = !DEF_regall_cbram_data0_1_whas____d122 || !DEF_regall_cbram_data0_1_wget__23_BIT_146___d124 ? DEF_DONTCARE_CONCAT_DONTCARE___d133 : DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134;
  DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118 = !DEF_regall_cbram_responseFifo_1_notFull____d117;
  DEF_regall_cbram_data2_1_14_BIT_146_15_AND_NOT_reg_ETC___d161 = DEF_regall_cbram_data2_1_14_BIT_146___d115 && DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118;
  DEF_regall_cbram_data2_1_14_BIT_146_15_AND_regall__ETC___d147 = DEF_regall_cbram_data2_1_14_BIT_146___d115 && DEF_regall_cbram_responseFifo_1_notFull____d117;
  DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146.set_bits_in_word(524287u & ((((tUInt32)(DEF_regall_cbram_data1_1_37_BIT_146___d138)) << 18u) | DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145.get_bits_in_word32(4u,
																														0u,
																														18u)),
										 4u,
										 0u,
										 19u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145.get_whole_word(0u),
																			      0u);
  DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136.set_bits_in_word(524287u & ((((tUInt32)(DEF_regall_cbram_data0_1_whas____d122 && DEF_regall_cbram_data0_1_wget__23_BIT_146___d124)) << 18u) | DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135.get_bits_in_word32(4u,
																																			       0u,
																																			       18u)),
										 4u,
										 0u,
										 19u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135.get_whole_word(0u),
																			      0u);
  DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160.set_bits_in_word(131071u & ((((tUInt32)(DEF_regall_cbram_data2_1_14_BIT_145___d148 ? DEF_regall_cbram_data2_1_14_BIT_144___d149 : DEF_regall_cbram_bram_b_read__50_BIT_144___d151)) << 16u) | DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159.get_bits_in_word32(4u,
																																									       0u,
																																									       16u)),
										 4u,
										 0u,
										 17u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159.get_whole_word(3u),
												     3u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159.get_whole_word(2u),
															2u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159.get_whole_word(0u),
																			      0u);
  INST_regall_cbram_data1_1.METH_write(DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136);
  INST_regall_cbram_data2_1.METH_write(DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146);
  if (DEF_regall_cbram_data2_1_14_BIT_146_15_AND_regall__ETC___d147)
    INST_regall_cbram_responseFifo_1.METH_enq(DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_regall_cbram_data2_1_14_BIT_146_15_AND_NOT_reg_ETC___d161)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_counter_0_react()
{
  tUInt8 DEF_NOT_translationTable_cbram_counter_0_cnt_62_PL_ETC___d172;
  tUInt8 DEF_translationTable_cbram_counter_0_cnt_62_PLUS_I_ETC___d170;
  tUInt8 DEF_b__h8055;
  tUInt8 DEF_b__h8064;
  tUInt8 DEF_b__h8050;
  DEF_b__h8050 = INST_translationTable_cbram_counter_0_cnt.METH_read();
  DEF_b__h8064 = INST_translationTable_cbram_counter_0_dec_wire.METH_wget();
  DEF_b__h8055 = INST_translationTable_cbram_counter_0_inc_wire.METH_wget();
  DEF_translationTable_cbram_counter_0_cnt_62_PLUS_I_ETC___d170 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h8050 + (INST_translationTable_cbram_counter_0_inc_wire.METH_whas() ? DEF_b__h8055 : (tUInt8)0u))) - (INST_translationTable_cbram_counter_0_dec_wire.METH_whas() ? DEF_b__h8064 : (tUInt8)0u));
  DEF_NOT_translationTable_cbram_counter_0_cnt_62_PL_ETC___d172 = !(DEF_translationTable_cbram_counter_0_cnt_62_PLUS_I_ETC___d170 == (tUInt8)0u);
  INST_translationTable_cbram_counter_0_cnt.METH_write(DEF_translationTable_cbram_counter_0_cnt_62_PLUS_I_ETC___d170);
  INST_translationTable_cbram_counter_0_positive_reg.METH_write(DEF_NOT_translationTable_cbram_counter_0_cnt_62_PL_ETC___d172);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_counter_1_react()
{
  tUInt8 DEF_NOT_translationTable_cbram_counter_1_cnt_73_PL_ETC___d183;
  tUInt8 DEF_translationTable_cbram_counter_1_cnt_73_PLUS_I_ETC___d181;
  tUInt8 DEF_b__h8371;
  tUInt8 DEF_b__h8377;
  tUInt8 DEF_b__h8366;
  DEF_b__h8366 = INST_translationTable_cbram_counter_1_cnt.METH_read();
  DEF_b__h8377 = INST_translationTable_cbram_counter_1_dec_wire.METH_wget();
  DEF_b__h8371 = INST_translationTable_cbram_counter_1_inc_wire.METH_wget();
  DEF_translationTable_cbram_counter_1_cnt_73_PLUS_I_ETC___d181 = (tUInt8)3u & (((tUInt8)3u & (DEF_b__h8366 + (INST_translationTable_cbram_counter_1_inc_wire.METH_whas() ? DEF_b__h8371 : (tUInt8)0u))) - (INST_translationTable_cbram_counter_1_dec_wire.METH_whas() ? DEF_b__h8377 : (tUInt8)0u));
  DEF_NOT_translationTable_cbram_counter_1_cnt_73_PL_ETC___d183 = !(DEF_translationTable_cbram_counter_1_cnt_73_PLUS_I_ETC___d181 == (tUInt8)0u);
  INST_translationTable_cbram_counter_1_cnt.METH_write(DEF_translationTable_cbram_counter_1_cnt_73_PLUS_I_ETC___d181);
  INST_translationTable_cbram_counter_1_positive_reg.METH_write(DEF_NOT_translationTable_cbram_counter_1_cnt_73_PL_ETC___d183);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_bramRule()
{
  tUInt32 DEF_translationTable_cbram_data1_0_02_BIT_29_03_CO_ETC___d206;
  tUInt32 DEF_translationTable_cbram_data0_0_whas__92_AND_tr_ETC___d201;
  tUInt8 DEF_translationTable_cbram_data2_0_84_BIT_29_85_AN_ETC___d207;
  tUInt8 DEF_translationTable_cbram_data2_0_84_BIT_29_85_AN_ETC___d212;
  tUInt32 DEF_x__h9039;
  tUInt8 DEF_translationTable_cbram_data1_0_02_BIT_29___d203;
  tUInt32 DEF_tpl_snd__h9061;
  tUInt32 DEF_translationTable_cbram_data0_0_wget__93_BITS_2_ETC___d199;
  tUInt32 DEF_translationTable_cbram_data1_0_02_BITS_28_TO_0___d204;
  tUInt32 DEF_x_a_read__h9067;
  tUInt32 DEF_translationTable_cbram_data0_0_wget____d193;
  tUInt32 DEF_translationTable_cbram_data1_0___d202;
  tUInt8 DEF_translationTable_cbram_data0_0_whas____d192;
  tUInt8 DEF_translationTable_cbram_data0_0_wget__93_BIT_29___d194;
  DEF_translationTable_cbram_responseFifo_0_notFull____d187 = INST_translationTable_cbram_responseFifo_0.METH_notFull();
  DEF_translationTable_cbram_data0_0_whas____d192 = INST_translationTable_cbram_data0_0.METH_whas();
  DEF_translationTable_cbram_data2_0___d184 = INST_translationTable_cbram_data2_0.METH_read();
  DEF_translationTable_cbram_data0_0_wget____d193 = INST_translationTable_cbram_data0_0.METH_wget();
  DEF_translationTable_cbram_data0_0_wget__93_BIT_29___d194 = (tUInt8)(DEF_translationTable_cbram_data0_0_wget____d193 >> 29u);
  DEF_translationTable_cbram_data1_0___d202 = INST_translationTable_cbram_data1_0.METH_read();
  DEF_x_a_read__h9067 = INST_translationTable_cbram_bram.METH_a_read();
  DEF_translationTable_cbram_data1_0_02_BITS_28_TO_0___d204 = (tUInt32)(536870911u & DEF_translationTable_cbram_data1_0___d202);
  DEF_translationTable_cbram_data0_0_wget__93_BITS_2_ETC___d199 = (tUInt32)(536870911u & DEF_translationTable_cbram_data0_0_wget____d193);
  DEF_tpl_snd__h9061 = (tUInt32)(268435455u & DEF_translationTable_cbram_data2_0___d184);
  DEF_translationTable_cbram_data1_0_02_BIT_29___d203 = (tUInt8)(DEF_translationTable_cbram_data1_0___d202 >> 29u);
  DEF_translationTable_cbram_data2_0_84_BIT_29___d185 = (tUInt8)(DEF_translationTable_cbram_data2_0___d184 >> 29u);
  DEF_x__h9039 = (tUInt8)((tUInt8)1u & (DEF_translationTable_cbram_data2_0___d184 >> 28u)) ? DEF_tpl_snd__h9061 : DEF_x_a_read__h9067;
  DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188 = !DEF_translationTable_cbram_responseFifo_0_notFull____d187;
  DEF_translationTable_cbram_data2_0_84_BIT_29_85_AN_ETC___d212 = DEF_translationTable_cbram_data2_0_84_BIT_29___d185 && DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188;
  DEF_translationTable_cbram_data2_0_84_BIT_29_85_AN_ETC___d207 = DEF_translationTable_cbram_data2_0_84_BIT_29___d185 && DEF_translationTable_cbram_responseFifo_0_notFull____d187;
  DEF_translationTable_cbram_data0_0_whas__92_AND_tr_ETC___d201 = 1073741823u & ((((tUInt32)(DEF_translationTable_cbram_data0_0_whas____d192 && DEF_translationTable_cbram_data0_0_wget__93_BIT_29___d194)) << 29u) | (!DEF_translationTable_cbram_data0_0_whas____d192 || !DEF_translationTable_cbram_data0_0_wget__93_BIT_29___d194 ? DEF_translationTable_cbram_data0_0_wget__93_BITS_2_ETC___d199 : DEF_translationTable_cbram_data0_0_wget__93_BITS_2_ETC___d199));
  DEF_translationTable_cbram_data1_0_02_BIT_29_03_CO_ETC___d206 = 1073741823u & ((((tUInt32)(DEF_translationTable_cbram_data1_0_02_BIT_29___d203)) << 29u) | (DEF_translationTable_cbram_data1_0_02_BIT_29___d203 ? DEF_translationTable_cbram_data1_0_02_BITS_28_TO_0___d204 : DEF_translationTable_cbram_data1_0_02_BITS_28_TO_0___d204));
  INST_translationTable_cbram_data1_0.METH_write(DEF_translationTable_cbram_data0_0_whas__92_AND_tr_ETC___d201);
  INST_translationTable_cbram_data2_0.METH_write(DEF_translationTable_cbram_data1_0_02_BIT_29_03_CO_ETC___d206);
  if (DEF_translationTable_cbram_data2_0_84_BIT_29_85_AN_ETC___d207)
    INST_translationTable_cbram_responseFifo_0.METH_enq(DEF_x__h9039);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_translationTable_cbram_data2_0_84_BIT_29_85_AN_ETC___d212)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_translationTable_cbram_bramRule_1()
{
  tUInt32 DEF_translationTable_cbram_data0_1_whas__21_AND_tr_ETC___d230;
  tUInt32 DEF_translationTable_cbram_data1_1_31_BIT_29_32_CO_ETC___d235;
  tUInt8 DEF_translationTable_cbram_data2_1_13_BIT_29_14_AN_ETC___d236;
  tUInt8 DEF_translationTable_cbram_data2_1_13_BIT_29_14_AN_ETC___d241;
  tUInt32 DEF_x__h9412;
  tUInt8 DEF_translationTable_cbram_data1_1_31_BIT_29___d232;
  tUInt32 DEF_tpl_snd__h9434;
  tUInt32 DEF_translationTable_cbram_data0_1_wget__22_BITS_2_ETC___d228;
  tUInt32 DEF_translationTable_cbram_data1_1_31_BITS_28_TO_0___d233;
  tUInt32 DEF_x_b_read__h9440;
  tUInt32 DEF_translationTable_cbram_data0_1_wget____d222;
  tUInt32 DEF_translationTable_cbram_data1_1___d231;
  tUInt8 DEF_translationTable_cbram_data0_1_whas____d221;
  tUInt8 DEF_translationTable_cbram_data0_1_wget__22_BIT_29___d223;
  DEF_translationTable_cbram_responseFifo_1_notFull____d216 = INST_translationTable_cbram_responseFifo_1.METH_notFull();
  DEF_translationTable_cbram_data0_1_whas____d221 = INST_translationTable_cbram_data0_1.METH_whas();
  DEF_translationTable_cbram_data2_1___d213 = INST_translationTable_cbram_data2_1.METH_read();
  DEF_translationTable_cbram_data0_1_wget____d222 = INST_translationTable_cbram_data0_1.METH_wget();
  DEF_translationTable_cbram_data0_1_wget__22_BIT_29___d223 = (tUInt8)(DEF_translationTable_cbram_data0_1_wget____d222 >> 29u);
  DEF_translationTable_cbram_data1_1___d231 = INST_translationTable_cbram_data1_1.METH_read();
  DEF_x_b_read__h9440 = INST_translationTable_cbram_bram.METH_b_read();
  DEF_translationTable_cbram_data1_1_31_BITS_28_TO_0___d233 = (tUInt32)(536870911u & DEF_translationTable_cbram_data1_1___d231);
  DEF_translationTable_cbram_data0_1_wget__22_BITS_2_ETC___d228 = (tUInt32)(536870911u & DEF_translationTable_cbram_data0_1_wget____d222);
  DEF_tpl_snd__h9434 = (tUInt32)(268435455u & DEF_translationTable_cbram_data2_1___d213);
  DEF_translationTable_cbram_data1_1_31_BIT_29___d232 = (tUInt8)(DEF_translationTable_cbram_data1_1___d231 >> 29u);
  DEF_translationTable_cbram_data2_1_13_BIT_29___d214 = (tUInt8)(DEF_translationTable_cbram_data2_1___d213 >> 29u);
  DEF_x__h9412 = (tUInt8)((tUInt8)1u & (DEF_translationTable_cbram_data2_1___d213 >> 28u)) ? DEF_tpl_snd__h9434 : DEF_x_b_read__h9440;
  DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217 = !DEF_translationTable_cbram_responseFifo_1_notFull____d216;
  DEF_translationTable_cbram_data2_1_13_BIT_29_14_AN_ETC___d241 = DEF_translationTable_cbram_data2_1_13_BIT_29___d214 && DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217;
  DEF_translationTable_cbram_data2_1_13_BIT_29_14_AN_ETC___d236 = DEF_translationTable_cbram_data2_1_13_BIT_29___d214 && DEF_translationTable_cbram_responseFifo_1_notFull____d216;
  DEF_translationTable_cbram_data1_1_31_BIT_29_32_CO_ETC___d235 = 1073741823u & ((((tUInt32)(DEF_translationTable_cbram_data1_1_31_BIT_29___d232)) << 29u) | (DEF_translationTable_cbram_data1_1_31_BIT_29___d232 ? DEF_translationTable_cbram_data1_1_31_BITS_28_TO_0___d233 : DEF_translationTable_cbram_data1_1_31_BITS_28_TO_0___d233));
  DEF_translationTable_cbram_data0_1_whas__21_AND_tr_ETC___d230 = 1073741823u & ((((tUInt32)(DEF_translationTable_cbram_data0_1_whas____d221 && DEF_translationTable_cbram_data0_1_wget__22_BIT_29___d223)) << 29u) | (!DEF_translationTable_cbram_data0_1_whas____d221 || !DEF_translationTable_cbram_data0_1_wget__22_BIT_29___d223 ? DEF_translationTable_cbram_data0_1_wget__22_BITS_2_ETC___d228 : DEF_translationTable_cbram_data0_1_wget__22_BITS_2_ETC___d228));
  INST_translationTable_cbram_data1_1.METH_write(DEF_translationTable_cbram_data0_1_whas__21_AND_tr_ETC___d230);
  INST_translationTable_cbram_data2_1.METH_write(DEF_translationTable_cbram_data1_1_31_BIT_29_32_CO_ETC___d235);
  if (DEF_translationTable_cbram_data2_1_13_BIT_29_14_AN_ETC___d236)
    INST_translationTable_cbram_responseFifo_1.METH_enq(DEF_x__h9412);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_translationTable_cbram_data2_1_13_BIT_29_14_AN_ETC___d241)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
}

void MOD_mkMMUSynth::RL_mkConnectionGetPut()
{
  DEF_dmaErrorFifos_0_first____d245 = INST_dmaErrorFifos_0.METH_first();
  INST_dmaErrorFifos_0.METH_deq();
  INST_dmaErrorFifo.METH_enq(DEF_dmaErrorFifos_0_first____d245);
}

void MOD_mkMMUSynth::RL_mkConnectionGetPut_1()
{
  DEF_dmaErrorFifos_1_first____d248 = INST_dmaErrorFifos_1.METH_first();
  INST_dmaErrorFifos_1.METH_deq();
  INST_dmaErrorFifo.METH_enq(DEF_dmaErrorFifos_1_first____d248);
}

void MOD_mkMMUSynth::RL_stage1()
{
  tUInt8 DEF_x2__h11201;
  tUInt64 DEF_incomingReqs_0_first____d254;
  DEF_incomingReqs_0_first____d254 = INST_incomingReqs_0.METH_first();
  DEF_x2__h11201 = (tUInt8)(DEF_incomingReqs_0_first____d254 >> 40u);
  DEF__2_CONCAT_DONTCARE___d256.set_bits_in_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															     0u,
															     19u),
						 4u,
						 0u,
						 19u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_incomingReqs_0.METH_deq();
  INST_regall_cbram_bram.METH_a_put((tUInt8)0u,
				    DEF_x2__h11201,
				    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_regall_cbram_counter_0_dec_wire.METH_wset((tUInt8)1u);
  INST_regall_cbram_data0_0.METH_wset(DEF__2_CONCAT_DONTCARE___d256);
  INST_reqs0_0.METH_enq(DEF_incomingReqs_0_first____d254);
}

void MOD_mkMMUSynth::RL_stage2()
{
  tUInt8 DEF_NOT_regall_cbram_responseFifo_0_first__59_BIT__ETC___d287;
  tUInt8 DEF_x__h12023;
  tUInt8 DEF_x__h12006;
  tUInt8 DEF_x__h11991;
  tUInt8 DEF_x__h11978;
  tUInt32 DEF_off12__h11667;
  tUInt32 DEF_off8__h11666;
  tUInt32 DEF_off4__h11665;
  tUInt32 DEF_off0__h11664;
  tUInt64 DEF_reqs0_0_first____d266;
  DEF_regall_cbram_responseFifo_0_first____d259 = INST_regall_cbram_responseFifo_0.METH_first();
  DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260 = DEF_regall_cbram_responseFifo_0_first____d259.get_bits_in_word8(4u,
															     16u,
															     1u);
  DEF_reqs0_0_first____d266 = INST_reqs0_0.METH_first();
  DEF_off0__h11664 = (tUInt32)(268435455u & (DEF_reqs0_0_first____d266 >> 12u));
  DEF_off4__h11665 = (tUInt32)(16777215u & (DEF_reqs0_0_first____d266 >> 16u));
  DEF_off8__h11666 = (tUInt32)(1048575u & (DEF_reqs0_0_first____d266 >> 20u));
  DEF_off12__h11667 = (tUInt32)(65535u & (DEF_reqs0_0_first____d266 >> 24u));
  DEF_x__h11978 = DEF_regall_cbram_responseFifo_0_first____d259.get_bits_in_word8(3u, 12u, 8u);
  DEF_x__h11991 = DEF_regall_cbram_responseFifo_0_first____d259.get_bits_in_word8(2u, 8u, 8u);
  DEF_x__h12006 = DEF_regall_cbram_responseFifo_0_first____d259.get_bits_in_word8(1u, 4u, 8u);
  DEF_x__h12023 = DEF_regall_cbram_responseFifo_0_first____d259.get_bits_in_word8(0u, 0u, 8u);
  DEF_NOT_regall_cbram_responseFifo_0_first__59_BIT__ETC___d287 = !DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260;
  DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284.set_bits_in_word(8191u & ((((tUInt32)(DEF_x__h11978)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h11991 >> 3u))),
										 2u,
										 0u,
										 13u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h11991))) << 29u) | (((tUInt32)(DEF_x__h12006)) << 21u)) | (((tUInt32)(DEF_x__h12023)) << 13u)) | (tUInt32)(DEF_reqs0_0_first____d266 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_reqs0_0_first____d266),
															0u);
  DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285.set_bits_in_word(32767u & (((((tUInt32)(DEF_off4__h11665 < primExtract32(24u,
																	 145u,
																	 DEF_regall_cbram_responseFifo_0_first____d259,
																	 32u,
																	 67u,
																	 32u,
																	 44u))) << 14u) | (((tUInt32)(DEF_off0__h11664 < primExtract32(28u,
																								       145u,
																								       DEF_regall_cbram_responseFifo_0_first____d259,
																								       32u,
																								       35u,
																								       32u,
																								       8u))) << 13u)) | DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284.get_bits_in_word32(2u,
																																					 0u,
																																					 13u)),
										 2u,
										 0u,
										 15u).set_whole_word(DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284.get_whole_word(1u),
												     1u).set_whole_word(DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284.get_whole_word(0u),
															0u);
  DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286.set_bits_in_word(131071u & (((((tUInt32)(DEF_off12__h11667 < primExtract32(16u,
																	   145u,
																	   DEF_regall_cbram_responseFifo_0_first____d259,
																	   32u,
																	   131u,
																	   32u,
																	   116u))) << 16u) | (((tUInt32)(DEF_off8__h11666 < primExtract32(20u,
																									  145u,
																									  DEF_regall_cbram_responseFifo_0_first____d259,
																									  32u,
																									  99u,
																									  32u,
																									  80u))) << 15u)) | DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285.get_bits_in_word32(2u,
																																					     0u,
																																					     15u)),
										 2u,
										 0u,
										 17u).set_whole_word(DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285.get_whole_word(1u),
												     1u).set_whole_word(DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285.get_whole_word(0u),
															0u);
  DEF__805306368_CONCAT_reqs0_0_first__66___d288.set_bits_in_word((tUInt32)(805306368u >> 19u),
								  2u,
								  0u,
								  11u).set_whole_word((((tUInt32)(524287u & 805306368u)) << 13u) | (tUInt32)(DEF_reqs0_0_first____d266 >> 32u),
										      1u).set_whole_word((tUInt32)(DEF_reqs0_0_first____d266),
													 0u);
  INST_reqs0_0.METH_deq();
  INST_regall_cbram_responseFifo_0.METH_deq();
  INST_regall_cbram_counter_0_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260)
    INST_stage3Params_0.METH_enq(DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286);
  if (DEF_NOT_regall_cbram_responseFifo_0_first__59_BIT__ETC___d287)
    INST_dmaErrorFifos_0.METH_enq(DEF__805306368_CONCAT_reqs0_0_first__66___d288);
}

void MOD_mkMMUSynth::RL_stage3()
{
  tUInt64 DEF__0_CONCAT_IF_stage3Params_0_first__92_BIT_80_93_ETC___d321;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h12566;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h12569;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h12572;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h12575;
  tUInt8 DEF_y_avValue_fst__h12375;
  tUInt8 DEF_y_avValue_snd_fst__h12545;
  tUInt8 DEF_y_avValue_fst__h12393;
  tUInt8 DEF_y_avValue_snd_fst__h12535;
  tUInt8 DEF_y_avValue_fst__h12411;
  tUInt8 DEF_x__h12679;
  tUInt8 DEF_y_avValue_snd_fst__h12525;
  tUInt8 DEF_x__h12598;
  tUInt8 DEF_stage3Params_0_first__92_BIT_77___d296;
  tUInt8 DEF_stage3Params_0_first__92_BIT_78___d295;
  tUInt8 DEF_stage3Params_0_first__92_BIT_79___d294;
  tUInt8 DEF_stage3Params_0_first__92_BIT_80___d293;
  tUInt8 DEF_x_ptr__h12522;
  tUInt8 DEF_y_avValue_snd_fst__h12553;
  tUInt8 DEF_y_avValue_snd_fst__h12543;
  tUInt8 DEF_y_avValue_snd_fst__h12533;
  tUInt8 DEF_y_avValue_snd_fst__h12523;
  tUInt8 DEF_y_avValue_fst__h12356;
  tUInt8 DEF_y_avValue_fst__h12369;
  tUInt8 DEF_y_avValue_fst__h12387;
  tUInt8 DEF_y_avValue_fst__h12405;
  tUInt32 DEF_x1_avValue_snd_snd_value__h12576;
  DEF_stage3Params_0_first____d292 = INST_stage3Params_0.METH_first();
  DEF_x1_avValue_snd_snd_value__h12576 = DEF_stage3Params_0_first____d292.get_bits_in_word32(0u,
											     0u,
											     24u);
  DEF_y_avValue_fst__h12405 = DEF_stage3Params_0_first____d292.get_bits_in_word8(2u, 5u, 8u);
  DEF_y_avValue_fst__h12387 = primExtract8(8u,
					   81u,
					   DEF_stage3Params_0_first____d292,
					   32u,
					   68u,
					   32u,
					   61u);
  DEF_y_avValue_fst__h12369 = DEF_stage3Params_0_first____d292.get_bits_in_word8(1u, 21u, 8u);
  DEF_y_avValue_fst__h12356 = DEF_stage3Params_0_first____d292.get_bits_in_word8(1u, 13u, 8u);
  DEF_y_avValue_snd_fst__h12523 = DEF_stage3Params_0_first____d292.get_bits_in_word8(0u, 24u, 8u);
  DEF_y_avValue_snd_fst__h12533 = DEF_stage3Params_0_first____d292.get_bits_in_word8(0u, 20u, 8u);
  DEF_y_avValue_snd_fst__h12543 = DEF_stage3Params_0_first____d292.get_bits_in_word8(0u, 16u, 8u);
  DEF_y_avValue_snd_fst__h12553 = DEF_stage3Params_0_first____d292.get_bits_in_word8(0u, 12u, 8u);
  DEF_x_ptr__h12522 = DEF_stage3Params_0_first____d292.get_bits_in_word8(1u, 8u, 5u);
  DEF_stage3Params_0_first__92_BIT_80___d293 = DEF_stage3Params_0_first____d292.get_bits_in_word8(2u,
												  16u,
												  1u);
  DEF_stage3Params_0_first__92_BIT_79___d294 = DEF_stage3Params_0_first____d292.get_bits_in_word8(2u,
												  15u,
												  1u);
  DEF_stage3Params_0_first__92_BIT_77___d296 = DEF_stage3Params_0_first____d292.get_bits_in_word8(2u,
												  13u,
												  1u);
  DEF_stage3Params_0_first__92_BIT_78___d295 = DEF_stage3Params_0_first____d292.get_bits_in_word8(2u,
												  14u,
												  1u);
  DEF_y_avValue_snd_fst__h12545 = DEF_stage3Params_0_first__92_BIT_77___d296 ? DEF_y_avValue_snd_fst__h12553 : (tUInt8)0u;
  DEF_y_avValue_snd_fst__h12535 = DEF_stage3Params_0_first__92_BIT_78___d295 ? DEF_y_avValue_snd_fst__h12543 : DEF_y_avValue_snd_fst__h12545;
  DEF_y_avValue_snd_fst__h12525 = DEF_stage3Params_0_first__92_BIT_79___d294 ? DEF_y_avValue_snd_fst__h12533 : DEF_y_avValue_snd_fst__h12535;
  DEF_x__h12598 = DEF_stage3Params_0_first__92_BIT_80___d293 ? DEF_y_avValue_snd_fst__h12523 : DEF_y_avValue_snd_fst__h12525;
  DEF_y_avValue_fst__h12375 = DEF_stage3Params_0_first__92_BIT_77___d296 ? DEF_y_avValue_fst__h12356 : (tUInt8)0u;
  DEF_y_avValue_fst__h12393 = DEF_stage3Params_0_first__92_BIT_78___d295 ? DEF_y_avValue_fst__h12369 : DEF_y_avValue_fst__h12375;
  DEF_y_avValue_fst__h12411 = DEF_stage3Params_0_first__92_BIT_79___d294 ? DEF_y_avValue_fst__h12387 : DEF_y_avValue_fst__h12393;
  DEF_x__h12679 = DEF_stage3Params_0_first__92_BIT_80___d293 ? DEF_y_avValue_fst__h12405 : DEF_y_avValue_fst__h12411;
  DEF_x1_avValue_snd_snd_pageSize__h12566 = DEF_stage3Params_0_first__92_BIT_77___d296 ? (tUInt8)1u : (tUInt8)0u;
  DEF_x1_avValue_snd_snd_pageSize__h12569 = DEF_stage3Params_0_first__92_BIT_78___d295 ? (tUInt8)2u : DEF_x1_avValue_snd_snd_pageSize__h12566;
  DEF_x1_avValue_snd_snd_pageSize__h12572 = DEF_stage3Params_0_first__92_BIT_79___d294 ? (tUInt8)3u : DEF_x1_avValue_snd_snd_pageSize__h12569;
  DEF_x1_avValue_snd_snd_pageSize__h12575 = DEF_stage3Params_0_first__92_BIT_80___d293 ? (tUInt8)4u : DEF_x1_avValue_snd_snd_pageSize__h12572;
  DEF__0_CONCAT_IF_stage3Params_0_first__92_BIT_80_93_ETC___d321 = 2251799813685247llu & ((((((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_x1_avValue_snd_snd_pageSize__h12575)) << 45u)) | (((tUInt64)(DEF_x1_avValue_snd_snd_value__h12576)) << 21u)) | (((tUInt64)(DEF_x__h12598)) << 13u)) | (((tUInt64)(DEF_x__h12679)) << 5u)) | (tUInt64)(DEF_x_ptr__h12522));
  INST_stage3Params_0.METH_deq();
  INST_stage4Params_0.METH_enq(DEF__0_CONCAT_IF_stage3Params_0_first__92_BIT_80_93_ETC___d321);
}

void MOD_mkMMUSynth::RL_stage4()
{
  tUInt32 DEF_x2__h13123;
  tUInt32 DEF_IF_stage4Params_0_first__25_BITS_47_TO_45_26_E_ETC___d348;
  tUInt64 DEF_x_off__h12860;
  tUInt32 DEF_x_pref__h12859;
  tUInt8 DEF_p__h12762;
  tUInt8 DEF_p__h12898;
  tUInt8 DEF_ptr__h12761;
  tUInt8 DEF_idxOffset__h12760;
  tUInt8 DEF_pbase__h12759;
  tUInt32 DEF_x__h12869;
  DEF_stage4Params_0_first____d325 = INST_stage4Params_0.METH_first();
  DEF_x__h12869 = (tUInt32)(16777215u & (DEF_stage4Params_0_first____d325 >> 21u));
  DEF_pbase__h12759 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_0_first____d325 >> 13u));
  DEF_idxOffset__h12760 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_0_first____d325 >> 5u));
  DEF_ptr__h12761 = (tUInt8)((tUInt8)31u & DEF_stage4Params_0_first____d325);
  DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327 = ((tUInt8)((tUInt8)7u & (DEF_stage4Params_0_first____d325 >> 45u))) == (tUInt8)0u;
  DEF_p__h12762 = (tUInt8)255u & (DEF_pbase__h12759 + DEF_idxOffset__h12760);
  DEF_p__h12898 = DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327 ? (tUInt8)0u : DEF_p__h12762;
  DEF_x_pref__h12859 = (tUInt32)(DEF_ptr__h12761);
  DEF_x_off__h12860 = 1099511627775llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_x__h12869));
  DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338.set_bits_in_word(2047u & ((((tUInt32)((tUInt8)5u)) << 8u) | (tUInt32)((tUInt8)(DEF_x_pref__h12859 >> 24u))),
										  2u,
										  0u,
										  11u).set_whole_word((((tUInt32)(16777215u & DEF_x_pref__h12859)) << 8u) | (tUInt32)((tUInt8)(DEF_x_off__h12860 >> 32u)),
												      1u).set_whole_word((tUInt32)(DEF_x_off__h12860),
															 0u);
  DEF_IF_stage4Params_0_first__25_BITS_47_TO_45_26_E_ETC___d348 = 1073741823u & ((((tUInt32)(DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327 ? (tUInt8)5u : (tUInt8)(DEF_stage4Params_0_first____d325 >> 48u))) << 27u) | (tUInt32)(134217727u & (DEF_stage4Params_0_first____d325 >> 21u)));
  DEF__2_CONCAT_DONTCARE___d344 = 715827882u;
  DEF_x2__h13123 = 8191u & ((((tUInt32)(DEF_ptr__h12761)) << 8u) | (tUInt32)(DEF_p__h12898));
  INST_stage4Params_0.METH_deq();
  if (DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327)
    INST_dmaErrorFifos_1.METH_enq(DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338);
  INST_translationTable_cbram_bram.METH_a_put((tUInt8)0u, DEF_x2__h13123, 178956970u);
  INST_translationTable_cbram_counter_0_dec_wire.METH_wset((tUInt8)1u);
  INST_translationTable_cbram_data0_0.METH_wset(DEF__2_CONCAT_DONTCARE___d344);
  INST_offs1_0.METH_enq(DEF_IF_stage4Params_0_first__25_BITS_47_TO_45_26_E_ETC___d348);
}

void MOD_mkMMUSynth::RL_stage5()
{
  tUInt64 DEF_offs1_0_first__54_BITS_29_TO_27_55_CONCAT_IF_o_ETC___d378;
  tUInt64 DEF_rv__h13725;
  tUInt64 DEF_rv__h13737;
  tUInt64 DEF_rv__h13713;
  tUInt64 DEF_rv__h13703;
  tUInt64 DEF_x_physAddr__h13682;
  tUInt8 DEF_x__h13694;
  tUInt32 DEF_b12__h13589;
  tUInt32 DEF_b8__h13588;
  tUInt32 DEF_b4__h13587;
  tUInt32 DEF_offs1_0_first__54_BITS_23_TO_0___d371;
  tUInt32 DEF_v__h13365;
  tUInt32 DEF_offs1_0_first____d354;
  DEF_offs1_0_first____d354 = INST_offs1_0.METH_first();
  DEF_v__h13365 = INST_translationTable_cbram_responseFifo_0.METH_first();
  DEF_offs1_0_first__54_BITS_23_TO_0___d371 = (tUInt32)(16777215u & DEF_offs1_0_first____d354);
  DEF_b4__h13587 = (tUInt32)(16777215u & DEF_v__h13365);
  DEF_b8__h13588 = (tUInt32)(1048575u & DEF_v__h13365);
  DEF_b12__h13589 = (tUInt32)(65535u & DEF_v__h13365);
  DEF_x__h13694 = (tUInt8)((tUInt8)7u & (DEF_offs1_0_first____d354 >> 24u));
  DEF_rv__h13703 = 1099511627775llu & ((((tUInt64)(DEF_v__h13365)) << 12u) | (tUInt64)((tUInt32)(4095u & DEF_offs1_0_first____d354)));
  DEF_rv__h13713 = 1099511627775llu & ((((tUInt64)(DEF_b4__h13587)) << 16u) | (tUInt64)((tUInt32)(65535u & DEF_offs1_0_first____d354)));
  DEF_rv__h13737 = 1099511627775llu & ((((tUInt64)(DEF_b12__h13589)) << 24u) | (tUInt64)(DEF_offs1_0_first__54_BITS_23_TO_0___d371));
  DEF_rv__h13725 = 1099511627775llu & ((((tUInt64)(DEF_b8__h13588)) << 20u) | (tUInt64)((tUInt32)(1048575u & DEF_offs1_0_first____d354)));
  switch (DEF_x__h13694) {
  case (tUInt8)1u:
    DEF_x_physAddr__h13682 = DEF_rv__h13703;
    break;
  case (tUInt8)2u:
    DEF_x_physAddr__h13682 = DEF_rv__h13713;
    break;
  case (tUInt8)3u:
    DEF_x_physAddr__h13682 = DEF_rv__h13725;
    break;
  case (tUInt8)4u:
    DEF_x_physAddr__h13682 = DEF_rv__h13737;
    break;
  default:
    DEF_x_physAddr__h13682 = 1099511627775llu & ((((tUInt64)(DEF_b12__h13589)) << 24u) | (tUInt64)(DEF_offs1_0_first__54_BITS_23_TO_0___d371));
  }
  DEF_offs1_0_first__54_BITS_29_TO_27_55_CONCAT_IF_o_ETC___d378 = 8796093022207llu & ((((tUInt64)((tUInt8)(DEF_offs1_0_first____d354 >> 27u))) << 40u) | DEF_x_physAddr__h13682);
  INST_translationTable_cbram_responseFifo_0.METH_deq();
  INST_translationTable_cbram_counter_0_inc_wire.METH_wset((tUInt8)1u);
  INST_offs1_0.METH_deq();
  INST_pageResponseFifos_0.METH_enq(DEF_offs1_0_first__54_BITS_29_TO_27_55_CONCAT_IF_o_ETC___d378);
}

void MOD_mkMMUSynth::RL_stage1_1()
{
  tUInt8 DEF_x2__h13938;
  tUInt64 DEF_incomingReqs_1_first____d384;
  DEF_incomingReqs_1_first____d384 = INST_incomingReqs_1.METH_first();
  DEF_x2__h13938 = (tUInt8)(DEF_incomingReqs_1_first____d384 >> 40u);
  DEF__2_CONCAT_DONTCARE___d256.set_bits_in_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															     0u,
															     19u),
						 4u,
						 0u,
						 19u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_147_h4aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_incomingReqs_1.METH_deq();
  INST_regall_cbram_bram.METH_b_put((tUInt8)0u,
				    DEF_x2__h13938,
				    UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa);
  INST_regall_cbram_counter_1_dec_wire.METH_wset((tUInt8)1u);
  INST_regall_cbram_data0_1.METH_wset(DEF__2_CONCAT_DONTCARE___d256);
  INST_reqs0_1.METH_enq(DEF_incomingReqs_1_first____d384);
}

void MOD_mkMMUSynth::RL_stage2_1()
{
  tUInt8 DEF_NOT_regall_cbram_responseFifo_1_first__88_BIT__ETC___d415;
  tUInt8 DEF_x__h14609;
  tUInt8 DEF_x__h14592;
  tUInt8 DEF_x__h14577;
  tUInt8 DEF_x__h14564;
  tUInt32 DEF_off12__h14330;
  tUInt32 DEF_off8__h14329;
  tUInt32 DEF_off4__h14328;
  tUInt32 DEF_off0__h14327;
  tUInt64 DEF_reqs0_1_first____d394;
  DEF_regall_cbram_responseFifo_1_first____d388 = INST_regall_cbram_responseFifo_1.METH_first();
  DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389 = DEF_regall_cbram_responseFifo_1_first____d388.get_bits_in_word8(4u,
															     16u,
															     1u);
  DEF_reqs0_1_first____d394 = INST_reqs0_1.METH_first();
  DEF_off0__h14327 = (tUInt32)(268435455u & (DEF_reqs0_1_first____d394 >> 12u));
  DEF_off4__h14328 = (tUInt32)(16777215u & (DEF_reqs0_1_first____d394 >> 16u));
  DEF_off8__h14329 = (tUInt32)(1048575u & (DEF_reqs0_1_first____d394 >> 20u));
  DEF_off12__h14330 = (tUInt32)(65535u & (DEF_reqs0_1_first____d394 >> 24u));
  DEF_x__h14564 = DEF_regall_cbram_responseFifo_1_first____d388.get_bits_in_word8(3u, 12u, 8u);
  DEF_x__h14577 = DEF_regall_cbram_responseFifo_1_first____d388.get_bits_in_word8(2u, 8u, 8u);
  DEF_x__h14592 = DEF_regall_cbram_responseFifo_1_first____d388.get_bits_in_word8(1u, 4u, 8u);
  DEF_x__h14609 = DEF_regall_cbram_responseFifo_1_first____d388.get_bits_in_word8(0u, 0u, 8u);
  DEF_NOT_regall_cbram_responseFifo_1_first__88_BIT__ETC___d415 = !DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389;
  DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412.set_bits_in_word(8191u & ((((tUInt32)(DEF_x__h14564)) << 5u) | (tUInt32)((tUInt8)(DEF_x__h14577 >> 3u))),
										 2u,
										 0u,
										 13u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_x__h14577))) << 29u) | (((tUInt32)(DEF_x__h14592)) << 21u)) | (((tUInt32)(DEF_x__h14609)) << 13u)) | (tUInt32)(DEF_reqs0_1_first____d394 >> 32u),
												     1u).set_whole_word((tUInt32)(DEF_reqs0_1_first____d394),
															0u);
  DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413.set_bits_in_word(32767u & (((((tUInt32)(DEF_off4__h14328 < primExtract32(24u,
																	 145u,
																	 DEF_regall_cbram_responseFifo_1_first____d388,
																	 32u,
																	 67u,
																	 32u,
																	 44u))) << 14u) | (((tUInt32)(DEF_off0__h14327 < primExtract32(28u,
																								       145u,
																								       DEF_regall_cbram_responseFifo_1_first____d388,
																								       32u,
																								       35u,
																								       32u,
																								       8u))) << 13u)) | DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412.get_bits_in_word32(2u,
																																					 0u,
																																					 13u)),
										 2u,
										 0u,
										 15u).set_whole_word(DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412.get_whole_word(1u),
												     1u).set_whole_word(DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412.get_whole_word(0u),
															0u);
  DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414.set_bits_in_word(131071u & (((((tUInt32)(DEF_off12__h14330 < primExtract32(16u,
																	   145u,
																	   DEF_regall_cbram_responseFifo_1_first____d388,
																	   32u,
																	   131u,
																	   32u,
																	   116u))) << 16u) | (((tUInt32)(DEF_off8__h14329 < primExtract32(20u,
																									  145u,
																									  DEF_regall_cbram_responseFifo_1_first____d388,
																									  32u,
																									  99u,
																									  32u,
																									  80u))) << 15u)) | DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413.get_bits_in_word32(2u,
																																					     0u,
																																					     15u)),
										 2u,
										 0u,
										 17u).set_whole_word(DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413.get_whole_word(1u),
												     1u).set_whole_word(DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413.get_whole_word(0u),
															0u);
  DEF__805306368_CONCAT_reqs0_1_first__94___d416.set_bits_in_word((tUInt32)(805306368u >> 19u),
								  2u,
								  0u,
								  11u).set_whole_word((((tUInt32)(524287u & 805306368u)) << 13u) | (tUInt32)(DEF_reqs0_1_first____d394 >> 32u),
										      1u).set_whole_word((tUInt32)(DEF_reqs0_1_first____d394),
													 0u);
  INST_reqs0_1.METH_deq();
  INST_regall_cbram_responseFifo_1.METH_deq();
  INST_regall_cbram_counter_1_inc_wire.METH_wset((tUInt8)1u);
  if (DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389)
    INST_stage3Params_1.METH_enq(DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414);
  if (DEF_NOT_regall_cbram_responseFifo_1_first__88_BIT__ETC___d415)
    INST_dmaErrorFifos_0.METH_enq(DEF__805306368_CONCAT_reqs0_1_first__94___d416);
}

void MOD_mkMMUSynth::RL_stage3_1()
{
  tUInt64 DEF__0_CONCAT_IF_stage3Params_1_first__20_BIT_80_21_ETC___d449;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h15079;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h15082;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h15085;
  tUInt8 DEF_x1_avValue_snd_snd_pageSize__h15088;
  tUInt8 DEF_y_avValue_fst__h14961;
  tUInt8 DEF_y_avValue_snd_fst__h15058;
  tUInt8 DEF_y_avValue_fst__h14979;
  tUInt8 DEF_y_avValue_snd_fst__h15048;
  tUInt8 DEF_y_avValue_fst__h14997;
  tUInt8 DEF_x__h15190;
  tUInt8 DEF_y_avValue_snd_fst__h15038;
  tUInt8 DEF_x__h15109;
  tUInt8 DEF_stage3Params_1_first__20_BIT_77___d424;
  tUInt8 DEF_stage3Params_1_first__20_BIT_78___d423;
  tUInt8 DEF_stage3Params_1_first__20_BIT_79___d422;
  tUInt8 DEF_stage3Params_1_first__20_BIT_80___d421;
  tUInt8 DEF_x_ptr__h15035;
  tUInt8 DEF_y_avValue_snd_fst__h15066;
  tUInt8 DEF_y_avValue_snd_fst__h15056;
  tUInt8 DEF_y_avValue_snd_fst__h15046;
  tUInt8 DEF_y_avValue_snd_fst__h15036;
  tUInt8 DEF_y_avValue_fst__h14942;
  tUInt8 DEF_y_avValue_fst__h14955;
  tUInt8 DEF_y_avValue_fst__h14973;
  tUInt8 DEF_y_avValue_fst__h14991;
  tUInt32 DEF_x1_avValue_snd_snd_value__h15089;
  DEF_stage3Params_1_first____d420 = INST_stage3Params_1.METH_first();
  DEF_x1_avValue_snd_snd_value__h15089 = DEF_stage3Params_1_first____d420.get_bits_in_word32(0u,
											     0u,
											     24u);
  DEF_y_avValue_fst__h14991 = DEF_stage3Params_1_first____d420.get_bits_in_word8(2u, 5u, 8u);
  DEF_y_avValue_fst__h14973 = primExtract8(8u,
					   81u,
					   DEF_stage3Params_1_first____d420,
					   32u,
					   68u,
					   32u,
					   61u);
  DEF_y_avValue_fst__h14955 = DEF_stage3Params_1_first____d420.get_bits_in_word8(1u, 21u, 8u);
  DEF_y_avValue_fst__h14942 = DEF_stage3Params_1_first____d420.get_bits_in_word8(1u, 13u, 8u);
  DEF_y_avValue_snd_fst__h15036 = DEF_stage3Params_1_first____d420.get_bits_in_word8(0u, 24u, 8u);
  DEF_y_avValue_snd_fst__h15046 = DEF_stage3Params_1_first____d420.get_bits_in_word8(0u, 20u, 8u);
  DEF_y_avValue_snd_fst__h15056 = DEF_stage3Params_1_first____d420.get_bits_in_word8(0u, 16u, 8u);
  DEF_y_avValue_snd_fst__h15066 = DEF_stage3Params_1_first____d420.get_bits_in_word8(0u, 12u, 8u);
  DEF_x_ptr__h15035 = DEF_stage3Params_1_first____d420.get_bits_in_word8(1u, 8u, 5u);
  DEF_stage3Params_1_first__20_BIT_80___d421 = DEF_stage3Params_1_first____d420.get_bits_in_word8(2u,
												  16u,
												  1u);
  DEF_stage3Params_1_first__20_BIT_79___d422 = DEF_stage3Params_1_first____d420.get_bits_in_word8(2u,
												  15u,
												  1u);
  DEF_stage3Params_1_first__20_BIT_77___d424 = DEF_stage3Params_1_first____d420.get_bits_in_word8(2u,
												  13u,
												  1u);
  DEF_stage3Params_1_first__20_BIT_78___d423 = DEF_stage3Params_1_first____d420.get_bits_in_word8(2u,
												  14u,
												  1u);
  DEF_y_avValue_snd_fst__h15058 = DEF_stage3Params_1_first__20_BIT_77___d424 ? DEF_y_avValue_snd_fst__h15066 : (tUInt8)0u;
  DEF_y_avValue_snd_fst__h15048 = DEF_stage3Params_1_first__20_BIT_78___d423 ? DEF_y_avValue_snd_fst__h15056 : DEF_y_avValue_snd_fst__h15058;
  DEF_y_avValue_snd_fst__h15038 = DEF_stage3Params_1_first__20_BIT_79___d422 ? DEF_y_avValue_snd_fst__h15046 : DEF_y_avValue_snd_fst__h15048;
  DEF_x__h15109 = DEF_stage3Params_1_first__20_BIT_80___d421 ? DEF_y_avValue_snd_fst__h15036 : DEF_y_avValue_snd_fst__h15038;
  DEF_y_avValue_fst__h14961 = DEF_stage3Params_1_first__20_BIT_77___d424 ? DEF_y_avValue_fst__h14942 : (tUInt8)0u;
  DEF_y_avValue_fst__h14979 = DEF_stage3Params_1_first__20_BIT_78___d423 ? DEF_y_avValue_fst__h14955 : DEF_y_avValue_fst__h14961;
  DEF_y_avValue_fst__h14997 = DEF_stage3Params_1_first__20_BIT_79___d422 ? DEF_y_avValue_fst__h14973 : DEF_y_avValue_fst__h14979;
  DEF_x__h15190 = DEF_stage3Params_1_first__20_BIT_80___d421 ? DEF_y_avValue_fst__h14991 : DEF_y_avValue_fst__h14997;
  DEF_x1_avValue_snd_snd_pageSize__h15079 = DEF_stage3Params_1_first__20_BIT_77___d424 ? (tUInt8)1u : (tUInt8)0u;
  DEF_x1_avValue_snd_snd_pageSize__h15082 = DEF_stage3Params_1_first__20_BIT_78___d423 ? (tUInt8)2u : DEF_x1_avValue_snd_snd_pageSize__h15079;
  DEF_x1_avValue_snd_snd_pageSize__h15085 = DEF_stage3Params_1_first__20_BIT_79___d422 ? (tUInt8)3u : DEF_x1_avValue_snd_snd_pageSize__h15082;
  DEF_x1_avValue_snd_snd_pageSize__h15088 = DEF_stage3Params_1_first__20_BIT_80___d421 ? (tUInt8)4u : DEF_x1_avValue_snd_snd_pageSize__h15085;
  DEF__0_CONCAT_IF_stage3Params_1_first__20_BIT_80_21_ETC___d449 = 2251799813685247llu & ((((((((tUInt64)((tUInt8)0u)) << 48u) | (((tUInt64)(DEF_x1_avValue_snd_snd_pageSize__h15088)) << 45u)) | (((tUInt64)(DEF_x1_avValue_snd_snd_value__h15089)) << 21u)) | (((tUInt64)(DEF_x__h15109)) << 13u)) | (((tUInt64)(DEF_x__h15190)) << 5u)) | (tUInt64)(DEF_x_ptr__h15035));
  INST_stage3Params_1.METH_deq();
  INST_stage4Params_1.METH_enq(DEF__0_CONCAT_IF_stage3Params_1_first__20_BIT_80_21_ETC___d449);
}

void MOD_mkMMUSynth::RL_stage4_1()
{
  tUInt32 DEF_x2__h15509;
  tUInt32 DEF_IF_stage4Params_1_first__53_BITS_47_TO_45_54_E_ETC___d474;
  tUInt64 DEF_x_off__h15369;
  tUInt32 DEF_x_pref__h15368;
  tUInt8 DEF_p__h15273;
  tUInt8 DEF_p__h15407;
  tUInt8 DEF_ptr__h15272;
  tUInt8 DEF_idxOffset__h15271;
  tUInt8 DEF_pbase__h15270;
  tUInt32 DEF_x__h15378;
  DEF_stage4Params_1_first____d453 = INST_stage4Params_1.METH_first();
  DEF_x__h15378 = (tUInt32)(16777215u & (DEF_stage4Params_1_first____d453 >> 21u));
  DEF_pbase__h15270 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_1_first____d453 >> 13u));
  DEF_idxOffset__h15271 = (tUInt8)((tUInt8)255u & (DEF_stage4Params_1_first____d453 >> 5u));
  DEF_ptr__h15272 = (tUInt8)((tUInt8)31u & DEF_stage4Params_1_first____d453);
  DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455 = ((tUInt8)((tUInt8)7u & (DEF_stage4Params_1_first____d453 >> 45u))) == (tUInt8)0u;
  DEF_p__h15273 = (tUInt8)255u & (DEF_pbase__h15270 + DEF_idxOffset__h15271);
  DEF_p__h15407 = DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455 ? (tUInt8)0u : DEF_p__h15273;
  DEF_x_pref__h15368 = (tUInt32)(DEF_ptr__h15272);
  DEF_x_off__h15369 = 1099511627775llu & ((((tUInt64)(0u)) << 24u) | (tUInt64)(DEF_x__h15378));
  DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465.set_bits_in_word(2047u & ((((tUInt32)((tUInt8)5u)) << 8u) | (tUInt32)((tUInt8)(DEF_x_pref__h15368 >> 24u))),
										  2u,
										  0u,
										  11u).set_whole_word((((tUInt32)(16777215u & DEF_x_pref__h15368)) << 8u) | (tUInt32)((tUInt8)(DEF_x_off__h15369 >> 32u)),
												      1u).set_whole_word((tUInt32)(DEF_x_off__h15369),
															 0u);
  DEF_IF_stage4Params_1_first__53_BITS_47_TO_45_54_E_ETC___d474 = 1073741823u & ((((tUInt32)(DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455 ? (tUInt8)5u : (tUInt8)(DEF_stage4Params_1_first____d453 >> 48u))) << 27u) | (tUInt32)(134217727u & (DEF_stage4Params_1_first____d453 >> 21u)));
  DEF__2_CONCAT_DONTCARE___d344 = 715827882u;
  DEF_x2__h15509 = 8191u & ((((tUInt32)(DEF_ptr__h15272)) << 8u) | (tUInt32)(DEF_p__h15407));
  INST_stage4Params_1.METH_deq();
  if (DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455)
    INST_dmaErrorFifos_1.METH_enq(DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465);
  INST_translationTable_cbram_bram.METH_b_put((tUInt8)0u, DEF_x2__h15509, 178956970u);
  INST_translationTable_cbram_counter_1_dec_wire.METH_wset((tUInt8)1u);
  INST_translationTable_cbram_data0_1.METH_wset(DEF__2_CONCAT_DONTCARE___d344);
  INST_offs1_1.METH_enq(DEF_IF_stage4Params_1_first__53_BITS_47_TO_45_54_E_ETC___d474);
}

void MOD_mkMMUSynth::RL_stage5_1()
{
  tUInt64 DEF_offs1_1_first__80_BITS_29_TO_27_81_CONCAT_IF_o_ETC___d504;
  tUInt64 DEF_rv__h15976;
  tUInt64 DEF_rv__h15964;
  tUInt64 DEF_rv__h15952;
  tUInt64 DEF_rv__h15942;
  tUInt64 DEF_x_physAddr__h15921;
  tUInt8 DEF_x__h15933;
  tUInt32 DEF_b12__h15901;
  tUInt32 DEF_b8__h15900;
  tUInt32 DEF_b4__h15899;
  tUInt32 DEF_offs1_1_first__80_BITS_23_TO_0___d497;
  tUInt32 DEF_v__h15677;
  tUInt32 DEF_offs1_1_first____d480;
  DEF_offs1_1_first____d480 = INST_offs1_1.METH_first();
  DEF_v__h15677 = INST_translationTable_cbram_responseFifo_1.METH_first();
  DEF_offs1_1_first__80_BITS_23_TO_0___d497 = (tUInt32)(16777215u & DEF_offs1_1_first____d480);
  DEF_b4__h15899 = (tUInt32)(16777215u & DEF_v__h15677);
  DEF_b8__h15900 = (tUInt32)(1048575u & DEF_v__h15677);
  DEF_b12__h15901 = (tUInt32)(65535u & DEF_v__h15677);
  DEF_x__h15933 = (tUInt8)((tUInt8)7u & (DEF_offs1_1_first____d480 >> 24u));
  DEF_rv__h15942 = 1099511627775llu & ((((tUInt64)(DEF_v__h15677)) << 12u) | (tUInt64)((tUInt32)(4095u & DEF_offs1_1_first____d480)));
  DEF_rv__h15952 = 1099511627775llu & ((((tUInt64)(DEF_b4__h15899)) << 16u) | (tUInt64)((tUInt32)(65535u & DEF_offs1_1_first____d480)));
  DEF_rv__h15964 = 1099511627775llu & ((((tUInt64)(DEF_b8__h15900)) << 20u) | (tUInt64)((tUInt32)(1048575u & DEF_offs1_1_first____d480)));
  DEF_rv__h15976 = 1099511627775llu & ((((tUInt64)(DEF_b12__h15901)) << 24u) | (tUInt64)(DEF_offs1_1_first__80_BITS_23_TO_0___d497));
  switch (DEF_x__h15933) {
  case (tUInt8)1u:
    DEF_x_physAddr__h15921 = DEF_rv__h15942;
    break;
  case (tUInt8)2u:
    DEF_x_physAddr__h15921 = DEF_rv__h15952;
    break;
  case (tUInt8)3u:
    DEF_x_physAddr__h15921 = DEF_rv__h15964;
    break;
  case (tUInt8)4u:
    DEF_x_physAddr__h15921 = DEF_rv__h15976;
    break;
  default:
    DEF_x_physAddr__h15921 = 1099511627775llu & ((((tUInt64)(DEF_b12__h15901)) << 24u) | (tUInt64)(DEF_offs1_1_first__80_BITS_23_TO_0___d497));
  }
  DEF_offs1_1_first__80_BITS_29_TO_27_81_CONCAT_IF_o_ETC___d504 = 8796093022207llu & ((((tUInt64)((tUInt8)(DEF_offs1_1_first____d480 >> 27u))) << 40u) | DEF_x_physAddr__h15921);
  INST_translationTable_cbram_responseFifo_1.METH_deq();
  INST_translationTable_cbram_counter_1_inc_wire.METH_wset((tUInt8)1u);
  INST_offs1_1.METH_deq();
  INST_pageResponseFifos_1.METH_enq(DEF_offs1_1_first__80_BITS_29_TO_27_81_CONCAT_IF_o_ETC___d504);
}

void MOD_mkMMUSynth::RL_idReturnRule()
{
  tUInt8 DEF_tag__h16401;
  tUInt32 DEF_v__h16345;
  DEF_v__h16345 = INST_idReturnFifo.METH_first();
  DEF_tag__h16401 = (tUInt8)((tUInt8)31u & DEF_v__h16345);
  DEF__0_CONCAT_DONTCARE___d512.set_bits_in_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_bits_in_word32(4u,
															    0u,
															    17u),
						 4u,
						 0u,
						 17u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(3u),
								     3u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(2u),
											2u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
													   1u).set_whole_word(UWide_literal_145_haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
															      0u);
  INST_idReturnFifo.METH_deq();
  INST_sglId_gen_retFifo.METH_enq(DEF_tag__h16401);
  INST_regall_cbram_bram.METH_b_put((tUInt8)1u, DEF_tag__h16401, DEF__0_CONCAT_DONTCARE___d512);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_v__h16345);
}


/* Methods */

void MOD_mkMMUSynth::METH_request_sglist(tUInt32 ARG_request_sglist_sglId,
					 tUInt32 ARG_request_sglist_sglIndex,
					 tUInt64 ARG_request_sglist_addr,
					 tUInt32 ARG_request_sglist_len)
{
  tUInt32 DEF_x2__h16932;
  tUInt32 DEF_id__h16773;
  tUInt32 DEF_handle__h16774;
  tUInt8 DEF_NOT_0_CONCAT_mmuid_13_EQ_request_sglist_sglId__ETC___d516;
  tUInt8 DEF_ind__h16881;
  tUInt32 DEF_request_sglist_sglId_BITS_31_TO_16___d514;
  tUInt32 DEF_x3__h16933;
  PORT_EN_request_sglist = (tUInt8)1u;
  DEF_WILL_FIRE_request_sglist = (tUInt8)1u;
  DEF_x3__h16933 = (tUInt32)(268435455u & ARG_request_sglist_addr);
  DEF_request_sglist_sglId_BITS_31_TO_16___d514 = (tUInt32)(ARG_request_sglist_sglId >> 16u);
  DEF_ind__h16881 = (tUInt8)((tUInt8)255u & ARG_request_sglist_sglIndex);
  DEF__0_CONCAT_mmuid___d513 = 65535u & ((tUInt32)(PORT_mmuid));
  DEF_NOT_0_CONCAT_mmuid_13_EQ_request_sglist_sglId__ETC___d516 = !(DEF__0_CONCAT_mmuid___d513 == DEF_request_sglist_sglId_BITS_31_TO_16___d514);
  DEF_handle__h16774 = (tUInt32)(65535u & ARG_request_sglist_sglId);
  DEF_id__h16773 = DEF_request_sglist_sglId_BITS_31_TO_16___d514;
  DEF_x2__h16932 = 8191u & ((((tUInt32)((tUInt8)((tUInt8)31u & ARG_request_sglist_sglId))) << 8u) | (tUInt32)(DEF_ind__h16881));
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_0_CONCAT_mmuid_13_EQ_request_sglist_sglId__ETC___d516)
      dollar_display(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_0_CONCAT_mmuid_13_EQ_request_sglist_sglId__ETC___d516)
      dollar_finish(sim_hdl, "32", 1u);
    if (PORT_hostMapped)
      simDma_init(DEF_id__h16773, DEF_handle__h16774, ARG_request_sglist_len);
  }
  INST_translationTable_cbram_bram.METH_a_put((tUInt8)1u, DEF_x2__h16932, DEF_x3__h16933);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_sglist()
{
  tUInt8 PORT_RDY_request_sglist;
  tUInt8 DEF_CAN_FIRE_request_sglist;
  DEF_translationTable_cbram_counter_0_positive_reg__h13083 = INST_translationTable_cbram_counter_0_positive_reg.METH_read();
  DEF_CAN_FIRE_request_sglist = DEF_translationTable_cbram_counter_0_positive_reg__h13083;
  PORT_RDY_request_sglist = DEF_CAN_FIRE_request_sglist;
  return PORT_RDY_request_sglist;
}

void MOD_mkMMUSynth::METH_request_region(tUInt32 ARG_request_region_sglId,
					 tUInt64 ARG_request_region_barr12,
					 tUInt32 ARG_request_region_index12,
					 tUInt64 ARG_request_region_barr8,
					 tUInt32 ARG_request_region_index8,
					 tUInt64 ARG_request_region_barr4,
					 tUInt32 ARG_request_region_index4,
					 tUInt64 ARG_request_region_barr0,
					 tUInt32 ARG_request_region_index0)
{
  tUInt8 DEF_x__h17177;
  tUInt8 DEF_reg12_idxOffset__h17097;
  tUInt8 DEF_reg8_idxOffset__h17107;
  tUInt8 DEF_reg4_idxOffset__h17115;
  tUInt8 DEF_reg0_idxOffset__h17123;
  tUInt32 DEF_reg12_barrier__h17096;
  tUInt32 DEF_reg8_barrier__h17106;
  tUInt32 DEF_reg4_barrier__h17114;
  tUInt32 DEF_reg0_barrier__h17122;
  PORT_EN_request_region = (tUInt8)1u;
  DEF_WILL_FIRE_request_region = (tUInt8)1u;
  DEF_reg0_barrier__h17122 = (tUInt32)(268435455u & ARG_request_region_barr0);
  DEF_reg4_barrier__h17114 = (tUInt32)(268435455u & ARG_request_region_barr4);
  DEF_reg8_barrier__h17106 = (tUInt32)(268435455u & ARG_request_region_barr8);
  DEF_reg12_barrier__h17096 = (tUInt32)(268435455u & ARG_request_region_barr12);
  DEF_reg0_idxOffset__h17123 = (tUInt8)((tUInt8)255u & ARG_request_region_index0);
  DEF_reg8_idxOffset__h17107 = (tUInt8)((tUInt8)255u & ARG_request_region_index8);
  DEF_reg4_idxOffset__h17115 = (tUInt8)((tUInt8)255u & ARG_request_region_index4);
  DEF_reg12_idxOffset__h17097 = (tUInt8)((tUInt8)255u & ARG_request_region_index12);
  DEF_x__h17177 = (tUInt8)((tUInt8)31u & ARG_request_region_sglId);
  DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536.set_bits_in_word((tUInt32)(DEF_reg8_barrier__h17106 >> 16u),
										 3u,
										 0u,
										 12u).set_whole_word(((((tUInt32)(65535u & DEF_reg8_barrier__h17106)) << 16u) | (((tUInt32)(DEF_reg8_idxOffset__h17107)) << 8u)) | (tUInt32)((tUInt8)(DEF_reg4_barrier__h17114 >> 20u)),
												     2u).set_whole_word(((((tUInt32)(1048575u & DEF_reg4_barrier__h17114)) << 12u) | (((tUInt32)(DEF_reg4_idxOffset__h17115)) << 4u)) | (tUInt32)((tUInt8)(DEF_reg0_barrier__h17122 >> 24u)),
															1u).set_whole_word((((tUInt32)(16777215u & DEF_reg0_barrier__h17122)) << 8u) | (tUInt32)(DEF_reg0_idxOffset__h17123),
																	   0u);
  DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537.set_bits_in_word(131071u & ((((tUInt32)((tUInt8)1u)) << 16u) | (tUInt32)(DEF_reg12_barrier__h17096 >> 12u)),
										  4u,
										  0u,
										  17u).set_whole_word(((((tUInt32)(4095u & DEF_reg12_barrier__h17096)) << 20u) | (((tUInt32)(DEF_reg12_idxOffset__h17097)) << 12u)) | DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536.get_bits_in_word32(3u,
																																				       0u,
																																				       12u),
												      3u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536.get_whole_word(2u),
															 2u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536.get_whole_word(1u),
																	    1u).set_whole_word(DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536.get_whole_word(0u),
																			       0u);
  INST_regall_cbram_bram.METH_b_put((tUInt8)1u,
				    DEF_x__h17177,
				    DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537);
  INST_configResponseFifo.METH_enq(DEF_x__h17177);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_region()
{
  tUInt8 PORT_RDY_request_region;
  tUInt8 DEF_CAN_FIRE_request_region;
  DEF_regall_cbram_counter_1_positive_reg__h13898 = INST_regall_cbram_counter_1_positive_reg.METH_read();
  DEF_CAN_FIRE_request_region = DEF_regall_cbram_counter_1_positive_reg__h13898 && INST_configResponseFifo.METH_i_notFull();
  PORT_RDY_request_region = DEF_CAN_FIRE_request_region;
  return PORT_RDY_request_region;
}

void MOD_mkMMUSynth::METH_request_idRequest(tUInt32 ARG_request_idRequest_fd)
{
  tUInt32 DEF_id__h17316;
  tUInt8 DEF_x__h17413;
  DEF_x__h17413 = INST_sglId_gen_tagFifo.METH_first();
  DEF__0_CONCAT_mmuid___d513 = 65535u & ((tUInt32)(PORT_mmuid));
  DEF_id__h17316 = (DEF__0_CONCAT_mmuid___d513 << 16u) | (tUInt32)(DEF_x__h17413);
  INST_sglId_gen_tagFifo.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (PORT_hostMapped)
      simDma_initfd(DEF_id__h17316, ARG_request_idRequest_fd);
  INST_idResponseFifo.METH_enq(DEF_x__h17413);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_idRequest()
{
  tUInt8 PORT_RDY_request_idRequest;
  tUInt8 DEF_CAN_FIRE_request_idRequest;
  DEF_CAN_FIRE_request_idRequest = INST_sglId_gen_tagFifo.METH_i_notEmpty() && INST_idResponseFifo.METH_i_notFull();
  PORT_RDY_request_idRequest = DEF_CAN_FIRE_request_idRequest;
  return PORT_RDY_request_idRequest;
}

void MOD_mkMMUSynth::METH_request_idReturn(tUInt32 ARG_request_idReturn_sglId)
{
  INST_idReturnFifo.METH_enq(ARG_request_idReturn_sglId);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (PORT_hostMapped)
      simDma_idreturn(ARG_request_idReturn_sglId);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_idReturn()
{
  tUInt8 PORT_RDY_request_idReturn;
  tUInt8 DEF_CAN_FIRE_request_idReturn;
  DEF_CAN_FIRE_request_idReturn = INST_idReturnFifo.METH_i_notFull();
  PORT_RDY_request_idReturn = DEF_CAN_FIRE_request_idReturn;
  return PORT_RDY_request_idReturn;
}

void MOD_mkMMUSynth::METH_request_setInterface(tUInt32 ARG_request_setInterface_interfaceId,
					       tUInt32 ARG_request_setInterface_sglId)
{
}

tUInt8 MOD_mkMMUSynth::METH_RDY_request_setInterface()
{
  tUInt8 PORT_RDY_request_setInterface;
  tUInt8 DEF_CAN_FIRE_request_setInterface;
  DEF_CAN_FIRE_request_setInterface = (tUInt8)1u;
  PORT_RDY_request_setInterface = DEF_CAN_FIRE_request_setInterface;
  return PORT_RDY_request_setInterface;
}

tUInt8 MOD_mkMMUSynth::METH_idResponsePipe_first()
{
  tUInt8 PORT_idResponsePipe_first;
  PORT_idResponsePipe_first = INST_idResponseFifo.METH_first();
  return PORT_idResponsePipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_first()
{
  tUInt8 PORT_RDY_idResponsePipe_first;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_first;
  DEF_idResponseFifo_i_notEmpty____d543 = INST_idResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_idResponsePipe_first = DEF_idResponseFifo_i_notEmpty____d543;
  PORT_RDY_idResponsePipe_first = DEF_CAN_FIRE_idResponsePipe_first;
  return PORT_RDY_idResponsePipe_first;
}

void MOD_mkMMUSynth::METH_idResponsePipe_deq()
{
  INST_idResponseFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_deq()
{
  tUInt8 PORT_RDY_idResponsePipe_deq;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_deq;
  DEF_idResponseFifo_i_notEmpty____d543 = INST_idResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_idResponsePipe_deq = DEF_idResponseFifo_i_notEmpty____d543;
  PORT_RDY_idResponsePipe_deq = DEF_CAN_FIRE_idResponsePipe_deq;
  return PORT_RDY_idResponsePipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_idResponsePipe_notEmpty()
{
  tUInt8 PORT_idResponsePipe_notEmpty;
  PORT_idResponsePipe_notEmpty = INST_idResponseFifo.METH_notEmpty();
  return PORT_idResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_idResponsePipe_notEmpty()
{
  tUInt8 PORT_RDY_idResponsePipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_idResponsePipe_notEmpty;
  DEF_CAN_FIRE_idResponsePipe_notEmpty = (tUInt8)1u;
  PORT_RDY_idResponsePipe_notEmpty = DEF_CAN_FIRE_idResponsePipe_notEmpty;
  return PORT_RDY_idResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_configResponsePipe_first()
{
  tUInt8 PORT_configResponsePipe_first;
  PORT_configResponsePipe_first = INST_configResponseFifo.METH_first();
  return PORT_configResponsePipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_first()
{
  tUInt8 PORT_RDY_configResponsePipe_first;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_first;
  DEF_configResponseFifo_i_notEmpty____d544 = INST_configResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_configResponsePipe_first = DEF_configResponseFifo_i_notEmpty____d544;
  PORT_RDY_configResponsePipe_first = DEF_CAN_FIRE_configResponsePipe_first;
  return PORT_RDY_configResponsePipe_first;
}

void MOD_mkMMUSynth::METH_configResponsePipe_deq()
{
  INST_configResponseFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_deq()
{
  tUInt8 PORT_RDY_configResponsePipe_deq;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_deq;
  DEF_configResponseFifo_i_notEmpty____d544 = INST_configResponseFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_configResponsePipe_deq = DEF_configResponseFifo_i_notEmpty____d544;
  PORT_RDY_configResponsePipe_deq = DEF_CAN_FIRE_configResponsePipe_deq;
  return PORT_RDY_configResponsePipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_configResponsePipe_notEmpty()
{
  tUInt8 PORT_configResponsePipe_notEmpty;
  PORT_configResponsePipe_notEmpty = INST_configResponseFifo.METH_notEmpty();
  return PORT_configResponsePipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_configResponsePipe_notEmpty()
{
  tUInt8 PORT_RDY_configResponsePipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_configResponsePipe_notEmpty;
  DEF_CAN_FIRE_configResponsePipe_notEmpty = (tUInt8)1u;
  PORT_RDY_configResponsePipe_notEmpty = DEF_CAN_FIRE_configResponsePipe_notEmpty;
  return PORT_RDY_configResponsePipe_notEmpty;
}

tUWide MOD_mkMMUSynth::METH_errorPipe_first()
{
  PORT_errorPipe_first = INST_dmaErrorFifo.METH_first();
  return PORT_errorPipe_first;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_first()
{
  tUInt8 PORT_RDY_errorPipe_first;
  tUInt8 DEF_CAN_FIRE_errorPipe_first;
  DEF_dmaErrorFifo_i_notEmpty____d545 = INST_dmaErrorFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_errorPipe_first = DEF_dmaErrorFifo_i_notEmpty____d545;
  PORT_RDY_errorPipe_first = DEF_CAN_FIRE_errorPipe_first;
  return PORT_RDY_errorPipe_first;
}

void MOD_mkMMUSynth::METH_errorPipe_deq()
{
  INST_dmaErrorFifo.METH_deq();
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_deq()
{
  tUInt8 PORT_RDY_errorPipe_deq;
  tUInt8 DEF_CAN_FIRE_errorPipe_deq;
  DEF_dmaErrorFifo_i_notEmpty____d545 = INST_dmaErrorFifo.METH_i_notEmpty();
  DEF_CAN_FIRE_errorPipe_deq = DEF_dmaErrorFifo_i_notEmpty____d545;
  PORT_RDY_errorPipe_deq = DEF_CAN_FIRE_errorPipe_deq;
  return PORT_RDY_errorPipe_deq;
}

tUInt8 MOD_mkMMUSynth::METH_errorPipe_notEmpty()
{
  tUInt8 PORT_errorPipe_notEmpty;
  PORT_errorPipe_notEmpty = INST_dmaErrorFifo.METH_notEmpty();
  return PORT_errorPipe_notEmpty;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_errorPipe_notEmpty()
{
  tUInt8 PORT_RDY_errorPipe_notEmpty;
  tUInt8 DEF_CAN_FIRE_errorPipe_notEmpty;
  DEF_CAN_FIRE_errorPipe_notEmpty = (tUInt8)1u;
  PORT_RDY_errorPipe_notEmpty = DEF_CAN_FIRE_errorPipe_notEmpty;
  return PORT_RDY_errorPipe_notEmpty;
}

void MOD_mkMMUSynth::METH_addr_0_request_put(tUInt64 ARG_addr_0_request_put)
{
  INST_incomingReqs_0.METH_enq(ARG_addr_0_request_put);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_0_request_put()
{
  tUInt8 PORT_RDY_addr_0_request_put;
  tUInt8 DEF_CAN_FIRE_addr_0_request_put;
  DEF_CAN_FIRE_addr_0_request_put = INST_incomingReqs_0.METH_i_notFull();
  PORT_RDY_addr_0_request_put = DEF_CAN_FIRE_addr_0_request_put;
  return PORT_RDY_addr_0_request_put;
}

tUInt64 MOD_mkMMUSynth::METH_addr_0_response_get()
{
  tUInt64 DEF_x__h17832;
  tUInt8 DEF_pageResponseFifos_0_first__46_BITS_42_TO_40___d547;
  tUInt64 DEF_x__h17844;
  tUInt64 DEF_pageResponseFifos_0_first____d546;
  tUInt64 PORT_addr_0_response_get;
  DEF_pageResponseFifos_0_first____d546 = INST_pageResponseFifos_0.METH_first();
  DEF_x__h17844 = (tUInt64)(1099511627775llu & DEF_pageResponseFifos_0_first____d546);
  DEF_pageResponseFifos_0_first__46_BITS_42_TO_40___d547 = (tUInt8)(DEF_pageResponseFifos_0_first____d546 >> 40u);
  DEF_y__h18009 = 1099511627775llu & (((tUInt64)((tUInt8)((tUInt8)7u & PORT_mmuid))) << 37u);
  DEF_x__h17832 = DEF_x__h17844 | DEF_y__h18009;
  PORT_addr_0_response_get = 8796093022207llu & ((((tUInt64)(DEF_pageResponseFifos_0_first__46_BITS_42_TO_40___d547)) << 40u) | DEF_x__h17832);
  INST_pageResponseFifos_0.METH_deq();
  return PORT_addr_0_response_get;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_0_response_get()
{
  tUInt8 PORT_RDY_addr_0_response_get;
  tUInt8 DEF_CAN_FIRE_addr_0_response_get;
  DEF_CAN_FIRE_addr_0_response_get = INST_pageResponseFifos_0.METH_i_notEmpty();
  PORT_RDY_addr_0_response_get = DEF_CAN_FIRE_addr_0_response_get;
  return PORT_RDY_addr_0_response_get;
}

void MOD_mkMMUSynth::METH_addr_1_request_put(tUInt64 ARG_addr_1_request_put)
{
  INST_incomingReqs_1.METH_enq(ARG_addr_1_request_put);
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_1_request_put()
{
  tUInt8 PORT_RDY_addr_1_request_put;
  tUInt8 DEF_CAN_FIRE_addr_1_request_put;
  DEF_CAN_FIRE_addr_1_request_put = INST_incomingReqs_1.METH_i_notFull();
  PORT_RDY_addr_1_request_put = DEF_CAN_FIRE_addr_1_request_put;
  return PORT_RDY_addr_1_request_put;
}

tUInt64 MOD_mkMMUSynth::METH_addr_1_response_get()
{
  tUInt64 DEF_x__h17996;
  tUInt8 DEF_pageResponseFifos_1_first__52_BITS_42_TO_40___d553;
  tUInt64 DEF_x__h18008;
  tUInt64 DEF_pageResponseFifos_1_first____d552;
  tUInt64 PORT_addr_1_response_get;
  DEF_pageResponseFifos_1_first____d552 = INST_pageResponseFifos_1.METH_first();
  DEF_x__h18008 = (tUInt64)(1099511627775llu & DEF_pageResponseFifos_1_first____d552);
  DEF_pageResponseFifos_1_first__52_BITS_42_TO_40___d553 = (tUInt8)(DEF_pageResponseFifos_1_first____d552 >> 40u);
  DEF_y__h18009 = 1099511627775llu & (((tUInt64)((tUInt8)((tUInt8)7u & PORT_mmuid))) << 37u);
  DEF_x__h17996 = DEF_x__h18008 | DEF_y__h18009;
  PORT_addr_1_response_get = 8796093022207llu & ((((tUInt64)(DEF_pageResponseFifos_1_first__52_BITS_42_TO_40___d553)) << 40u) | DEF_x__h17996);
  INST_pageResponseFifos_1.METH_deq();
  return PORT_addr_1_response_get;
}

tUInt8 MOD_mkMMUSynth::METH_RDY_addr_1_response_get()
{
  tUInt8 PORT_RDY_addr_1_response_get;
  tUInt8 DEF_CAN_FIRE_addr_1_response_get;
  DEF_CAN_FIRE_addr_1_response_get = INST_pageResponseFifos_1.METH_i_notEmpty();
  PORT_RDY_addr_1_response_get = DEF_CAN_FIRE_addr_1_response_get;
  return PORT_RDY_addr_1_response_get;
}


/* Reset routines */

void MOD_mkMMUSynth::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_translationTable_cbram_responseFifo_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_responseFifo_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data2_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data2_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data1_1.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_data1_0.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_cycles.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_1_positive_reg.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_1_cnt.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_0_positive_reg.reset_RST(ARG_rst_in);
  INST_translationTable_cbram_counter_0_cnt.reset_RST(ARG_rst_in);
  INST_stage4Params_1.reset_RST(ARG_rst_in);
  INST_stage4Params_0.reset_RST(ARG_rst_in);
  INST_stage3Params_1.reset_RST(ARG_rst_in);
  INST_stage3Params_0.reset_RST(ARG_rst_in);
  INST_simDma_dataFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_tail_ptr.reset_RST(ARG_rst_in);
  INST_sglId_gen_tags.reset_RST(ARG_rst_in);
  INST_sglId_gen_tagFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_retFifo.reset_RST(ARG_rst_in);
  INST_sglId_gen_inited.reset_RST(ARG_rst_in);
  INST_sglId_gen_head_ptr.reset_RST(ARG_rst_in);
  INST_sglId_gen_counter_positive_reg.reset_RST(ARG_rst_in);
  INST_sglId_gen_counter_cnt.reset_RST(ARG_rst_in);
  INST_sglId_gen_comp_state.reset_RST(ARG_rst_in);
  INST_sglId_gen_comp_fifo.reset_RST(ARG_rst_in);
  INST_reqs0_1.reset_RST(ARG_rst_in);
  INST_reqs0_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_responseFifo_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_responseFifo_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_data2_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_data2_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_data1_1.reset_RST(ARG_rst_in);
  INST_regall_cbram_data1_0.reset_RST(ARG_rst_in);
  INST_regall_cbram_cycles.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_1_positive_reg.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_1_cnt.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_0_positive_reg.reset_RST(ARG_rst_in);
  INST_regall_cbram_counter_0_cnt.reset_RST(ARG_rst_in);
  INST_pageResponseFifos_1.reset_RST(ARG_rst_in);
  INST_pageResponseFifos_0.reset_RST(ARG_rst_in);
  INST_offs1_1.reset_RST(ARG_rst_in);
  INST_offs1_0.reset_RST(ARG_rst_in);
  INST_incomingReqs_1.reset_RST(ARG_rst_in);
  INST_incomingReqs_0.reset_RST(ARG_rst_in);
  INST_idReturnFifo.reset_RST(ARG_rst_in);
  INST_idResponseFifo.reset_RST(ARG_rst_in);
  INST_dmaErrorFifos_1.reset_RST(ARG_rst_in);
  INST_dmaErrorFifos_0.reset_RST(ARG_rst_in);
  INST_dmaErrorFifo.reset_RST(ARG_rst_in);
  INST_configResponseFifo.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkMMUSynth::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkMMUSynth::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_configResponseFifo.dump_state(indent + 2u);
  INST_dmaErrorFifo.dump_state(indent + 2u);
  INST_dmaErrorFifos_0.dump_state(indent + 2u);
  INST_dmaErrorFifos_1.dump_state(indent + 2u);
  INST_idResponseFifo.dump_state(indent + 2u);
  INST_idReturnFifo.dump_state(indent + 2u);
  INST_incomingReqs_0.dump_state(indent + 2u);
  INST_incomingReqs_1.dump_state(indent + 2u);
  INST_offs1_0.dump_state(indent + 2u);
  INST_offs1_1.dump_state(indent + 2u);
  INST_pageResponseFifos_0.dump_state(indent + 2u);
  INST_pageResponseFifos_1.dump_state(indent + 2u);
  INST_regall_cbram_bram.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_cnt.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_dec_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_inc_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_0_positive_reg.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_cnt.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_dec_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_inc_wire.dump_state(indent + 2u);
  INST_regall_cbram_counter_1_positive_reg.dump_state(indent + 2u);
  INST_regall_cbram_cycles.dump_state(indent + 2u);
  INST_regall_cbram_data0_0.dump_state(indent + 2u);
  INST_regall_cbram_data0_1.dump_state(indent + 2u);
  INST_regall_cbram_data1_0.dump_state(indent + 2u);
  INST_regall_cbram_data1_1.dump_state(indent + 2u);
  INST_regall_cbram_data2_0.dump_state(indent + 2u);
  INST_regall_cbram_data2_1.dump_state(indent + 2u);
  INST_regall_cbram_responseFifo_0.dump_state(indent + 2u);
  INST_regall_cbram_responseFifo_1.dump_state(indent + 2u);
  INST_reqs0_0.dump_state(indent + 2u);
  INST_reqs0_1.dump_state(indent + 2u);
  INST_sglId_gen_comp_fifo.dump_state(indent + 2u);
  INST_sglId_gen_comp_state.dump_state(indent + 2u);
  INST_sglId_gen_counter_cnt.dump_state(indent + 2u);
  INST_sglId_gen_counter_dec_wire.dump_state(indent + 2u);
  INST_sglId_gen_counter_inc_wire.dump_state(indent + 2u);
  INST_sglId_gen_counter_positive_reg.dump_state(indent + 2u);
  INST_sglId_gen_head_ptr.dump_state(indent + 2u);
  INST_sglId_gen_inited.dump_state(indent + 2u);
  INST_sglId_gen_retFifo.dump_state(indent + 2u);
  INST_sglId_gen_tagFifo.dump_state(indent + 2u);
  INST_sglId_gen_tags.dump_state(indent + 2u);
  INST_sglId_gen_tail_ptr.dump_state(indent + 2u);
  INST_simDma_dataFifo.dump_state(indent + 2u);
  INST_stage3Params_0.dump_state(indent + 2u);
  INST_stage3Params_1.dump_state(indent + 2u);
  INST_stage4Params_0.dump_state(indent + 2u);
  INST_stage4Params_1.dump_state(indent + 2u);
  INST_translationTable_cbram_bram.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_cnt.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_dec_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_inc_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_0_positive_reg.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_cnt.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_dec_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_inc_wire.dump_state(indent + 2u);
  INST_translationTable_cbram_counter_1_positive_reg.dump_state(indent + 2u);
  INST_translationTable_cbram_cycles.dump_state(indent + 2u);
  INST_translationTable_cbram_data0_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data0_1.dump_state(indent + 2u);
  INST_translationTable_cbram_data1_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data1_1.dump_state(indent + 2u);
  INST_translationTable_cbram_data2_0.dump_state(indent + 2u);
  INST_translationTable_cbram_data2_1.dump_state(indent + 2u);
  INST_translationTable_cbram_responseFifo_0.dump_state(indent + 2u);
  INST_translationTable_cbram_responseFifo_1.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkMMUSynth::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 169u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_DONTCARE___d133", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_DONTCARE___d144", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_DONTCARE___d85", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "DONTCARE_CONCAT_DONTCARE___d96", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_regall_cbram_responseFifo_0_notFull__9___d70", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_regall_cbram_responseFifo_1_notFull__17___d118", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_request_region", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_request_sglist", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d512", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_mmuid___d513", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_DONTCARE___d256", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_2_CONCAT_DONTCARE___d344", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_805306368_CONCAT_reqs0_0_first__66___d288", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_805306368_CONCAT_reqs0_1_first__94___d416", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "configResponseFifo_i_notEmpty____d544", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifo_i_notEmpty____d545", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifos_0_first____d245", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dmaErrorFifos_1_first____d248", 75u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "idResponseFifo_i_notEmpty____d543", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_a_read__02_BITS_143_TO_0___d109", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_a_read____d102", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_b_read__50_BITS_143_TO_0___d157", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_bram_b_read____d150", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_counter_1_positive_reg__h13898", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_wget____d75", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_wget____d123", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0_9_BITS_143_TO_0___d93", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_0___d89", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1_37_BITS_143_TO_0___d141", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143", 146u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data1_1___d137", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0_6_BITS_143_TO_0___d108", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0_6_BIT_146___d67", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_0___d66", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1_14_BITS_143_TO_0___d156", 144u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1_14_BIT_146___d115", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_data2_1___d114", 147u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first__59_BIT_144___d260", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_first____d259", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_0_notFull____d69", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first__88_BIT_144___d389", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_first____d388", 145u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "regall_cbram_responseFifo_1_notFull____d117", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413", 79u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536", 108u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglId_gen_comp_state__h1075", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage3Params_0_first____d292", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage3Params_1_first____d420", 81u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_0_first____d325", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "stage4Params_1_first____d453", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "t__h1513", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_counter_0_positive_reg__h13083", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_0_84_BIT_29___d185", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_0___d184", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_1_13_BIT_29___d214", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_data2_1___d213", 30u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_responseFifo_0_notFull____d187", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "translationTable_cbram_responseFifo_1_notFull____d216", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1240", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1634", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1664", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h18009", 40u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_request_region", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_request_sglist", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "errorPipe_first", 75u);
  num = INST_configResponseFifo.dump_VCD_defs(num);
  num = INST_dmaErrorFifo.dump_VCD_defs(num);
  num = INST_dmaErrorFifos_0.dump_VCD_defs(num);
  num = INST_dmaErrorFifos_1.dump_VCD_defs(num);
  num = INST_idResponseFifo.dump_VCD_defs(num);
  num = INST_idReturnFifo.dump_VCD_defs(num);
  num = INST_incomingReqs_0.dump_VCD_defs(num);
  num = INST_incomingReqs_1.dump_VCD_defs(num);
  num = INST_offs1_0.dump_VCD_defs(num);
  num = INST_offs1_1.dump_VCD_defs(num);
  num = INST_pageResponseFifos_0.dump_VCD_defs(num);
  num = INST_pageResponseFifos_1.dump_VCD_defs(num);
  num = INST_regall_cbram_bram.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_cnt.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_dec_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_inc_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_0_positive_reg.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_cnt.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_dec_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_inc_wire.dump_VCD_defs(num);
  num = INST_regall_cbram_counter_1_positive_reg.dump_VCD_defs(num);
  num = INST_regall_cbram_cycles.dump_VCD_defs(num);
  num = INST_regall_cbram_data0_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data0_1.dump_VCD_defs(num);
  num = INST_regall_cbram_data1_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data1_1.dump_VCD_defs(num);
  num = INST_regall_cbram_data2_0.dump_VCD_defs(num);
  num = INST_regall_cbram_data2_1.dump_VCD_defs(num);
  num = INST_regall_cbram_responseFifo_0.dump_VCD_defs(num);
  num = INST_regall_cbram_responseFifo_1.dump_VCD_defs(num);
  num = INST_reqs0_0.dump_VCD_defs(num);
  num = INST_reqs0_1.dump_VCD_defs(num);
  num = INST_sglId_gen_comp_fifo.dump_VCD_defs(num);
  num = INST_sglId_gen_comp_state.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_cnt.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_dec_wire.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_inc_wire.dump_VCD_defs(num);
  num = INST_sglId_gen_counter_positive_reg.dump_VCD_defs(num);
  num = INST_sglId_gen_head_ptr.dump_VCD_defs(num);
  num = INST_sglId_gen_inited.dump_VCD_defs(num);
  num = INST_sglId_gen_retFifo.dump_VCD_defs(num);
  num = INST_sglId_gen_tagFifo.dump_VCD_defs(num);
  num = INST_sglId_gen_tags.dump_VCD_defs(num);
  num = INST_sglId_gen_tail_ptr.dump_VCD_defs(num);
  num = INST_simDma_dataFifo.dump_VCD_defs(num);
  num = INST_stage3Params_0.dump_VCD_defs(num);
  num = INST_stage3Params_1.dump_VCD_defs(num);
  num = INST_stage4Params_0.dump_VCD_defs(num);
  num = INST_stage4Params_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_bram.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_cnt.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_dec_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_inc_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_0_positive_reg.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_cnt.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_dec_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_inc_wire.dump_VCD_defs(num);
  num = INST_translationTable_cbram_counter_1_positive_reg.dump_VCD_defs(num);
  num = INST_translationTable_cbram_cycles.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data0_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data0_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data1_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data1_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data2_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_data2_1.dump_VCD_defs(num);
  num = INST_translationTable_cbram_responseFifo_0.dump_VCD_defs(num);
  num = INST_translationTable_cbram_responseFifo_1.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkMMUSynth::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMMUSynth &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkMMUSynth::vcd_defs(tVCDDumpType dt, MOD_mkMMUSynth &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 75u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 146u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 144u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 147u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 145u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 79u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 108u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 81u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 30u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 40u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 75u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_DONTCARE_CONCAT_DONTCARE___d133) != DEF_DONTCARE_CONCAT_DONTCARE___d133)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_DONTCARE___d133, 146u);
	backing.DEF_DONTCARE_CONCAT_DONTCARE___d133 = DEF_DONTCARE_CONCAT_DONTCARE___d133;
      }
      ++num;
      if ((backing.DEF_DONTCARE_CONCAT_DONTCARE___d144) != DEF_DONTCARE_CONCAT_DONTCARE___d144)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_DONTCARE___d144, 146u);
	backing.DEF_DONTCARE_CONCAT_DONTCARE___d144 = DEF_DONTCARE_CONCAT_DONTCARE___d144;
      }
      ++num;
      if ((backing.DEF_DONTCARE_CONCAT_DONTCARE___d85) != DEF_DONTCARE_CONCAT_DONTCARE___d85)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_DONTCARE___d85, 146u);
	backing.DEF_DONTCARE_CONCAT_DONTCARE___d85 = DEF_DONTCARE_CONCAT_DONTCARE___d85;
      }
      ++num;
      if ((backing.DEF_DONTCARE_CONCAT_DONTCARE___d96) != DEF_DONTCARE_CONCAT_DONTCARE___d96)
      {
	vcd_write_val(sim_hdl, num, DEF_DONTCARE_CONCAT_DONTCARE___d96, 146u);
	backing.DEF_DONTCARE_CONCAT_DONTCARE___d96 = DEF_DONTCARE_CONCAT_DONTCARE___d96;
      }
      ++num;
      if ((backing.DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111) != DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111, 144u);
	backing.DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111 = DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111;
      }
      ++num;
      if ((backing.DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159) != DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159, 144u);
	backing.DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159 = DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159;
      }
      ++num;
      if ((backing.DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87) != DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87, 146u);
	backing.DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87 = DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87;
      }
      ++num;
      if ((backing.DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135) != DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135, 146u);
	backing.DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135 = DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84) != DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84, 144u);
	backing.DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84 = DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132) != DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132, 144u);
	backing.DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132 = DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94) != DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94, 144u);
	backing.DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94 = DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97) != DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97, 146u);
	backing.DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97 = DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142) != DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142, 144u);
	backing.DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142 = DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145) != DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145, 146u);
	backing.DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145 = DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110) != DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110, 144u);
	backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110 = DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112) != DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112, 145u);
	backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112 = DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158) != DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158, 144u);
	backing.DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158 = DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158;
      }
      ++num;
      if ((backing.DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160) != DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160, 145u);
	backing.DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160 = DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160;
      }
      ++num;
      if ((backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70) != DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70, 1u);
	backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
      }
      ++num;
      if ((backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118) != DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118, 1u);
	backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118 = DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118;
      }
      ++num;
      if ((backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188) != DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188, 1u);
	backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188 = DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188;
      }
      ++num;
      if ((backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217) != DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217, 1u);
	backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217 = DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_request_region) != DEF_WILL_FIRE_request_region)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_request_region, 1u);
	backing.DEF_WILL_FIRE_request_region = DEF_WILL_FIRE_request_region;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_request_sglist) != DEF_WILL_FIRE_request_sglist)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_request_sglist, 1u);
	backing.DEF_WILL_FIRE_request_sglist = DEF_WILL_FIRE_request_sglist;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d512) != DEF__0_CONCAT_DONTCARE___d512)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d512, 145u);
	backing.DEF__0_CONCAT_DONTCARE___d512 = DEF__0_CONCAT_DONTCARE___d512;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_mmuid___d513) != DEF__0_CONCAT_mmuid___d513)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_mmuid___d513, 16u);
	backing.DEF__0_CONCAT_mmuid___d513 = DEF__0_CONCAT_mmuid___d513;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537) != DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537, 145u);
	backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537 = DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_DONTCARE___d256) != DEF__2_CONCAT_DONTCARE___d256)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_DONTCARE___d256, 147u);
	backing.DEF__2_CONCAT_DONTCARE___d256 = DEF__2_CONCAT_DONTCARE___d256;
      }
      ++num;
      if ((backing.DEF__2_CONCAT_DONTCARE___d344) != DEF__2_CONCAT_DONTCARE___d344)
      {
	vcd_write_val(sim_hdl, num, DEF__2_CONCAT_DONTCARE___d344, 30u);
	backing.DEF__2_CONCAT_DONTCARE___d344 = DEF__2_CONCAT_DONTCARE___d344;
      }
      ++num;
      if ((backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338) != DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338)
      {
	vcd_write_val(sim_hdl, num, DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338, 75u);
	backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338 = DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338;
      }
      ++num;
      if ((backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465) != DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465)
      {
	vcd_write_val(sim_hdl, num, DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465, 75u);
	backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465 = DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465;
      }
      ++num;
      if ((backing.DEF__805306368_CONCAT_reqs0_0_first__66___d288) != DEF__805306368_CONCAT_reqs0_0_first__66___d288)
      {
	vcd_write_val(sim_hdl, num, DEF__805306368_CONCAT_reqs0_0_first__66___d288, 75u);
	backing.DEF__805306368_CONCAT_reqs0_0_first__66___d288 = DEF__805306368_CONCAT_reqs0_0_first__66___d288;
      }
      ++num;
      if ((backing.DEF__805306368_CONCAT_reqs0_1_first__94___d416) != DEF__805306368_CONCAT_reqs0_1_first__94___d416)
      {
	vcd_write_val(sim_hdl, num, DEF__805306368_CONCAT_reqs0_1_first__94___d416, 75u);
	backing.DEF__805306368_CONCAT_reqs0_1_first__94___d416 = DEF__805306368_CONCAT_reqs0_1_first__94___d416;
      }
      ++num;
      if ((backing.DEF_configResponseFifo_i_notEmpty____d544) != DEF_configResponseFifo_i_notEmpty____d544)
      {
	vcd_write_val(sim_hdl, num, DEF_configResponseFifo_i_notEmpty____d544, 1u);
	backing.DEF_configResponseFifo_i_notEmpty____d544 = DEF_configResponseFifo_i_notEmpty____d544;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifo_i_notEmpty____d545) != DEF_dmaErrorFifo_i_notEmpty____d545)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifo_i_notEmpty____d545, 1u);
	backing.DEF_dmaErrorFifo_i_notEmpty____d545 = DEF_dmaErrorFifo_i_notEmpty____d545;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifos_0_first____d245) != DEF_dmaErrorFifos_0_first____d245)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifos_0_first____d245, 75u);
	backing.DEF_dmaErrorFifos_0_first____d245 = DEF_dmaErrorFifos_0_first____d245;
      }
      ++num;
      if ((backing.DEF_dmaErrorFifos_1_first____d248) != DEF_dmaErrorFifos_1_first____d248)
      {
	vcd_write_val(sim_hdl, num, DEF_dmaErrorFifos_1_first____d248, 75u);
	backing.DEF_dmaErrorFifos_1_first____d248 = DEF_dmaErrorFifos_1_first____d248;
      }
      ++num;
      if ((backing.DEF_idResponseFifo_i_notEmpty____d543) != DEF_idResponseFifo_i_notEmpty____d543)
      {
	vcd_write_val(sim_hdl, num, DEF_idResponseFifo_i_notEmpty____d543, 1u);
	backing.DEF_idResponseFifo_i_notEmpty____d543 = DEF_idResponseFifo_i_notEmpty____d543;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109) != DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109, 144u);
	backing.DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109 = DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_a_read____d102) != DEF_regall_cbram_bram_a_read____d102)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_a_read____d102, 145u);
	backing.DEF_regall_cbram_bram_a_read____d102 = DEF_regall_cbram_bram_a_read____d102;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157) != DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157, 144u);
	backing.DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157 = DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157;
      }
      ++num;
      if ((backing.DEF_regall_cbram_bram_b_read____d150) != DEF_regall_cbram_bram_b_read____d150)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_bram_b_read____d150, 145u);
	backing.DEF_regall_cbram_bram_b_read____d150 = DEF_regall_cbram_bram_b_read____d150;
      }
      ++num;
      if ((backing.DEF_regall_cbram_counter_1_positive_reg__h13898) != DEF_regall_cbram_counter_1_positive_reg__h13898)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_counter_1_positive_reg__h13898, 1u);
	backing.DEF_regall_cbram_counter_1_positive_reg__h13898 = DEF_regall_cbram_counter_1_positive_reg__h13898;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83) != DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83, 144u);
	backing.DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83 = DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86) != DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86, 146u);
	backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86 = DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_wget____d75) != DEF_regall_cbram_data0_0_wget____d75)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_wget____d75, 147u);
	backing.DEF_regall_cbram_data0_0_wget____d75 = DEF_regall_cbram_data0_0_wget____d75;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88) != DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88, 147u);
	backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88 = DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131) != DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131, 144u);
	backing.DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131 = DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134) != DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134, 146u);
	backing.DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134 = DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_wget____d123) != DEF_regall_cbram_data0_1_wget____d123)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_wget____d123, 147u);
	backing.DEF_regall_cbram_data0_1_wget____d123 = DEF_regall_cbram_data0_1_wget____d123;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136) != DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136, 147u);
	backing.DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136 = DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93) != DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93, 144u);
	backing.DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93 = DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95) != DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95, 146u);
	backing.DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95 = DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98) != DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98, 147u);
	backing.DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98 = DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_0___d89) != DEF_regall_cbram_data1_0___d89)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_0___d89, 147u);
	backing.DEF_regall_cbram_data1_0___d89 = DEF_regall_cbram_data1_0___d89;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141) != DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141, 144u);
	backing.DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141 = DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143) != DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143, 146u);
	backing.DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143 = DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146) != DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146, 147u);
	backing.DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146 = DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data1_1___d137) != DEF_regall_cbram_data1_1___d137)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data1_1___d137, 147u);
	backing.DEF_regall_cbram_data1_1___d137 = DEF_regall_cbram_data1_1___d137;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108) != DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108, 144u);
	backing.DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108 = DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0_6_BIT_146___d67) != DEF_regall_cbram_data2_0_6_BIT_146___d67)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0_6_BIT_146___d67, 1u);
	backing.DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0_6_BIT_146___d67;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_0___d66) != DEF_regall_cbram_data2_0___d66)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_0___d66, 147u);
	backing.DEF_regall_cbram_data2_0___d66 = DEF_regall_cbram_data2_0___d66;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156) != DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156, 144u);
	backing.DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156 = DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1_14_BIT_146___d115) != DEF_regall_cbram_data2_1_14_BIT_146___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1_14_BIT_146___d115, 1u);
	backing.DEF_regall_cbram_data2_1_14_BIT_146___d115 = DEF_regall_cbram_data2_1_14_BIT_146___d115;
      }
      ++num;
      if ((backing.DEF_regall_cbram_data2_1___d114) != DEF_regall_cbram_data2_1___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_data2_1___d114, 147u);
	backing.DEF_regall_cbram_data2_1___d114 = DEF_regall_cbram_data2_1___d114;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284) != DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284, 77u);
	backing.DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284 = DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260) != DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260, 1u);
	backing.DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260 = DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_first____d259) != DEF_regall_cbram_responseFifo_0_first____d259)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_first____d259, 145u);
	backing.DEF_regall_cbram_responseFifo_0_first____d259 = DEF_regall_cbram_responseFifo_0_first____d259;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_0_notFull____d69) != DEF_regall_cbram_responseFifo_0_notFull____d69)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_0_notFull____d69, 1u);
	backing.DEF_regall_cbram_responseFifo_0_notFull____d69 = DEF_regall_cbram_responseFifo_0_notFull____d69;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412) != DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412, 77u);
	backing.DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412 = DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389) != DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389, 1u);
	backing.DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389 = DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_first____d388) != DEF_regall_cbram_responseFifo_1_first____d388)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_first____d388, 145u);
	backing.DEF_regall_cbram_responseFifo_1_first____d388 = DEF_regall_cbram_responseFifo_1_first____d388;
      }
      ++num;
      if ((backing.DEF_regall_cbram_responseFifo_1_notFull____d117) != DEF_regall_cbram_responseFifo_1_notFull____d117)
      {
	vcd_write_val(sim_hdl, num, DEF_regall_cbram_responseFifo_1_notFull____d117, 1u);
	backing.DEF_regall_cbram_responseFifo_1_notFull____d117 = DEF_regall_cbram_responseFifo_1_notFull____d117;
      }
      ++num;
      if ((backing.DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285) != DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285, 79u);
	backing.DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285 = DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285;
      }
      ++num;
      if ((backing.DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286) != DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286, 81u);
	backing.DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286 = DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286;
      }
      ++num;
      if ((backing.DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413) != DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413, 79u);
	backing.DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413 = DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413;
      }
      ++num;
      if ((backing.DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414) != DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414)
      {
	vcd_write_val(sim_hdl, num, DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414, 81u);
	backing.DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414 = DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414;
      }
      ++num;
      if ((backing.DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536) != DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536)
      {
	vcd_write_val(sim_hdl, num, DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536, 108u);
	backing.DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536 = DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536;
      }
      ++num;
      if ((backing.DEF_sglId_gen_comp_state__h1075) != DEF_sglId_gen_comp_state__h1075)
      {
	vcd_write_val(sim_hdl, num, DEF_sglId_gen_comp_state__h1075, 32u);
	backing.DEF_sglId_gen_comp_state__h1075 = DEF_sglId_gen_comp_state__h1075;
      }
      ++num;
      if ((backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14) != DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14)
      {
	vcd_write_val(sim_hdl, num, DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14, 1u);
	backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
      }
      ++num;
      if ((backing.DEF_stage3Params_0_first____d292) != DEF_stage3Params_0_first____d292)
      {
	vcd_write_val(sim_hdl, num, DEF_stage3Params_0_first____d292, 81u);
	backing.DEF_stage3Params_0_first____d292 = DEF_stage3Params_0_first____d292;
      }
      ++num;
      if ((backing.DEF_stage3Params_1_first____d420) != DEF_stage3Params_1_first____d420)
      {
	vcd_write_val(sim_hdl, num, DEF_stage3Params_1_first____d420, 81u);
	backing.DEF_stage3Params_1_first____d420 = DEF_stage3Params_1_first____d420;
      }
      ++num;
      if ((backing.DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327) != DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327, 1u);
	backing.DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327 = DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327;
      }
      ++num;
      if ((backing.DEF_stage4Params_0_first____d325) != DEF_stage4Params_0_first____d325)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_0_first____d325, 51u);
	backing.DEF_stage4Params_0_first____d325 = DEF_stage4Params_0_first____d325;
      }
      ++num;
      if ((backing.DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455) != DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455, 1u);
	backing.DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455 = DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455;
      }
      ++num;
      if ((backing.DEF_stage4Params_1_first____d453) != DEF_stage4Params_1_first____d453)
      {
	vcd_write_val(sim_hdl, num, DEF_stage4Params_1_first____d453, 51u);
	backing.DEF_stage4Params_1_first____d453 = DEF_stage4Params_1_first____d453;
      }
      ++num;
      if ((backing.DEF_t__h1513) != DEF_t__h1513)
      {
	vcd_write_val(sim_hdl, num, DEF_t__h1513, 32u);
	backing.DEF_t__h1513 = DEF_t__h1513;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_counter_0_positive_reg__h13083) != DEF_translationTable_cbram_counter_0_positive_reg__h13083)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_counter_0_positive_reg__h13083, 1u);
	backing.DEF_translationTable_cbram_counter_0_positive_reg__h13083 = DEF_translationTable_cbram_counter_0_positive_reg__h13083;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_0_84_BIT_29___d185) != DEF_translationTable_cbram_data2_0_84_BIT_29___d185)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_0_84_BIT_29___d185, 1u);
	backing.DEF_translationTable_cbram_data2_0_84_BIT_29___d185 = DEF_translationTable_cbram_data2_0_84_BIT_29___d185;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_0___d184) != DEF_translationTable_cbram_data2_0___d184)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_0___d184, 30u);
	backing.DEF_translationTable_cbram_data2_0___d184 = DEF_translationTable_cbram_data2_0___d184;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_1_13_BIT_29___d214) != DEF_translationTable_cbram_data2_1_13_BIT_29___d214)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_1_13_BIT_29___d214, 1u);
	backing.DEF_translationTable_cbram_data2_1_13_BIT_29___d214 = DEF_translationTable_cbram_data2_1_13_BIT_29___d214;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_data2_1___d213) != DEF_translationTable_cbram_data2_1___d213)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_data2_1___d213, 30u);
	backing.DEF_translationTable_cbram_data2_1___d213 = DEF_translationTable_cbram_data2_1___d213;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_responseFifo_0_notFull____d187) != DEF_translationTable_cbram_responseFifo_0_notFull____d187)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_responseFifo_0_notFull____d187, 1u);
	backing.DEF_translationTable_cbram_responseFifo_0_notFull____d187 = DEF_translationTable_cbram_responseFifo_0_notFull____d187;
      }
      ++num;
      if ((backing.DEF_translationTable_cbram_responseFifo_1_notFull____d216) != DEF_translationTable_cbram_responseFifo_1_notFull____d216)
      {
	vcd_write_val(sim_hdl, num, DEF_translationTable_cbram_responseFifo_1_notFull____d216, 1u);
	backing.DEF_translationTable_cbram_responseFifo_1_notFull____d216 = DEF_translationTable_cbram_responseFifo_1_notFull____d216;
      }
      ++num;
      if ((backing.DEF_x__h1240) != DEF_x__h1240)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1240, 5u);
	backing.DEF_x__h1240 = DEF_x__h1240;
      }
      ++num;
      if ((backing.DEF_x__h1634) != DEF_x__h1634)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1634, 5u);
	backing.DEF_x__h1634 = DEF_x__h1634;
      }
      ++num;
      if ((backing.DEF_x__h1664) != DEF_x__h1664)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1664, 5u);
	backing.DEF_x__h1664 = DEF_x__h1664;
      }
      ++num;
      if ((backing.DEF_y__h18009) != DEF_y__h18009)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h18009, 40u);
	backing.DEF_y__h18009 = DEF_y__h18009;
      }
      ++num;
      if ((backing.PORT_EN_request_region) != PORT_EN_request_region)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_request_region, 1u);
	backing.PORT_EN_request_region = PORT_EN_request_region;
      }
      ++num;
      if ((backing.PORT_EN_request_sglist) != PORT_EN_request_sglist)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_request_sglist, 1u);
	backing.PORT_EN_request_sglist = PORT_EN_request_sglist;
      }
      ++num;
      if ((backing.PORT_errorPipe_first) != PORT_errorPipe_first)
      {
	vcd_write_val(sim_hdl, num, PORT_errorPipe_first, 75u);
	backing.PORT_errorPipe_first = PORT_errorPipe_first;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_DONTCARE___d133, 146u);
      backing.DEF_DONTCARE_CONCAT_DONTCARE___d133 = DEF_DONTCARE_CONCAT_DONTCARE___d133;
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_DONTCARE___d144, 146u);
      backing.DEF_DONTCARE_CONCAT_DONTCARE___d144 = DEF_DONTCARE_CONCAT_DONTCARE___d144;
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_DONTCARE___d85, 146u);
      backing.DEF_DONTCARE_CONCAT_DONTCARE___d85 = DEF_DONTCARE_CONCAT_DONTCARE___d85;
      vcd_write_val(sim_hdl, num++, DEF_DONTCARE_CONCAT_DONTCARE___d96, 146u);
      backing.DEF_DONTCARE_CONCAT_DONTCARE___d96 = DEF_DONTCARE_CONCAT_DONTCARE___d96;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111, 144u);
      backing.DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111 = DEF_IF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_N_ETC___d111;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159, 144u);
      backing.DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159 = DEF_IF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN__ETC___d159;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87, 146u);
      backing.DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87 = DEF_IF_NOT_regall_cbram_data0_0_whas__4_8_OR_NOT_r_ETC___d87;
      vcd_write_val(sim_hdl, num++, DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135, 146u);
      backing.DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135 = DEF_IF_NOT_regall_cbram_data0_1_whas__22_26_OR_NOT_ETC___d135;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84, 144u);
      backing.DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84 = DEF_IF_regall_cbram_data0_0_wget__5_BIT_144_2_THEN_ETC___d84;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132, 144u);
      backing.DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132 = DEF_IF_regall_cbram_data0_1_wget__23_BIT_144_30_TH_ETC___d132;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94, 144u);
      backing.DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94 = DEF_IF_regall_cbram_data1_0_9_BIT_144_2_THEN_regal_ETC___d94;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97, 146u);
      backing.DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97 = DEF_IF_regall_cbram_data1_0_9_BIT_146_0_THEN_regal_ETC___d97;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142, 144u);
      backing.DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142 = DEF_IF_regall_cbram_data1_1_37_BIT_144_40_THEN_reg_ETC___d142;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145, 146u);
      backing.DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145 = DEF_IF_regall_cbram_data1_1_37_BIT_146_38_THEN_reg_ETC___d145;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110, 144u);
      backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110 = DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d110;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112, 145u);
      backing.DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112 = DEF_IF_regall_cbram_data2_0_6_BIT_145_00_THEN_rega_ETC___d112;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158, 144u);
      backing.DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158 = DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d158;
      vcd_write_val(sim_hdl, num++, DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160, 145u);
      backing.DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160 = DEF_IF_regall_cbram_data2_1_14_BIT_145_48_THEN_reg_ETC___d160;
      vcd_write_val(sim_hdl, num++, DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70, 1u);
      backing.DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70 = DEF_NOT_regall_cbram_responseFifo_0_notFull__9___d70;
      vcd_write_val(sim_hdl, num++, DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118, 1u);
      backing.DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118 = DEF_NOT_regall_cbram_responseFifo_1_notFull__17___d118;
      vcd_write_val(sim_hdl, num++, DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188, 1u);
      backing.DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188 = DEF_NOT_translationTable_cbram_responseFifo_0_notF_ETC___d188;
      vcd_write_val(sim_hdl, num++, DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217, 1u);
      backing.DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217 = DEF_NOT_translationTable_cbram_responseFifo_1_notF_ETC___d217;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_request_region, 1u);
      backing.DEF_WILL_FIRE_request_region = DEF_WILL_FIRE_request_region;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_request_sglist, 1u);
      backing.DEF_WILL_FIRE_request_sglist = DEF_WILL_FIRE_request_sglist;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d512, 145u);
      backing.DEF__0_CONCAT_DONTCARE___d512 = DEF__0_CONCAT_DONTCARE___d512;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_mmuid___d513, 16u);
      backing.DEF__0_CONCAT_mmuid___d513 = DEF__0_CONCAT_mmuid___d513;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537, 145u);
      backing.DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537 = DEF__1_CONCAT_request_region_barr12_BITS_27_TO_0_25_ETC___d537;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_DONTCARE___d256, 147u);
      backing.DEF__2_CONCAT_DONTCARE___d256 = DEF__2_CONCAT_DONTCARE___d256;
      vcd_write_val(sim_hdl, num++, DEF__2_CONCAT_DONTCARE___d344, 30u);
      backing.DEF__2_CONCAT_DONTCARE___d344 = DEF__2_CONCAT_DONTCARE___d344;
      vcd_write_val(sim_hdl, num++, DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338, 75u);
      backing.DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338 = DEF__5_CONCAT_0_CONCAT_stage4Params_0_first__25_BIT_ETC___d338;
      vcd_write_val(sim_hdl, num++, DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465, 75u);
      backing.DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465 = DEF__5_CONCAT_0_CONCAT_stage4Params_1_first__53_BIT_ETC___d465;
      vcd_write_val(sim_hdl, num++, DEF__805306368_CONCAT_reqs0_0_first__66___d288, 75u);
      backing.DEF__805306368_CONCAT_reqs0_0_first__66___d288 = DEF__805306368_CONCAT_reqs0_0_first__66___d288;
      vcd_write_val(sim_hdl, num++, DEF__805306368_CONCAT_reqs0_1_first__94___d416, 75u);
      backing.DEF__805306368_CONCAT_reqs0_1_first__94___d416 = DEF__805306368_CONCAT_reqs0_1_first__94___d416;
      vcd_write_val(sim_hdl, num++, DEF_configResponseFifo_i_notEmpty____d544, 1u);
      backing.DEF_configResponseFifo_i_notEmpty____d544 = DEF_configResponseFifo_i_notEmpty____d544;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifo_i_notEmpty____d545, 1u);
      backing.DEF_dmaErrorFifo_i_notEmpty____d545 = DEF_dmaErrorFifo_i_notEmpty____d545;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifos_0_first____d245, 75u);
      backing.DEF_dmaErrorFifos_0_first____d245 = DEF_dmaErrorFifos_0_first____d245;
      vcd_write_val(sim_hdl, num++, DEF_dmaErrorFifos_1_first____d248, 75u);
      backing.DEF_dmaErrorFifos_1_first____d248 = DEF_dmaErrorFifos_1_first____d248;
      vcd_write_val(sim_hdl, num++, DEF_idResponseFifo_i_notEmpty____d543, 1u);
      backing.DEF_idResponseFifo_i_notEmpty____d543 = DEF_idResponseFifo_i_notEmpty____d543;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109, 144u);
      backing.DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109 = DEF_regall_cbram_bram_a_read__02_BITS_143_TO_0___d109;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_a_read____d102, 145u);
      backing.DEF_regall_cbram_bram_a_read____d102 = DEF_regall_cbram_bram_a_read____d102;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157, 144u);
      backing.DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157 = DEF_regall_cbram_bram_b_read__50_BITS_143_TO_0___d157;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_bram_b_read____d150, 145u);
      backing.DEF_regall_cbram_bram_b_read____d150 = DEF_regall_cbram_bram_b_read____d150;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_counter_1_positive_reg__h13898, 1u);
      backing.DEF_regall_cbram_counter_1_positive_reg__h13898 = DEF_regall_cbram_counter_1_positive_reg__h13898;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83, 144u);
      backing.DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83 = DEF_regall_cbram_data0_0_wget__5_BITS_143_TO_0___d83;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86, 146u);
      backing.DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86 = DEF_regall_cbram_data0_0_wget__5_BITS_145_TO_144_1_ETC___d86;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_wget____d75, 147u);
      backing.DEF_regall_cbram_data0_0_wget____d75 = DEF_regall_cbram_data0_0_wget____d75;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88, 147u);
      backing.DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88 = DEF_regall_cbram_data0_0_whas__4_AND_regall_cbram__ETC___d88;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131, 144u);
      backing.DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131 = DEF_regall_cbram_data0_1_wget__23_BITS_143_TO_0___d131;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134, 146u);
      backing.DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134 = DEF_regall_cbram_data0_1_wget__23_BITS_145_TO_144__ETC___d134;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_wget____d123, 147u);
      backing.DEF_regall_cbram_data0_1_wget____d123 = DEF_regall_cbram_data0_1_wget____d123;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136, 147u);
      backing.DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136 = DEF_regall_cbram_data0_1_whas__22_AND_regall_cbram_ETC___d136;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93, 144u);
      backing.DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93 = DEF_regall_cbram_data1_0_9_BITS_143_TO_0___d93;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95, 146u);
      backing.DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95 = DEF_regall_cbram_data1_0_9_BITS_145_TO_144_1_CONCA_ETC___d95;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98, 147u);
      backing.DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98 = DEF_regall_cbram_data1_0_9_BIT_146_0_CONCAT_IF_reg_ETC___d98;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_0___d89, 147u);
      backing.DEF_regall_cbram_data1_0___d89 = DEF_regall_cbram_data1_0___d89;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141, 144u);
      backing.DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141 = DEF_regall_cbram_data1_1_37_BITS_143_TO_0___d141;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143, 146u);
      backing.DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143 = DEF_regall_cbram_data1_1_37_BITS_145_TO_144_39_CON_ETC___d143;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146, 147u);
      backing.DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146 = DEF_regall_cbram_data1_1_37_BIT_146_38_CONCAT_IF_r_ETC___d146;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data1_1___d137, 147u);
      backing.DEF_regall_cbram_data1_1___d137 = DEF_regall_cbram_data1_1___d137;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108, 144u);
      backing.DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108 = DEF_regall_cbram_data2_0_6_BITS_143_TO_0___d108;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0_6_BIT_146___d67, 1u);
      backing.DEF_regall_cbram_data2_0_6_BIT_146___d67 = DEF_regall_cbram_data2_0_6_BIT_146___d67;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_0___d66, 147u);
      backing.DEF_regall_cbram_data2_0___d66 = DEF_regall_cbram_data2_0___d66;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156, 144u);
      backing.DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156 = DEF_regall_cbram_data2_1_14_BITS_143_TO_0___d156;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1_14_BIT_146___d115, 1u);
      backing.DEF_regall_cbram_data2_1_14_BIT_146___d115 = DEF_regall_cbram_data2_1_14_BIT_146___d115;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_data2_1___d114, 147u);
      backing.DEF_regall_cbram_data2_1___d114 = DEF_regall_cbram_data2_1___d114;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284, 77u);
      backing.DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284 = DEF_regall_cbram_responseFifo_0_first__59_BITS_115_ETC___d284;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260, 1u);
      backing.DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260 = DEF_regall_cbram_responseFifo_0_first__59_BIT_144___d260;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_first____d259, 145u);
      backing.DEF_regall_cbram_responseFifo_0_first____d259 = DEF_regall_cbram_responseFifo_0_first____d259;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_0_notFull____d69, 1u);
      backing.DEF_regall_cbram_responseFifo_0_notFull____d69 = DEF_regall_cbram_responseFifo_0_notFull____d69;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412, 77u);
      backing.DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412 = DEF_regall_cbram_responseFifo_1_first__88_BITS_115_ETC___d412;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389, 1u);
      backing.DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389 = DEF_regall_cbram_responseFifo_1_first__88_BIT_144___d389;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_first____d388, 145u);
      backing.DEF_regall_cbram_responseFifo_1_first____d388 = DEF_regall_cbram_responseFifo_1_first____d388;
      vcd_write_val(sim_hdl, num++, DEF_regall_cbram_responseFifo_1_notFull____d117, 1u);
      backing.DEF_regall_cbram_responseFifo_1_notFull____d117 = DEF_regall_cbram_responseFifo_1_notFull____d117;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285, 79u);
      backing.DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285 = DEF_reqs0_0_first__66_BITS_39_TO_16_73_ULT_regall__ETC___d285;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286, 81u);
      backing.DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286 = DEF_reqs0_0_first__66_BITS_39_TO_24_67_ULT_regall__ETC___d286;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413, 79u);
      backing.DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413 = DEF_reqs0_1_first__94_BITS_39_TO_16_01_ULT_regall__ETC___d413;
      vcd_write_val(sim_hdl, num++, DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414, 81u);
      backing.DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414 = DEF_reqs0_1_first__94_BITS_39_TO_24_95_ULT_regall__ETC___d414;
      vcd_write_val(sim_hdl, num++, DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536, 108u);
      backing.DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536 = DEF_request_region_barr8_BITS_27_TO_0_28_CONCAT_re_ETC___d536;
      vcd_write_val(sim_hdl, num++, DEF_sglId_gen_comp_state__h1075, 32u);
      backing.DEF_sglId_gen_comp_state__h1075 = DEF_sglId_gen_comp_state__h1075;
      vcd_write_val(sim_hdl, num++, DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14, 1u);
      backing.DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14 = DEF_sglId_gen_tags_port1__read__2_BIT_sglId_gen_ta_ETC___d14;
      vcd_write_val(sim_hdl, num++, DEF_stage3Params_0_first____d292, 81u);
      backing.DEF_stage3Params_0_first____d292 = DEF_stage3Params_0_first____d292;
      vcd_write_val(sim_hdl, num++, DEF_stage3Params_1_first____d420, 81u);
      backing.DEF_stage3Params_1_first____d420 = DEF_stage3Params_1_first____d420;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327, 1u);
      backing.DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327 = DEF_stage4Params_0_first__25_BITS_47_TO_45_26_EQ_0___d327;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_0_first____d325, 51u);
      backing.DEF_stage4Params_0_first____d325 = DEF_stage4Params_0_first____d325;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455, 1u);
      backing.DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455 = DEF_stage4Params_1_first__53_BITS_47_TO_45_54_EQ_0___d455;
      vcd_write_val(sim_hdl, num++, DEF_stage4Params_1_first____d453, 51u);
      backing.DEF_stage4Params_1_first____d453 = DEF_stage4Params_1_first____d453;
      vcd_write_val(sim_hdl, num++, DEF_t__h1513, 32u);
      backing.DEF_t__h1513 = DEF_t__h1513;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_counter_0_positive_reg__h13083, 1u);
      backing.DEF_translationTable_cbram_counter_0_positive_reg__h13083 = DEF_translationTable_cbram_counter_0_positive_reg__h13083;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_0_84_BIT_29___d185, 1u);
      backing.DEF_translationTable_cbram_data2_0_84_BIT_29___d185 = DEF_translationTable_cbram_data2_0_84_BIT_29___d185;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_0___d184, 30u);
      backing.DEF_translationTable_cbram_data2_0___d184 = DEF_translationTable_cbram_data2_0___d184;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_1_13_BIT_29___d214, 1u);
      backing.DEF_translationTable_cbram_data2_1_13_BIT_29___d214 = DEF_translationTable_cbram_data2_1_13_BIT_29___d214;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_data2_1___d213, 30u);
      backing.DEF_translationTable_cbram_data2_1___d213 = DEF_translationTable_cbram_data2_1___d213;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_responseFifo_0_notFull____d187, 1u);
      backing.DEF_translationTable_cbram_responseFifo_0_notFull____d187 = DEF_translationTable_cbram_responseFifo_0_notFull____d187;
      vcd_write_val(sim_hdl, num++, DEF_translationTable_cbram_responseFifo_1_notFull____d216, 1u);
      backing.DEF_translationTable_cbram_responseFifo_1_notFull____d216 = DEF_translationTable_cbram_responseFifo_1_notFull____d216;
      vcd_write_val(sim_hdl, num++, DEF_x__h1240, 5u);
      backing.DEF_x__h1240 = DEF_x__h1240;
      vcd_write_val(sim_hdl, num++, DEF_x__h1634, 5u);
      backing.DEF_x__h1634 = DEF_x__h1634;
      vcd_write_val(sim_hdl, num++, DEF_x__h1664, 5u);
      backing.DEF_x__h1664 = DEF_x__h1664;
      vcd_write_val(sim_hdl, num++, DEF_y__h18009, 40u);
      backing.DEF_y__h18009 = DEF_y__h18009;
      vcd_write_val(sim_hdl, num++, PORT_EN_request_region, 1u);
      backing.PORT_EN_request_region = PORT_EN_request_region;
      vcd_write_val(sim_hdl, num++, PORT_EN_request_sglist, 1u);
      backing.PORT_EN_request_sglist = PORT_EN_request_sglist;
      vcd_write_val(sim_hdl, num++, PORT_errorPipe_first, 75u);
      backing.PORT_errorPipe_first = PORT_errorPipe_first;
    }
}

void MOD_mkMMUSynth::vcd_prims(tVCDDumpType dt, MOD_mkMMUSynth &backing)
{
  INST_configResponseFifo.dump_VCD(dt, backing.INST_configResponseFifo);
  INST_dmaErrorFifo.dump_VCD(dt, backing.INST_dmaErrorFifo);
  INST_dmaErrorFifos_0.dump_VCD(dt, backing.INST_dmaErrorFifos_0);
  INST_dmaErrorFifos_1.dump_VCD(dt, backing.INST_dmaErrorFifos_1);
  INST_idResponseFifo.dump_VCD(dt, backing.INST_idResponseFifo);
  INST_idReturnFifo.dump_VCD(dt, backing.INST_idReturnFifo);
  INST_incomingReqs_0.dump_VCD(dt, backing.INST_incomingReqs_0);
  INST_incomingReqs_1.dump_VCD(dt, backing.INST_incomingReqs_1);
  INST_offs1_0.dump_VCD(dt, backing.INST_offs1_0);
  INST_offs1_1.dump_VCD(dt, backing.INST_offs1_1);
  INST_pageResponseFifos_0.dump_VCD(dt, backing.INST_pageResponseFifos_0);
  INST_pageResponseFifos_1.dump_VCD(dt, backing.INST_pageResponseFifos_1);
  INST_regall_cbram_bram.dump_VCD(dt, backing.INST_regall_cbram_bram);
  INST_regall_cbram_counter_0_cnt.dump_VCD(dt, backing.INST_regall_cbram_counter_0_cnt);
  INST_regall_cbram_counter_0_dec_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_0_dec_wire);
  INST_regall_cbram_counter_0_inc_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_0_inc_wire);
  INST_regall_cbram_counter_0_positive_reg.dump_VCD(dt,
						    backing.INST_regall_cbram_counter_0_positive_reg);
  INST_regall_cbram_counter_1_cnt.dump_VCD(dt, backing.INST_regall_cbram_counter_1_cnt);
  INST_regall_cbram_counter_1_dec_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_1_dec_wire);
  INST_regall_cbram_counter_1_inc_wire.dump_VCD(dt, backing.INST_regall_cbram_counter_1_inc_wire);
  INST_regall_cbram_counter_1_positive_reg.dump_VCD(dt,
						    backing.INST_regall_cbram_counter_1_positive_reg);
  INST_regall_cbram_cycles.dump_VCD(dt, backing.INST_regall_cbram_cycles);
  INST_regall_cbram_data0_0.dump_VCD(dt, backing.INST_regall_cbram_data0_0);
  INST_regall_cbram_data0_1.dump_VCD(dt, backing.INST_regall_cbram_data0_1);
  INST_regall_cbram_data1_0.dump_VCD(dt, backing.INST_regall_cbram_data1_0);
  INST_regall_cbram_data1_1.dump_VCD(dt, backing.INST_regall_cbram_data1_1);
  INST_regall_cbram_data2_0.dump_VCD(dt, backing.INST_regall_cbram_data2_0);
  INST_regall_cbram_data2_1.dump_VCD(dt, backing.INST_regall_cbram_data2_1);
  INST_regall_cbram_responseFifo_0.dump_VCD(dt, backing.INST_regall_cbram_responseFifo_0);
  INST_regall_cbram_responseFifo_1.dump_VCD(dt, backing.INST_regall_cbram_responseFifo_1);
  INST_reqs0_0.dump_VCD(dt, backing.INST_reqs0_0);
  INST_reqs0_1.dump_VCD(dt, backing.INST_reqs0_1);
  INST_sglId_gen_comp_fifo.dump_VCD(dt, backing.INST_sglId_gen_comp_fifo);
  INST_sglId_gen_comp_state.dump_VCD(dt, backing.INST_sglId_gen_comp_state);
  INST_sglId_gen_counter_cnt.dump_VCD(dt, backing.INST_sglId_gen_counter_cnt);
  INST_sglId_gen_counter_dec_wire.dump_VCD(dt, backing.INST_sglId_gen_counter_dec_wire);
  INST_sglId_gen_counter_inc_wire.dump_VCD(dt, backing.INST_sglId_gen_counter_inc_wire);
  INST_sglId_gen_counter_positive_reg.dump_VCD(dt, backing.INST_sglId_gen_counter_positive_reg);
  INST_sglId_gen_head_ptr.dump_VCD(dt, backing.INST_sglId_gen_head_ptr);
  INST_sglId_gen_inited.dump_VCD(dt, backing.INST_sglId_gen_inited);
  INST_sglId_gen_retFifo.dump_VCD(dt, backing.INST_sglId_gen_retFifo);
  INST_sglId_gen_tagFifo.dump_VCD(dt, backing.INST_sglId_gen_tagFifo);
  INST_sglId_gen_tags.dump_VCD(dt, backing.INST_sglId_gen_tags);
  INST_sglId_gen_tail_ptr.dump_VCD(dt, backing.INST_sglId_gen_tail_ptr);
  INST_simDma_dataFifo.dump_VCD(dt, backing.INST_simDma_dataFifo);
  INST_stage3Params_0.dump_VCD(dt, backing.INST_stage3Params_0);
  INST_stage3Params_1.dump_VCD(dt, backing.INST_stage3Params_1);
  INST_stage4Params_0.dump_VCD(dt, backing.INST_stage4Params_0);
  INST_stage4Params_1.dump_VCD(dt, backing.INST_stage4Params_1);
  INST_translationTable_cbram_bram.dump_VCD(dt, backing.INST_translationTable_cbram_bram);
  INST_translationTable_cbram_counter_0_cnt.dump_VCD(dt,
						     backing.INST_translationTable_cbram_counter_0_cnt);
  INST_translationTable_cbram_counter_0_dec_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_0_dec_wire);
  INST_translationTable_cbram_counter_0_inc_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_0_inc_wire);
  INST_translationTable_cbram_counter_0_positive_reg.dump_VCD(dt,
							      backing.INST_translationTable_cbram_counter_0_positive_reg);
  INST_translationTable_cbram_counter_1_cnt.dump_VCD(dt,
						     backing.INST_translationTable_cbram_counter_1_cnt);
  INST_translationTable_cbram_counter_1_dec_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_1_dec_wire);
  INST_translationTable_cbram_counter_1_inc_wire.dump_VCD(dt,
							  backing.INST_translationTable_cbram_counter_1_inc_wire);
  INST_translationTable_cbram_counter_1_positive_reg.dump_VCD(dt,
							      backing.INST_translationTable_cbram_counter_1_positive_reg);
  INST_translationTable_cbram_cycles.dump_VCD(dt, backing.INST_translationTable_cbram_cycles);
  INST_translationTable_cbram_data0_0.dump_VCD(dt, backing.INST_translationTable_cbram_data0_0);
  INST_translationTable_cbram_data0_1.dump_VCD(dt, backing.INST_translationTable_cbram_data0_1);
  INST_translationTable_cbram_data1_0.dump_VCD(dt, backing.INST_translationTable_cbram_data1_0);
  INST_translationTable_cbram_data1_1.dump_VCD(dt, backing.INST_translationTable_cbram_data1_1);
  INST_translationTable_cbram_data2_0.dump_VCD(dt, backing.INST_translationTable_cbram_data2_0);
  INST_translationTable_cbram_data2_1.dump_VCD(dt, backing.INST_translationTable_cbram_data2_1);
  INST_translationTable_cbram_responseFifo_0.dump_VCD(dt,
						      backing.INST_translationTable_cbram_responseFifo_0);
  INST_translationTable_cbram_responseFifo_1.dump_VCD(dt,
						      backing.INST_translationTable_cbram_responseFifo_1);
}
