{"vcs1":{"timestamp_begin":1750893875.915317617, "rt":0.30, "ut":0.19, "st":0.06}}
{"vcselab":{"timestamp_begin":1750893876.290385610, "rt":0.20, "ut":0.11, "st":0.07}}
{"link":{"timestamp_begin":1750893876.545530417, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750893875.598741737}
{"VCS_COMP_START_TIME": 1750893875.598741737}
{"VCS_COMP_END_TIME": 1750893876.884556081}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2456065}}
{"stitch_vcselab": {"peak_mem": 2456105}}
