
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -0.86

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.07

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.07

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_amount[3] (input port clocked by core_clock)
Endpoint: data_out[7] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    9.34    0.00    0.00    0.20 ^ shift_amount[3] (in)
                                         shift_amount[3] (net)
                  0.00    0.00    0.20 ^ _0942_/A (BUF_X4)
     8   32.69    0.02    0.03    0.23 ^ _0942_/Z (BUF_X4)
                                         _0821_ (net)
                  0.02    0.00    0.23 ^ _1006_/A2 (NOR2_X4)
    10   36.75    0.01    0.02    0.26 v _1006_/ZN (NOR2_X4)
                                         _0085_ (net)
                  0.01    0.00    0.26 v _1860_/A1 (AOI22_X2)
     1    4.23    0.02    0.02    0.28 ^ _1860_/ZN (AOI22_X2)
                                         _0009_ (net)
                  0.02    0.00    0.28 ^ _1861_/B1 (AOI21_X2)
     1    5.21    0.01    0.02    0.30 v _1861_/ZN (AOI21_X2)
                                         net37 (net)
                  0.01    0.00    0.30 v output33/A (BUF_X1)
     1    0.36    0.00    0.02    0.33 v output33/Z (BUF_X1)
                                         data_out[7] (net)
                  0.00    0.00    0.33 v data_out[7] (out)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[16] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   28.82    0.00    0.00    0.20 v shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.01    0.00    0.20 v _0928_/A (BUF_X32)
     5   62.01    0.01    0.02    0.23 v _0928_/Z (BUF_X32)
                                         _0677_ (net)
                  0.01    0.00    0.23 v _0929_/A (INV_X32)
     6   43.60    0.01    0.01    0.24 ^ _0929_/ZN (INV_X32)
                                         _0688_ (net)
                  0.01    0.00    0.24 ^ _0930_/A (BUF_X32)
     7   68.99    0.01    0.02    0.26 ^ _0930_/Z (BUF_X32)
                                         _0698_ (net)
                  0.01    0.01    0.27 ^ _0931_/A (BUF_X32)
     7   20.55    0.01    0.02    0.29 ^ _0931_/Z (BUF_X32)
                                         _0709_ (net)
                  0.01    0.00    0.29 ^ _1886_/A (HA_X1)
     3    6.60    0.04    0.07    0.36 ^ _1886_/S (HA_X1)
                                         _0927_ (net)
                  0.04    0.00    0.36 ^ _0962_/A (BUF_X4)
     5   29.82    0.02    0.04    0.40 ^ _0962_/Z (BUF_X4)
                                         _0041_ (net)
                  0.02    0.00    0.40 ^ _0966_/A (BUF_X8)
     5   16.95    0.01    0.03    0.43 ^ _0966_/Z (BUF_X8)
                                         _0045_ (net)
                  0.01    0.00    0.43 ^ _0967_/S (MUX2_X2)
     2    4.26    0.01    0.07    0.50 v _0967_/Z (MUX2_X2)
                                         _0046_ (net)
                  0.01    0.00    0.50 v _0968_/B (MUX2_X2)
     4   11.43    0.01    0.07    0.57 v _0968_/Z (MUX2_X2)
                                         _0047_ (net)
                  0.01    0.00    0.57 v _0981_/A (MUX2_X1)
     3    4.24    0.01    0.07    0.63 v _0981_/Z (MUX2_X1)
                                         _0060_ (net)
                  0.01    0.00    0.63 v _1002_/A (MUX2_X1)
     2    6.90    0.02    0.07    0.71 v _1002_/Z (MUX2_X1)
                                         _0081_ (net)
                  0.02    0.00    0.71 v _1454_/A2 (AND2_X4)
     2    4.41    0.01    0.03    0.74 v _1454_/ZN (AND2_X4)
                                         _0526_ (net)
                  0.01    0.00    0.74 v _1463_/B1 (OAI33_X1)
     1    3.49    0.07    0.08    0.82 ^ _1463_/ZN (OAI33_X1)
                                         _0535_ (net)
                  0.07    0.00    0.82 ^ _1465_/A (AOI21_X2)
     1    4.66    0.02    0.02    0.84 v _1465_/ZN (AOI21_X2)
                                         net15 (net)
                  0.02    0.00    0.84 v output11/A (BUF_X1)
     1    0.62    0.00    0.03    0.87 v output11/Z (BUF_X1)
                                         data_out[16] (net)
                  0.00    0.00    0.87 v data_out[16] (out)
                                  0.87   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[16] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1   28.82    0.00    0.00    0.20 v shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.01    0.00    0.20 v _0928_/A (BUF_X32)
     5   62.01    0.01    0.02    0.23 v _0928_/Z (BUF_X32)
                                         _0677_ (net)
                  0.01    0.00    0.23 v _0929_/A (INV_X32)
     6   43.60    0.01    0.01    0.24 ^ _0929_/ZN (INV_X32)
                                         _0688_ (net)
                  0.01    0.00    0.24 ^ _0930_/A (BUF_X32)
     7   68.99    0.01    0.02    0.26 ^ _0930_/Z (BUF_X32)
                                         _0698_ (net)
                  0.01    0.01    0.27 ^ _0931_/A (BUF_X32)
     7   20.55    0.01    0.02    0.29 ^ _0931_/Z (BUF_X32)
                                         _0709_ (net)
                  0.01    0.00    0.29 ^ _1886_/A (HA_X1)
     3    6.60    0.04    0.07    0.36 ^ _1886_/S (HA_X1)
                                         _0927_ (net)
                  0.04    0.00    0.36 ^ _0962_/A (BUF_X4)
     5   29.82    0.02    0.04    0.40 ^ _0962_/Z (BUF_X4)
                                         _0041_ (net)
                  0.02    0.00    0.40 ^ _0966_/A (BUF_X8)
     5   16.95    0.01    0.03    0.43 ^ _0966_/Z (BUF_X8)
                                         _0045_ (net)
                  0.01    0.00    0.43 ^ _0967_/S (MUX2_X2)
     2    4.26    0.01    0.07    0.50 v _0967_/Z (MUX2_X2)
                                         _0046_ (net)
                  0.01    0.00    0.50 v _0968_/B (MUX2_X2)
     4   11.43    0.01    0.07    0.57 v _0968_/Z (MUX2_X2)
                                         _0047_ (net)
                  0.01    0.00    0.57 v _0981_/A (MUX2_X1)
     3    4.24    0.01    0.07    0.63 v _0981_/Z (MUX2_X1)
                                         _0060_ (net)
                  0.01    0.00    0.63 v _1002_/A (MUX2_X1)
     2    6.90    0.02    0.07    0.71 v _1002_/Z (MUX2_X1)
                                         _0081_ (net)
                  0.02    0.00    0.71 v _1454_/A2 (AND2_X4)
     2    4.41    0.01    0.03    0.74 v _1454_/ZN (AND2_X4)
                                         _0526_ (net)
                  0.01    0.00    0.74 v _1463_/B1 (OAI33_X1)
     1    3.49    0.07    0.08    0.82 ^ _1463_/ZN (OAI33_X1)
                                         _0535_ (net)
                  0.07    0.00    0.82 ^ _1465_/A (AOI21_X2)
     1    4.66    0.02    0.02    0.84 v _1465_/ZN (AOI21_X2)
                                         net15 (net)
                  0.02    0.00    0.84 v output11/A (BUF_X1)
     1    0.62    0.00    0.03    0.87 v output11/Z (BUF_X1)
                                         data_out[16] (net)
                  0.00    0.00    0.87 v data_out[16] (out)
                                  0.87   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                 -0.07   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.12630444765090942

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6362

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
7.997044563293457

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6965

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 26

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.8687

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0687

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-7.908369

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          8.26e-04   8.05e-04   4.85e-05   1.68e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.26e-04   8.05e-04   4.85e-05   1.68e-03 100.0%
                          49.2%      47.9%       2.9%
