verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/ec67/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/86fe/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/f0b6/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/0127/hdl/verilog" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/ip/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/ip/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/ip/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/ip/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/ip/flashattn_fexp_32ns_32ns_32_10_full_dsp_1_ip.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/ip/flashattn_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_exp_sum_RAM_AUTO_1R1W.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_faddfsub_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_fexp_32ns_32ns_32_10_full_dsp_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_flashattn_Pipeline_Compute_Online_Softmax_VITIS_LOOP_72_4.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_flashattn_Pipeline_Init_Accumulators.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_flashattn_Pipeline_Normalize_And_Stream_Output_VITIS_LOOP_120_8.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_45_2.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_34_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_flow_control_loop_pipe_sequential_init.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_hls_deadlock_idx0_monitor.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_hls_deadlock_idx2_monitor.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_Q_tile_RAM_AUTO_1R1W.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn_sparsemux_129_6_32_1_1.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog/flashattn.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_flashattn_0_0/sim/flashattn_bd_flashattn_0_0.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_processing_system7_0_0/sim/flashattn_bd_processing_system7_0_0.v" \

verilog fifo_generator_v13_2_11 --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/ec67/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/86fe/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/f0b6/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/0127/hdl/verilog" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/6080/simulation/fifo_generator_vlog_beh.v" \
"../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/6080/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/ec67/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/86fe/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/f0b6/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/0127/hdl/verilog" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/sim/bd_b8a5.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_b8a5_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/ec67/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/86fe/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/f0b6/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/0127/hdl/verilog" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_b8a5_arinsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_b8a5_rinsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_b8a5_awinsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_b8a5_winsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_b8a5_binsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_b8a5_aroutsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_b8a5_routsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_b8a5_awoutsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_b8a5_woutsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_11/sim/bd_b8a5_boutsw_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_12/sim/bd_b8a5_arni_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_13/sim/bd_b8a5_rni_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_14/sim/bd_b8a5_awni_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_15/sim/bd_b8a5_wni_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_16/sim/bd_b8a5_bni_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_17/sim/bd_b8a5_s00mmu_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_18/sim/bd_b8a5_s00tr_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_19/sim/bd_b8a5_s00sic_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_20/sim/bd_b8a5_s00a2s_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_21/sim/bd_b8a5_sarn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_22/sim/bd_b8a5_srn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_23/sim/bd_b8a5_sawn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_24/sim/bd_b8a5_swn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_25/sim/bd_b8a5_sbn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_26/sim/bd_b8a5_m00s2a_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_27/sim/bd_b8a5_m00arn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_28/sim/bd_b8a5_m00rn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_29/sim/bd_b8a5_m00awn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_30/sim/bd_b8a5_m00wn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_31/sim/bd_b8a5_m00bn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_32/sim/bd_b8a5_m00e_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_33/sim/bd_b8a5_m01s2a_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_34/sim/bd_b8a5_m01arn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_35/sim/bd_b8a5_m01rn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_36/sim/bd_b8a5_m01awn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_37/sim/bd_b8a5_m01wn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_38/sim/bd_b8a5_m01bn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_39/sim/bd_b8a5_m01e_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_40/sim/bd_b8a5_m02s2a_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_41/sim/bd_b8a5_m02arn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_42/sim/bd_b8a5_m02rn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_43/sim/bd_b8a5_m02awn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_44/sim/bd_b8a5_m02wn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_45/sim/bd_b8a5_m02bn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_46/sim/bd_b8a5_m02e_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_47/sim/bd_b8a5_m03s2a_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_48/sim/bd_b8a5_m03arn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_49/sim/bd_b8a5_m03rn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_50/sim/bd_b8a5_m03awn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_51/sim/bd_b8a5_m03wn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_52/sim/bd_b8a5_m03bn_0.sv" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/bd_0/ip/ip_53/sim/bd_b8a5_m03e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/2616/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/ec67/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/86fe/hdl" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/f0b6/hdl/verilog" --include "../../../../flash_attn_vivado.gen/sources_1/bd/flashattn_bd/ipshared/0127/hdl/verilog" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_smc_0/sim/flashattn_bd_axi_smc_0.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_interconnect_0_imp_xbar_0/sim/flashattn_bd_axi_interconnect_0_imp_xbar_0.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_interconnect_0_imp_auto_us_0/sim/flashattn_bd_axi_interconnect_0_imp_auto_us_0.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_interconnect_0_imp_auto_us_1/sim/flashattn_bd_axi_interconnect_0_imp_auto_us_1.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_interconnect_0_imp_auto_us_2/sim/flashattn_bd_axi_interconnect_0_imp_auto_us_2.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_interconnect_0_imp_auto_us_3/sim/flashattn_bd_axi_interconnect_0_imp_auto_us_3.v" \
"../../../bd/flashattn_bd/ip/flashattn_bd_axi_interconnect_0_imp_auto_pc_0/sim/flashattn_bd_axi_interconnect_0_imp_auto_pc_0.v" \
"../../../bd/flashattn_bd/sim/flashattn_bd.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
