// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s (
        ap_ready,
        data_12_val,
        data_27_val,
        ap_return_0,
        ap_return_1,
        ap_rst
);


output   ap_ready;
input  [8:0] data_12_val;
input  [8:0] data_27_val;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
input   ap_rst;

wire   [0:0] icmp_ln45_fu_32_p2;
wire   [7:0] trunc_ln46_fu_38_p1;
wire   [0:0] icmp_ln45_4_fu_50_p2;
wire   [7:0] trunc_ln46_4_fu_56_p1;
wire   [7:0] select_ln45_fu_42_p3;
wire   [7:0] select_ln45_4_fu_60_p3;

assign ap_ready = 1'b1;

assign select_ln45_4_fu_60_p3 = ((icmp_ln45_4_fu_50_p2[0:0] == 1'b1) ? trunc_ln46_4_fu_56_p1 : 8'd0);

assign select_ln45_fu_42_p3 = ((icmp_ln45_fu_32_p2[0:0] == 1'b1) ? trunc_ln46_fu_38_p1 : 8'd0);

assign trunc_ln46_4_fu_56_p1 = data_27_val[7:0];

assign trunc_ln46_fu_38_p1 = data_12_val[7:0];

assign ap_return_0 = select_ln45_fu_42_p3;

assign ap_return_1 = select_ln45_4_fu_60_p3;

assign icmp_ln45_4_fu_50_p2 = (($signed(data_27_val) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_32_p2 = (($signed(data_12_val) > $signed(9'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s
