/*
 * Copyright (c) 2025 Navimatix GmbH
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_TIMER_STM32_TIMER_WB_
#define ZEPHYR_INCLUDE_DT_BINDINGS_TIMER_STM32_TIMER_WB_

#define STM32_TIMER_ITR0 0
#define STM32_TIMER_ITR1 1
#define STM32_TIMER_ITR2 2
#define STM32_TIMER_ITR3 3

/* Order is MasterTimer_SlaveTimer
 * Note that only Timers 2, 3 and 4 can be clocked, as a slve timer,  by another timer e.g. in
 * stepper control.
 */
#define DT_STM32_TIMER_TIM1_TIM2_ITR    STM32_TIMER_ITR0
#define DT_STM32_TIMER_TIM1_TIM3_ITR    STM32_TIMER_ITR0
#define DT_STM32_TIMER_TIM1_TIM4_ITR    STM32_TIMER_ITR0
#define DT_STM32_TIMER_TIM1_TIM8_ITR    STM32_TIMER_ITR0
#define DT_STM32_TIMER_TIM1_TIM20_ITR   STM32_TIMER_ITR0

#define DT_STM32_TIMER_TIM2_TIM1_ITR    STM32_TIMER_ITR1
#define DT_STM32_TIMER_TIM2_TIM3_ITR    STM32_TIMER_ITR1
#define DT_STM32_TIMER_TIM2_TIM4_ITR    STM32_TIMER_ITR1
#define DT_STM32_TIMER_TIM2_TIM8_ITR    STM32_TIMER_ITR1

#define DT_STM32_TIMER_TIM3_TIM1_ITR    STM32_TIMER_ITR2
#define DT_STM32_TIMER_TIM3_TIM2_ITR    STM32_TIMER_ITR2
#define DT_STM32_TIMER_TIM3_TIM4_ITR    STM32_TIMER_ITR2
#define DT_STM32_TIMER_TIM3_TIM8_ITR    STM32_TIMER_ITR3

#define DT_STM32_TIMER_TIM4_TIM1_ITR    STM32_TIMER_ITR3 /* Requires additional configuration. */
#define DT_STM32_TIMER_TIM4_TIM2_ITR    STM32_TIMER_ITR3
#define DT_STM32_TIMER_TIM4_TIM3_ITR    STM32_TIMER_ITR3
#define DT_STM32_TIMER_TIM4_TIM8_ITR    STM32_TIMER_ITR2
#define DT_STM32_TIMER_TIM4_TIM20_ITR   STM32_TIMER_ITR2

#define DT_STM32_TIMER_TIM8_TIM2_ITR    STM32_TIMER_ITR1
#define DT_STM32_TIMER_TIM8_TIM4_ITR    STM32_TIMER_ITR3
#define DT_STM32_TIMER_TIM8_TIM20_ITR   STM32_TIMER_ITR1

#define DT_STM32_TIMER_TIM15_TIM3_ITR   STM32_TIMER_ITR2
#define DT_STM32_TIMER_TIM15_TIM20_ITR  STM32_TIMER_ITR3

#define DT_STM32_TIMER_TIM17_TIM1_ITR   STM32_TIMER_ITR3 /* Requires additional configuration. */

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_TIMER_STM32_TIMER_WB_ */
