{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527586834531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527586834535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 29 11:40:34 2018 " "Processing started: Tue May 29 11:40:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527586834535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586834535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase_5 -c Fase_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase_5 -c Fase_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586834535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527586834997 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527586834997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg64-Behavioral " "Found design unit 1: Reg64-Behavioral" {  } { { "Reg64.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Reg64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846243 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Reg64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2Keyboard-Behavioral " "Found design unit 1: ps2Keyboard-Behavioral" {  } { { "ps2Keyboard.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2Keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846246 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2Keyboard " "Found entity 1: ps2Keyboard" {  } { { "ps2Keyboard.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2Keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase_5-Behavioral " "Found design unit 1: Fase_5-Behavioral" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase_5 " "Found entity 1: Fase_5" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "Timer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846253 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seqdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seqdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetector-Behavioral " "Found design unit 1: SeqDetector-Behavioral" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846256 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetector " "Found entity 1: SeqDetector" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterPin-Behavioral " "Found design unit 1: RegisterPin-Behavioral" {  } { { "RegisterPin.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/RegisterPin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846259 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterPin " "Found entity 1: RegisterPin" {  } { { "RegisterPin.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/RegisterPin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboardpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2keyboardpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2KeyboardPin-Behavioral " "Found design unit 1: ps2KeyboardPin-Behavioral" {  } { { "ps2KeyboardPin.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2KeyboardPin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846262 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2KeyboardPin " "Found entity 1: ps2KeyboardPin" {  } { { "ps2KeyboardPin.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2KeyboardPin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ps2_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_controller-smart " "Found design unit 1: ps2_controller-smart" {  } { { "ps2_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 low_level_ps2_controller-ignore_errors " "Found design unit 2: low_level_ps2_controller-ignore_errors" {  } { { "ps2_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 342 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846265 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "ps2_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846265 ""} { "Info" "ISGN_ENTITY_NAME" "2 low_level_ps2_controller " "Found entity 2: low_level_ps2_controller" {  } { { "ps2_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDSelector-Decoder " "Found design unit 1: LCDSelector-Decoder" {  } { { "LCDSelector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/LCDSelector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846269 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDSelector " "Found entity 1: LCDSelector" {  } { { "LCDSelector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/LCDSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDModule-Behavioral " "Found design unit 1: LCDModule-Behavioral" {  } { { "LCDModule.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/LCDModule.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846273 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDModule " "Found entity 1: LCDModule" {  } { { "LCDModule.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/LCDModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_example_tl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_example_tl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_example_tl-example " "Found design unit 1: lcd_controller_example_tl-example" {  } { { "lcd_controller_example_tl.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/lcd_controller_example_tl.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846276 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_example_tl " "Found entity 1: lcd_controller_example_tl" {  } { { "lcd_controller_example_tl.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/lcd_controller_example_tl.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-conservative " "Found design unit 1: lcd_controller-conservative" {  } { { "lcd_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/lcd_controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846278 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/lcd_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fancy " "Found design unit 1: debouncer-fancy" {  } { { "debouncer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/debouncer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846281 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debouncer-basic " "Found design unit 2: debouncer-basic" {  } { { "debouncer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/debouncer.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846281 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846286 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checkpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CheckPin-Behavioral " "Found design unit 1: CheckPin-Behavioral" {  } { { "CheckPin.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/CheckPin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846291 ""} { "Info" "ISGN_ENTITY_NAME" "1 CheckPin " "Found entity 1: CheckPin" {  } { { "CheckPin.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/CheckPin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846294 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcdcase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2bcdcase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCDCase-Behavioral " "Found design unit 1: Bin2BCDCase-Behavioral" {  } { { "Bin2BCDCase.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Bin2BCDCase.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846298 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCDCase " "Found entity 1: Bin2BCDCase" {  } { { "Bin2BCDCase.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Bin2BCDCase.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AlarmControlUnit-Behavioral " "Found design unit 1: AlarmControlUnit-Behavioral" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846302 ""} { "Info" "ISGN_ENTITY_NAME" "1 AlarmControlUnit " "Found entity 1: AlarmControlUnit" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527586846302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase_5 " "Elaborating entity \"Fase_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527586846354 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG Fase_5.vhd(8) " "VHDL Signal Declaration warning at Fase_5.vhd(8): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527586846356 "|Fase_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..16\] Fase_5.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[17..16\]\" at Fase_5.vhd(9)" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846356 "|Fase_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[14..7\] Fase_5.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[14..7\]\" at Fase_5.vhd(9)" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846356 "|Fase_5"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..0\] Fase_5.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[5..0\]\" at Fase_5.vhd(9)" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846356 "|Fase_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:debouncer0 A:fancy " "Elaborating entity \"debouncer\" using architecture \"A:fancy\" for hierarchy \"debouncer:debouncer0\"" {  } { { "Fase_5.vhd" "debouncer0" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AlarmControlUnit AlarmControlUnit:alarmControl A:behavioral " "Elaborating entity \"AlarmControlUnit\" using architecture \"A:behavioral\" for hierarchy \"AlarmControlUnit:alarmControl\"" {  } { { "Fase_5.vhd" "alarmControl" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 92 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "arm AlarmControlUnit.vhd(44) " "VHDL Process Statement warning at AlarmControlUnit.vhd(44): signal \"arm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pin_set AlarmControlUnit.vhd(46) " "VHDL Process Statement warning at AlarmControlUnit.vhd(46): signal \"pin_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_finish AlarmControlUnit.vhd(57) " "VHDL Process Statement warning at AlarmControlUnit.vhd(57): signal \"timer_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode AlarmControlUnit.vhd(58) " "VHDL Process Statement warning at AlarmControlUnit.vhd(58): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_trigger AlarmControlUnit.vhd(63) " "VHDL Process Statement warning at AlarmControlUnit.vhd(63): signal \"window_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrong_pin AlarmControlUnit.vhd(63) " "VHDL Process Statement warning at AlarmControlUnit.vhd(63): signal \"wrong_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_pin AlarmControlUnit.vhd(65) " "VHDL Process Statement warning at AlarmControlUnit.vhd(65): signal \"right_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_trigger AlarmControlUnit.vhd(76) " "VHDL Process Statement warning at AlarmControlUnit.vhd(76): signal \"window_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger AlarmControlUnit.vhd(78) " "VHDL Process Statement warning at AlarmControlUnit.vhd(78): signal \"trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_trigger AlarmControlUnit.vhd(90) " "VHDL Process Statement warning at AlarmControlUnit.vhd(90): signal \"window_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_trigger AlarmControlUnit.vhd(92) " "VHDL Process Statement warning at AlarmControlUnit.vhd(92): signal \"int_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "window_trigger AlarmControlUnit.vhd(103) " "VHDL Process Statement warning at AlarmControlUnit.vhd(103): signal \"window_trigger\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrong_pin AlarmControlUnit.vhd(103) " "VHDL Process Statement warning at AlarmControlUnit.vhd(103): signal \"wrong_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_finish AlarmControlUnit.vhd(103) " "VHDL Process Statement warning at AlarmControlUnit.vhd(103): signal \"timer_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846367 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_pin AlarmControlUnit.vhd(105) " "VHDL Process Statement warning at AlarmControlUnit.vhd(105): signal \"right_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846368 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_pin AlarmControlUnit.vhd(127) " "VHDL Process Statement warning at AlarmControlUnit.vhd(127): signal \"right_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846368 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_finish AlarmControlUnit.vhd(127) " "VHDL Process Statement warning at AlarmControlUnit.vhd(127): signal \"timer_finish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846368 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done_set AlarmControlUnit.vhd(139) " "VHDL Process Statement warning at AlarmControlUnit.vhd(139): signal \"done_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AlarmControlUnit.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/AlarmControlUnit.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846368 "|Fase_5|AlarmControlUnit:alarmControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CheckPin CheckPin:checkPin A:behavioral " "Elaborating entity \"CheckPin\" using architecture \"A:behavioral\" for hierarchy \"CheckPin:checkPin\"" {  } { { "Fase_5.vhd" "checkPin" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 114 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846370 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk CheckPin.vhd(44) " "VHDL Process Statement warning at CheckPin.vhd(44): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CheckPin.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/CheckPin.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846371 "|Fase_5|CheckPin:checkPin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SeqDetector CheckPin:checkPin\|SeqDetector:seqdetector A:behavioral " "Elaborating entity \"SeqDetector\" using architecture \"A:behavioral\" for hierarchy \"CheckPin:checkPin\|SeqDetector:seqdetector\"" {  } { { "CheckPin.vhd" "seqdetector" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/CheckPin.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start SeqDetector.vhd(44) " "VHDL Process Statement warning at SeqDetector.vhd(44): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846374 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(52) " "VHDL Process Statement warning at SeqDetector.vhd(52): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846374 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(56) " "VHDL Process Statement warning at SeqDetector.vhd(56): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846374 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(65) " "VHDL Process Statement warning at SeqDetector.vhd(65): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846374 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(69) " "VHDL Process Statement warning at SeqDetector.vhd(69): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846374 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(77) " "VHDL Process Statement warning at SeqDetector.vhd(77): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846374 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(81) " "VHDL Process Statement warning at SeqDetector.vhd(81): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(89) " "VHDL Process Statement warning at SeqDetector.vhd(89): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(93) " "VHDL Process Statement warning at SeqDetector.vhd(93): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(101) " "VHDL Process Statement warning at SeqDetector.vhd(101): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(105) " "VHDL Process Statement warning at SeqDetector.vhd(105): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(113) " "VHDL Process Statement warning at SeqDetector.vhd(113): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(117) " "VHDL Process Statement warning at SeqDetector.vhd(117): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(125) " "VHDL Process Statement warning at SeqDetector.vhd(125): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(129) " "VHDL Process Statement warning at SeqDetector.vhd(129): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "btn SeqDetector.vhd(137) " "VHDL Process Statement warning at SeqDetector.vhd(137): signal \"btn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pin SeqDetector.vhd(141) " "VHDL Process Statement warning at SeqDetector.vhd(141): signal \"s_pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_pin SeqDetector.vhd(35) " "VHDL Process Statement warning at SeqDetector.vhd(35): inferring latch(es) for signal or variable \"s_pin\", which holds its previous value in one or more paths through the process" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[0\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[0\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[1\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[1\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[2\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[2\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[3\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[3\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[4\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[4\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[5\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[5\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[6\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[6\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[7\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[7\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[8\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[8\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[9\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[9\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[10\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[10\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[11\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[11\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[12\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[12\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[13\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[13\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[14\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[14\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[15\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[15\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[16\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[16\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[17\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[17\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[18\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[18\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[19\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[19\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[20\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[20\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[21\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[21\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[22\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[22\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846375 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[23\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[23\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[24\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[24\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[25\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[25\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[26\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[26\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[27\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[27\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[28\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[28\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[29\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[29\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[30\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[30\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[31\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[31\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[32\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[32\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[33\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[33\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[34\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[34\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[35\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[35\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[36\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[36\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[37\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[37\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[38\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[38\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[39\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[39\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[40\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[40\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[41\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[41\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[42\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[42\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[43\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[43\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[44\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[44\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[45\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[45\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[46\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[46\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[47\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[47\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[48\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[48\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[49\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[49\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[50\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[50\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[51\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[51\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[52\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[52\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[53\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[53\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[54\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[54\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[55\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[55\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[56\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[56\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[57\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[57\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[58\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[58\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846376 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[59\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[59\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846377 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[60\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[60\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846377 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[61\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[61\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846377 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[62\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[62\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846377 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_pin\[63\] SeqDetector.vhd(35) " "Inferred latch for \"s_pin\[63\]\" at SeqDetector.vhd(35)" {  } { { "SeqDetector.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/SeqDetector.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586846377 "|Fase_5|CheckPin:checkPin|SeqDetector:seqdetector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterPin RegisterPin:regPin A:behavioral " "Elaborating entity \"RegisterPin\" using architecture \"A:behavioral\" for hierarchy \"RegisterPin:regPin\"" {  } { { "Fase_5.vhd" "regPin" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Reg64 RegisterPin:regPin\|Reg64:reg8 A:behavioral " "Elaborating entity \"Reg64\" using architecture \"A:behavioral\" for hierarchy \"RegisterPin:regPin\|Reg64:reg8\"" {  } { { "RegisterPin.vhd" "reg8" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/RegisterPin.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Timer Timer:timer A:behavioral " "Elaborating entity \"Timer\" using architecture \"A:behavioral\" for hierarchy \"Timer:timer\"" {  } { { "Fase_5.vhd" "timer" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:pulse A:rtl " "Elaborating entity \"ClkDividerN\" using architecture \"A:rtl\" for hierarchy \"ClkDividerN:pulse\"" {  } { { "Fase_5.vhd" "pulse" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LCDSelector LCDSelector:LCDSel A:decoder " "Elaborating entity \"LCDSelector\" using architecture \"A:decoder\" for hierarchy \"LCDSelector:LCDSel\"" {  } { { "Fase_5.vhd" "LCDSel" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 156 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LCDModule LCDModule:LCDMod A:behavioral " "Elaborating entity \"LCDModule\" using architecture \"A:behavioral\" for hierarchy \"LCDModule:LCDMod\"" {  } { { "Fase_5.vhd" "LCDMod" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 167 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller LCDModule:LCDMod\|lcd_controller:DISPLAY A:conservative " "Elaborating entity \"lcd_controller\" using architecture \"A:conservative\" for hierarchy \"LCDModule:LCDMod\|lcd_controller:DISPLAY\"" {  } { { "LCDModule.vhd" "DISPLAY" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/LCDModule.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2BCDCase Bin2BCDCase:bin2bcd A:behavioral " "Elaborating entity \"Bin2BCDCase\" using architecture \"A:behavioral\" for hierarchy \"Bin2BCDCase:bin2bcd\"" {  } { { "Fase_5.vhd" "bin2bcd" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 184 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:decHex7 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:decHex7\"" {  } { { "Fase_5.vhd" "decHex7" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 192 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ps2Keyboard ps2Keyboard:keyboard A:behavioral " "Elaborating entity \"ps2Keyboard\" using architecture \"A:behavioral\" for hierarchy \"ps2Keyboard:keyboard\"" {  } { { "Fase_5.vhd" "keyboard" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 203 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ps2_controller ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER A:smart " "Elaborating entity \"ps2_controller\" using architecture \"A:smart\" for hierarchy \"ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER\"" {  } { { "ps2Keyboard.vhd" "PS2_KEYBOARD_CONTROLLER" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2Keyboard.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "low_level_ps2_controller ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER\|low_level_ps2_controller:LOW_LEVEL A:ignore_errors " "Elaborating entity \"low_level_ps2_controller\" using architecture \"A:ignore_errors\" for hierarchy \"ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER\|low_level_ps2_controller:LOW_LEVEL\"" {  } { { "ps2_controller.vhd" "LOW_LEVEL" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586846450 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"Sampling period = 124 clock cycles\" ps2_controller.vhd(383) " "VHDL Assertion Statement at ps2_controller.vhd(383): assertion is false - report \"Sampling period = 124 clock cycles\" (NOTE)" {  } { { "ps2_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 383 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1527586846452 "|Fase_5|ps2KeyboardPin:keyboard|ps2_controller:PS2_KEYBOARD_CONTROLLER|low_level_ps2_controller:LOW_LEVEL"}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_5\|ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER\|state " "State machine \"\|Fase_5\|ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER\|state\" will be implemented as a safe state machine." {  } { { "ps2_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 108 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527586847713 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_5\|ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER\|low_level_ps2_controller:LOW_LEVEL\|state " "State machine \"\|Fase_5\|ps2Keyboard:keyboard\|ps2_controller:PS2_KEYBOARD_CONTROLLER\|low_level_ps2_controller:LOW_LEVEL\|state\" will be implemented as a safe state machine." {  } { { "ps2_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/ps2_controller.vhd" 370 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527586847714 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_5\|LCDModule:LCDMod\|lcd_controller:DISPLAY\|state " "State machine \"\|Fase_5\|LCDModule:LCDMod\|lcd_controller:DISPLAY\|state\" will be implemented as a safe state machine." {  } { { "lcd_controller.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/lcd_controller.vhd" 62 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527586847714 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_5\|debouncer:debouncer3\|state " "State machine \"\|Fase_5\|debouncer:debouncer3\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527586847716 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_5\|debouncer:debouncer2\|state " "State machine \"\|Fase_5\|debouncer:debouncer2\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527586847716 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_5\|debouncer:debouncer1\|state " "State machine \"\|Fase_5\|debouncer:debouncer1\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527586847717 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|Fase_5\|debouncer:debouncer0\|state " "State machine \"\|Fase_5\|debouncer:debouncer0\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527586847717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon GND " "Pin \"lcd_blon\" is stuck at GND" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527586849067 "|Fase_5|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527586849067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527586849213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527586850930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527586851210 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527586851210 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527586851385 "|Fase_5|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527586851385 "|Fase_5|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527586851385 "|Fase_5|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527586851385 "|Fase_5|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527586851385 "|Fase_5|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527586851385 "|Fase_5|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Fase_5.vhd" "" { Text "C:/Data/Universidade/LSD/Projeto/Fase_5/Fase_5.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527586851385 "|Fase_5|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527586851385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1475 " "Implemented 1475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527586851386 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527586851386 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527586851386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1401 " "Implemented 1401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527586851386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527586851386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527586851434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 11:40:51 2018 " "Processing ended: Tue May 29 11:40:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527586851434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527586851434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527586851434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527586851434 ""}
