// Seed: 4125493758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8;
  tri id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  supply1 id_17 = id_16;
  assign id_14 = 1 ? 1 : id_5 ? id_3 - (1) : id_5;
  id_18 :
  assert property (@(posedge 1) id_14)
  else $display(1'b0, (id_17));
  initial begin
  end
endmodule
module module_1 ();
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
