library ieee;
use ieee.std_logic_1164.all;

entity XORShift is
port(
	Clk, En : in std_logic;
	X : buffer std_logic_vector(7 downto 0) := "00000001";
	Y : out std_logic_vector(7 downto 0)
);
end XorShift;

architecture RTL of XORShift is
begin

	process(Clk)
		variable T : std_logic;
	begin
		if rising_edge(Clk) and En = '1' then
			T := X(6) xor X(0); -- Xor
			
			
			X(6 downto 0) <= X(7 downto 1); -- Shift
			X(7) <= T;
			
			Y <= X; -- Output
		end if;
		
	end process;

end RTL;