block_design_top_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/block_design_top/ip/block_design_top_processing_system7_0_0_3/sim/block_design_top_processing_system7_0_0.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
block_design_top_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/block_design_top/ip/block_design_top_xlslice_0_0_1/sim/block_design_top_xlslice_0_0.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
block_design_top_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/block_design_top/ip/block_design_top_xlslice_0_1/sim/block_design_top_xlslice_0_1.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
block_design_top_xlslice_0_2.v,verilog,xil_defaultlib,../../../bd/block_design_top/ip/block_design_top_xlslice_0_2/sim/block_design_top_xlslice_0_2.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
block_design_top_xlslice_1_0.v,verilog,xil_defaultlib,../../../bd/block_design_top/ip/block_design_top_xlslice_1_0/sim/block_design_top_xlslice_1_0.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
block_design_top_xlslice_2_0.v,verilog,xil_defaultlib,../../../bd/block_design_top/ip/block_design_top_xlslice_2_0/sim/block_design_top_xlslice_2_0.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
block_design_top_xlslice_0_3.v,verilog,xil_defaultlib,../../../bd/block_design_top/ip/block_design_top_xlslice_0_3/sim/block_design_top_xlslice_0_3.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
block_design_top.v,verilog,xil_defaultlib,../../../bd/block_design_top/sim/block_design_top.v,incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/ec67/hdl"incdir="../../../../task3.gen/sources_1/bd/block_design_top/ipshared/86fe/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
