INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/fulladder/fulladder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/fulladder/fulladder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/fulladder/fulladder.srcs/sources_1/new/fourbitoperator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitoperator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubhang/ELD/Lab1/Lab1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
