{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641622701852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641622701859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 08 11:48:21 2022 " "Processing started: Sat Jan 08 11:48:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641622701859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641622701859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wireex -c wireex " "Command: quartus_map --read_settings_files=on --write_settings_files=off wireex -c wireex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641622701859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641622702649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641622702650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wireex.v 1 1 " "Found 1 design units, including 1 entities, in source file wireex.v" { { "Info" "ISGN_ENTITY_NAME" "1 wireex " "Found entity 1: wireex" {  } { { "wireex.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/examples/wireex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641622716081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641622716081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wireex " "Elaborating entity \"wireex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641622716157 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "a wireex.v(2) " "Verilog HDL warning at wireex.v(2): object a used but never assigned" {  } { { "wireex.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/examples/wireex.v" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1641622716168 "|wireex"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b wireex.v(2) " "Verilog HDL warning at wireex.v(2): object b used but never assigned" {  } { { "wireex.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/examples/wireex.v" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1641622716168 "|wireex"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "c wireex.v(2) " "Verilog HDL warning at wireex.v(2): object c used but never assigned" {  } { { "wireex.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/examples/wireex.v" 2 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1641622716169 "|wireex"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y wireex.v(3) " "Verilog HDL or VHDL warning at wireex.v(3): object \"y\" assigned a value but never read" {  } { { "wireex.v" "" { Text "C:/Users/User/OneDrive/Desktop/Sample_examples/examples/wireex.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641622716179 "|wireex"}
{ "Warning" "WSGN_EMPTY_SHELL" "wireex " "Entity \"wireex\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1641622716221 ""}
{ "Error" "ESGN_EMPTY_DESIGN" "" "Can't synthesize current design -- design does not contain any logic" {  } {  } 0 12060 "Can't synthesize current design -- design does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1641622716589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641622716658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 08 11:48:36 2022 " "Processing ended: Sat Jan 08 11:48:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641622716658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641622716658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641622716658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641622716658 ""}
