<profile>

<section name = "Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x1'" level="0">
<item name = "Date">Sun Sep 18 14:05:03 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.417 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16273, 16273, 54.238 us, 54.238 us, 16273, 16273, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_1_D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_2">16272, 16272, 678, -, -, 24, no</column>
<column name=" + D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_3_D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_4">641, 641, 7, 5, 1, 128, yes</column>
<column name=" + D_drain_IO_L1_out_boundary_wrapper_1_x1_loop_7">32, 32, 3, 2, 2, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 138, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 32, 33, -</column>
<column name="Multiplexer">-, -, -, 313, -</column>
<column name="Register">-, -, 346, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="data_split_V_U">D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V, 0, 32, 33, 0, 4, 32, 1, 128</column>
<column name="local_D_V_U">D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V, 4, 0, 0, 0, 32, 128, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln691_1071_fu_379_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_1072_fu_395_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_286_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln890_69_fu_262_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln890_fu_274_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp1_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage3_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_334">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_339">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln890_989_fu_280_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="icmp_ln890_990_fu_292_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_991_fu_401_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_fu_268_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln25010_fu_420_p2">or, 0, 0, 6, 6, 1</column>
<column name="select_ln890_37_fu_306_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_fu_298_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_c5_V_phi_fu_255_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_c7_V_phi_fu_233_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_c8_V_phi_fu_244_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_222_p4">9, 2, 8, 16</column>
<column name="c5_V_reg_251">9, 2, 5, 10</column>
<column name="c7_V_reg_229">9, 2, 4, 8</column>
<column name="c8_V_reg_240">9, 2, 5, 10</column>
<column name="data_split_V_address0">26, 5, 2, 10</column>
<column name="data_split_V_address1">20, 4, 2, 8</column>
<column name="data_split_V_d0">20, 4, 32, 128</column>
<column name="data_split_V_d1">14, 3, 32, 96</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din">14, 3, 128, 384</column>
<column name="fifo_D_drain_PE_3_1_x1148_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten8_reg_207">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_218">9, 2, 8, 16</column>
<column name="local_D_V_address0">14, 3, 5, 15</column>
<column name="local_D_V_address1">14, 3, 5, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_1071_reg_506">5, 0, 5, 0</column>
<column name="add_ln691_1072_reg_521">5, 0, 5, 0</column>
<column name="add_ln890_69_reg_457">5, 0, 5, 0</column>
<column name="add_ln890_reg_466">8, 0, 8, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="c5_V_reg_251">5, 0, 5, 0</column>
<column name="c7_V_reg_229">4, 0, 4, 0</column>
<column name="c8_V_reg_240">5, 0, 5, 0</column>
<column name="icmp_ln890_989_reg_471">1, 0, 1, 0</column>
<column name="icmp_ln890_989_reg_471_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln890_991_reg_526">1, 0, 1, 0</column>
<column name="indvar_flatten8_reg_207">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_218">8, 0, 8, 0</column>
<column name="local_D_V_addr_reg_490">5, 0, 5, 0</column>
<column name="local_D_V_addr_reg_490_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="local_D_V_load_1_reg_540">128, 0, 128, 0</column>
<column name="p_Result_2_reg_496">32, 0, 32, 0</column>
<column name="p_Result_3_reg_501">32, 0, 32, 0</column>
<column name="select_ln890_37_reg_480">4, 0, 4, 0</column>
<column name="select_ln890_reg_475">5, 0, 5, 0</column>
<column name="trunc_ln890_reg_485">2, 0, 2, 0</column>
<column name="v2_V_1851_reg_516">32, 0, 32, 0</column>
<column name="v2_V_reg_511">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_boundary_wrapper_1_x1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_boundary_wrapper_1_x1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_boundary_wrapper_1_x1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_boundary_wrapper_1_x1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, D_drain_IO_L1_out_boundary_wrapper_1_x1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_boundary_wrapper_1_x1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, D_drain_IO_L1_out_boundary_wrapper_1_x1, return value</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din">out, 128, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_3_x1180, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n">in, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_3_x1180, pointer</column>
<column name="fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write">out, 1, ap_fifo, fifo_D_drain_D_drain_IO_L1_out_1_3_x1180, pointer</column>
<column name="fifo_D_drain_PE_3_1_x1148_dout">in, 32, ap_fifo, fifo_D_drain_PE_3_1_x1148, pointer</column>
<column name="fifo_D_drain_PE_3_1_x1148_empty_n">in, 1, ap_fifo, fifo_D_drain_PE_3_1_x1148, pointer</column>
<column name="fifo_D_drain_PE_3_1_x1148_read">out, 1, ap_fifo, fifo_D_drain_PE_3_1_x1148, pointer</column>
</table>
</item>
</section>
</profile>
