Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu May  1 14:54:17 2025
| Host             : aicaslab10 running 64-bit major release  (build 9200)
| Command          : report_power -file rasterizer_ee712_wrapper_power_routed.rpt -pb rasterizer_ee712_wrapper_power_summary_routed.pb -rpx rasterizer_ee712_wrapper_power_routed.rpx
| Design           : rasterizer_ee712_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.027        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.873        |
| Device Static (W)        | 0.154        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.6         |
| Junction Temperature (C) | 48.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.036 |        9 |       --- |             --- |
| Slice Logic             |     0.049 |    62247 |       --- |             --- |
|   LUT as Logic          |     0.040 |    38818 |     53200 |           72.97 |
|   CARRY4                |     0.009 |     7417 |     13300 |           55.77 |
|   Register              |    <0.001 |     9405 |    106400 |            8.84 |
|   F7/F8 Muxes           |    <0.001 |      299 |     53200 |            0.56 |
|   LUT as Shift Register |    <0.001 |        8 |     17400 |            0.05 |
|   Others                |     0.000 |     1119 |       --- |             --- |
| Signals                 |     0.077 |    65977 |       --- |             --- |
| Block RAM               |    <0.001 |        1 |       140 |            0.71 |
| MMCM                    |     0.116 |        1 |         4 |           25.00 |
| PLL                     |     0.135 |        1 |         4 |           25.00 |
| DSPs                    |     0.071 |      220 |       220 |          100.00 |
| I/O                     |     0.132 |        9 |       125 |            7.20 |
| PS7                     |     1.255 |        1 |       --- |             --- |
| Static Power            |     0.154 |          |           |                 |
| Total                   |     2.027 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.266 |       0.249 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.149 |       0.132 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.681 |       0.647 |      0.034 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| Clock                                 | Domain                                                                                          | Constraint (ns) |
+---------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+
| CLKFBIN                               | rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN                              |            13.5 |
| PixelClkIO                            | rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk                             |            13.5 |
| SerialClkIO                           | rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk                            |             2.7 |
| clk_fpga_0                            | rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK0                                          |            10.0 |
| clk_fpga_0                            | rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                             |            10.0 |
| clk_out1_rasterizer_ee712_clk_wiz_0_0 | rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_rasterizer_ee712_clk_wiz_0_0 |            13.5 |
| clkfbout_rasterizer_ee712_clk_wiz_0_0 | rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_rasterizer_ee712_clk_wiz_0_0 |            40.0 |
+---------------------------------------+-------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| rasterizer_ee712_wrapper |     1.873 |
|   rasterizer_ee712_i     |     1.873 |
|     clk_wiz_0            |     0.123 |
|       inst               |     0.123 |
|     processing_system7_0 |     1.256 |
|       inst               |     1.256 |
|     rasterizer20_1       |     0.198 |
|       inst               |     0.198 |
|     rgb2dvi_0            |     0.271 |
|       U0                 |     0.271 |
|     smartconnect_0       |     0.010 |
|       inst               |     0.010 |
|     v_axi4s_vid_out_0    |     0.003 |
|       inst               |     0.003 |
|     v_tc_0               |     0.011 |
|       U0                 |     0.011 |
+--------------------------+-----------+


