Partition Merge report for soc_system
Fri Nov  8 04:00:24 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Warnings
  6. Partition Merge Partition Statistics
  7. Partition Merge Partition Pin Processing
  8. Partition Merge Resource Usage Summary
  9. Partition Merge RAM Summary
 10. Partition Merge DSP Block Usage Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Fri Nov  8 04:00:24 2019           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; soc_system                                      ;
; Top-level Entity Name           ; ghrd_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 9982                                            ;
; Total pins                      ; 374                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 166,272                                         ;
; Total DSP Blocks                ; 33                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                              ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                        ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; Source File            ;                                                                                                           ;
; float:inst_L                          ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; volumeControl:vol_cntl|float:inst_L                                                                       ;
; float:inst_fir_4                      ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; volumeControl:vol_cntl|float:inst_fir_4                                                                   ;
; float:inst_fir_6                      ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; volumeControl:vol_cntl|float:inst_fir_6                                                                   ;
; float:inst_fir_8                      ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; volumeControl:vol_cntl|float:inst_fir_8                                                                   ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; volumeControl:vol_cntl                ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; volumeControl:vol_cntl                                                                                    ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; GPIO_BCLK            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_BCLK                            ; N/A     ;
; GPIO_DIN             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_DIN                            ; N/A     ;
; GPIO_DIN             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_DIN                            ; N/A     ;
; GPIO_LRCLK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                         ; N/A     ;
; GPIO_LRCLK           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                         ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                                      ;
+-------------------------------------------------------+------------------------+------------------------+
; Port                                                  ; Partition              ; Info                   ;
+-------------------------------------------------------+------------------------+------------------------+
; volumeControl:vol_cntl|float:inst_fir_8|s2_clk_en     ; float:inst_fir_8       ; Driven by constant VCC ;
; volumeControl:vol_cntl|float:inst_fir_6|s2_clk_en     ; float:inst_fir_6       ; Driven by constant VCC ;
; volumeControl:vol_cntl|float:inst_fir_4|s2_clk_en     ; float:inst_fir_4       ; Driven by constant VCC ;
; volumeControl:vol_cntl|float:inst_L|s2_clk_en         ; float:inst_L           ; Driven by constant VCC ;
; volumeControl:vol_cntl|float:inst_fir_8|s2_datab[31]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s2_reset_req  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s2_datab[31]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s2_reset_req  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s2_datab[31]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s2_reset_req  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s2_datab[31]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s2_reset_req      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[31]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[31]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_n[3]       ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_n[2]       ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_n[1]       ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_n[0]       ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[0]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[0]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[1]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[1]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[2]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[2]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[3]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[3]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[4]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[4]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[5]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[5]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[6]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[6]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[7]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[7]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[8]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[8]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[9]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[9]   ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[10]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[10]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[11]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[11]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[12]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[12]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[13]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[13]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[14]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[14]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[15]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[15]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[16]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[16]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[17]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[17]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[18]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[18]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[19]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[19]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[20]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[20]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[21]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[21]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[22]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[22]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[23]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[23]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[24]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[24]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[25]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[25]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[26]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[26]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[27]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[27]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[28]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[28]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[29]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[29]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_datab[30]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[30]  ; float:inst_fir_8       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[31]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[31]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_n[3]       ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_n[2]       ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_n[1]       ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_n[0]       ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[0]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[0]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[1]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[1]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[2]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[2]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[3]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[3]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[4]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[4]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[5]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[5]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[6]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[6]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[7]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[7]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[8]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[8]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[9]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[9]   ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[10]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[10]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[11]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[11]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[12]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[12]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[13]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[13]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[14]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[14]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[15]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[15]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[16]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[16]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[17]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[17]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[18]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[18]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[19]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[19]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[20]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[20]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[21]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[21]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[22]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[22]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[23]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[23]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[24]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[24]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[25]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[25]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[26]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[26]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[27]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[27]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[28]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[28]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[29]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[29]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_datab[30]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[30]  ; float:inst_fir_6       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[31]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[31]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_n[3]       ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_n[2]       ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_n[1]       ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_n[0]       ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[0]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[0]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[1]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[1]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[2]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[2]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[3]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[3]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[4]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[4]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[5]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[5]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[6]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[6]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[7]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[7]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[8]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[8]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[9]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[9]   ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[10]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[10]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[11]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[11]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[12]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[12]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[13]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[13]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[14]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[14]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[15]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[15]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[16]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[16]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[17]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[17]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[18]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[18]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[19]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[19]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[20]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[20]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[21]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[21]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[22]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[22]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[23]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[23]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[24]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[24]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[25]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[25]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[26]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[26]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[27]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[27]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[28]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[28]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[29]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[29]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_datab[30]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[30]  ; float:inst_fir_4       ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[31]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[31]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_n[3]           ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_n[2]           ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_n[1]           ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_n[0]           ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[0]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[0]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[1]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[1]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[2]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[2]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[3]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[3]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[4]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[4]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[5]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[5]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[6]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[6]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[7]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[7]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[8]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[8]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[9]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[9]       ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[10]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[10]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[11]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[11]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[12]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[12]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[13]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[13]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[14]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[14]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[15]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[15]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[16]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[16]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[17]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[17]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[18]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[18]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[19]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[19]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[20]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[20]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[21]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[21]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[22]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[22]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[23]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[23]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[24]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[24]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[25]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[25]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[26]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[26]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[27]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[27]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[28]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[28]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[29]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[29]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_datab[30]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|float:inst_L|s1_dataa[30]      ; float:inst_L           ; Driven by constant GND ;
; volumeControl:vol_cntl|vol_1[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_1[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_2[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_3[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_4[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_5[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_6[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_7[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[6]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[7]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[8]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[9]                       ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[10]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[11]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[12]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[13]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[14]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[15]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[16]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[17]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[18]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[19]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[20]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[21]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[22]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[23]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[24]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[25]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[26]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[27]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[28]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[29]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[30]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|vol_8[31]                      ; volumeControl:vol_cntl ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[0]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[1]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[2]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[3]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[4]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[5]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[6]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[7]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[8]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[9]      ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[10]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[11]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[12]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[13]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[14]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[15]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[16]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[17]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[18]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[19]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[20]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[21]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[22]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[23]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[24]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[25]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[26]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[27]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[28]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[29]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[30]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_L|s1_result[31]     ; float:inst_L           ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[0]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[1]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[2]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[3]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[4]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[5]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[6]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[7]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[8]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[9]  ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[10] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[11] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[12] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[13] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[14] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[15] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[16] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[17] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[18] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[19] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[20] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[21] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[22] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[23] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[24] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[25] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[26] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[27] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[28] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[29] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[30] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_4|s1_result[31] ; float:inst_fir_4       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[0]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[1]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[2]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[3]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[4]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[5]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[6]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[7]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[8]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[9]  ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[10] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[11] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[12] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[13] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[14] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[15] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[16] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[17] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[18] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[19] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[20] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[21] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[22] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[23] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[24] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[25] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[26] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[27] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[28] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[29] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[30] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_6|s1_result[31] ; float:inst_fir_6       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[0]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[1]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[2]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[3]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[4]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[5]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[6]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[7]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[8]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[9]  ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[10] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[11] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[12] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[13] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[14] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[15] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[16] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[17] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[18] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[19] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[20] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[21] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[22] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[23] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[24] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[25] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[26] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[27] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[28] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[29] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[30] ; float:inst_fir_8       ; No fanout              ;
; volumeControl:vol_cntl|float:inst_fir_8|s1_result[31] ; float:inst_fir_8       ; No fanout              ;
+-------------------------------------------------------+------------------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                                                                                                                               ;
+----------------------------------------------+-------+--------------+------------------+------------------+------------------+------------------+--------------------------------+---------------------------------------+------------------------+--------------------------------+
; Statistic                                    ; Top   ; float:inst_L ; float:inst_fir_4 ; float:inst_fir_6 ; float:inst_fir_8 ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; volumeControl:vol_cntl ; hard_block:auto_generated_inst ;
+----------------------------------------------+-------+--------------+------------------+------------------+------------------+------------------+--------------------------------+---------------------------------------+------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)  ; 2041  ; 929          ; 929              ; 929              ; 929              ; 62               ; 186                            ; 17                                    ; 3093                   ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; Combinational ALUT usage for logic           ; 2794  ; 1585         ; 1585             ; 1585             ; 1585             ; 91               ; 210                            ; 1                                     ; 5035                   ; 0                              ;
;     -- 7 input functions                     ; 5     ; 8            ; 8                ; 8                ; 8                ; 0                ; 1                              ; 0                                     ; 82                     ; 0                              ;
;     -- 6 input functions                     ; 419   ; 341          ; 341              ; 341              ; 341              ; 12               ; 61                             ; 0                                     ; 1209                   ; 0                              ;
;     -- 5 input functions                     ; 473   ; 221          ; 221              ; 221              ; 221              ; 25               ; 26                             ; 0                                     ; 575                    ; 0                              ;
;     -- 4 input functions                     ; 405   ; 207          ; 207              ; 207              ; 207              ; 17               ; 27                             ; 0                                     ; 797                    ; 0                              ;
;     -- <=3 input functions                   ; 1434  ; 808          ; 808              ; 808              ; 808              ; 37               ; 95                             ; 1                                     ; 2372                   ; 0                              ;
; Memory ALUT usage                            ; 58    ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 0                              ;
;     -- 64-address deep                       ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 0                              ;
;     -- 32-address deep                       ; 58    ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; Dedicated logic registers                    ; 3018  ; 771          ; 771              ; 771              ; 771              ; 91               ; 294                            ; 36                                    ; 3273                   ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; I/O pins                                     ; 295   ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 76                                    ; 0                      ; 3                              ;
; I/O registers                                ; 50    ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 136                                   ; 0                      ; 0                              ;
; Total block memory bits                      ; 63488 ; 15904        ; 15904            ; 15904            ; 15904            ; 0                ; 256                            ; 0                                     ; 38912                  ; 0                              ;
; Total block memory implementation bits       ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 0                              ;
; JTAG                                         ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; DSP block                                    ; 1     ; 4            ; 4                ; 4                ; 4                ; 0                ; 0                              ; 0                                     ; 16                     ; 0                              ;
; DLL                                          ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; Impedance control block                      ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; MLAB cell                                    ; 58    ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 0                              ;
; Double data rate I/O input circuitry         ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 32                                    ; 0                      ; 0                              ;
; Double data rate I/O output circuitry        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 252                                   ; 0                      ; 0                              ;
; Double data rate I/O output enable circuitry ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 4                                     ; 0                      ; 0                              ;
; Impedance logic block                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; DQS pin delay chain                          ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 4                                     ; 0                      ; 0                              ;
; DQS pin enable control                       ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 4                                     ; 0                      ; 0                              ;
; Delay chain                                  ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 124                                   ; 0                      ; 0                              ;
; Pin configuration                            ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 40                                    ; 0                      ; 0                              ;
; DQS pin configuration                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 4                                     ; 0                      ; 0                              ;
; Signal Splitter                              ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 5                                     ; 0                      ; 0                              ;
; Leveling delay chain                         ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 40                                    ; 0                      ; 0                              ;
; Clock Phase Select                           ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 46                                    ; 0                      ; 0                              ;
; Read FIFO Read Clock Select Block            ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 32                                    ; 0                      ; 0                              ;
; LFIFO                                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 4                                     ; 0                      ; 0                              ;
; HPS SDRAM PLL                                ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS EMAC peripheral                          ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS GPIO peripheral                          ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS I2C peripheral                           ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 2                                     ; 0                      ; 0                              ;
; HPS SDMMC peripheral                         ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS QSPI peripheral                          ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS SPI Master peripheral                    ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS UART peripheral                          ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS USB peripheral                           ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS DBG APB interface                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; Fractional PLL                               ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 2                              ;
; Hard Memory Controller                       ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; HPS boot from FPGA interface                 ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; HPS clock resets interface                   ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; FPGA-to-HPS interface                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; HPS FPGA-to-SDRAM interface                  ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; HPS-to-FPGA interface                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; HPS-to-FPGA lightweight interface            ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; HPS interrupts interface                     ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; HPS TPIU trace interface                     ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 1                              ;
; IR FIFO USERDES Block                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 32                                    ; 0                      ; 0                              ;
; Hard Memory PHY                              ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 1                                     ; 0                      ; 0                              ;
; PLL Output Counter                           ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 2                              ;
; PLL Reconfiguration Block                    ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 2                              ;
; PLL Reference Clock Select Block             ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 2                              ;
; VFIFO                                        ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 4                                     ; 0                      ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; Connections                                  ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
;     -- Input Connections                     ; 3940  ; 3977         ; 3977             ; 3977             ; 3977             ; 134              ; 560                            ; 81                                    ; 9250                   ; 135                            ;
;     -- Registered Input Connections          ; 2902  ; 2564         ; 2564             ; 2564             ; 2564             ; 110              ; 317                            ; 0                                     ; 7086                   ; 0                              ;
;     -- Output Connections                    ; 9108  ; 104          ; 104              ; 104              ; 104              ; 231              ; 34                             ; 108                                   ; 9436                   ; 10675                          ;
;     -- Registered Output Connections         ; 1005  ; 0            ; 0                ; 0                ; 0                ; 231              ; 0                              ; 0                                     ; 0                      ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; Internal Connections                         ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
;     -- Total Connections                     ; 34523 ; 10635        ; 10635            ; 10635            ; 10635            ; 879              ; 1996                           ; 5578                                  ; 43360                  ; 10890                          ;
;     -- Registered Connections                ; 15352 ; 4781         ; 4781             ; 4781             ; 4781             ; 702              ; 1054                           ; 100                                   ; 13188                  ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; External Connections                         ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
;     -- Top                                   ; 196   ; 833          ; 833              ; 833              ; 833              ; 0                ; 123                            ; 51                                    ; 5665                   ; 3681                           ;
;     -- float:inst_L                          ; 833   ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 2399                   ; 849                            ;
;     -- float:inst_fir_4                      ; 833   ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 2399                   ; 849                            ;
;     -- float:inst_fir_6                      ; 833   ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 2399                   ; 849                            ;
;     -- float:inst_fir_8                      ; 833   ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 2399                   ; 849                            ;
;     -- sld_hub:auto_hub                      ; 0     ; 0            ; 0                ; 0                ; 0                ; 20               ; 222                            ; 0                                     ; 0                      ; 123                            ;
;     -- sld_signaltap:auto_signaltap_0        ; 123   ; 0            ; 0                ; 0                ; 0                ; 222              ; 64                             ; 0                                     ; 0                      ; 185                            ;
;     -- soc_system_hps_0_hps_io_border:border ; 51    ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 138                                   ; 0                      ; 0                              ;
;     -- volumeControl:vol_cntl                ; 5665  ; 2399         ; 2399             ; 2399             ; 2399             ; 0                ; 0                              ; 0                                     ; 0                      ; 3425                           ;
;     -- hard_block:auto_generated_inst        ; 3681  ; 849          ; 849              ; 849              ; 849              ; 123              ; 185                            ; 0                                     ; 3425                   ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; Partition Interface                          ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
;     -- Input Ports                           ; 51    ; 140          ; 140              ; 140              ; 140              ; 45               ; 75                             ; 12                                    ; 515                    ; 140                            ;
;     -- Output Ports                          ; 160   ; 65           ; 65               ; 65               ; 65               ; 62               ; 19                             ; 46                                    ; 256                    ; 112                            ;
;     -- Bidir Ports                           ; 167   ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 69                                    ; 0                      ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; Registered Ports                             ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
;     -- Registered Input Ports                ; 0     ; 51           ; 51               ; 51               ; 51               ; 13               ; 9                              ; 0                                     ; 258                    ; 0                              ;
;     -- Registered Output Ports               ; 0     ; 0            ; 0                ; 0                ; 0                ; 29               ; 5                              ; 0                                     ; 0                      ; 0                              ;
;                                              ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
; Port Connectivity                            ;       ;              ;                  ;                  ;                  ;                  ;                                ;                                       ;                        ;                                ;
;     -- Input Ports driven by GND             ; 0     ; 70           ; 70               ; 70               ; 70               ; 0                ; 12                             ; 0                                     ; 0                      ; 0                              ;
;     -- Output Ports driven by GND            ; 0     ; 0            ; 0                ; 0                ; 0                ; 28               ; 2                              ; 0                                     ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC             ; 0     ; 1            ; 1                ; 1                ; 1                ; 0                ; 20                             ; 0                                     ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC            ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 1                              ; 0                                     ; 0                      ; 0                              ;
;     -- Input Ports with no Source            ; 0     ; 0            ; 0                ; 0                ; 0                ; 25               ; 6                              ; 0                                     ; 0                      ; 0                              ;
;     -- Output Ports with no Source           ; 0     ; 0            ; 0                ; 0                ; 0                ; 0                ; 0                              ; 0                                     ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout            ; 0     ; 0            ; 0                ; 0                ; 0                ; 30               ; 20                             ; 0                                     ; 208                    ; 1                              ;
;     -- Output Ports with no Fanout           ; 0     ; 32           ; 32               ; 32               ; 32               ; 29               ; 7                              ; 0                                     ; 0                      ; 0                              ;
+----------------------------------------------+-------+--------------+------------------+------------------+------------------+------------------+--------------------------------+---------------------------------------+------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                            ; Partition                             ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_CS_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DIN                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; AUD_XCK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- FAN_CTRL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FAN_CTRL~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_BCLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- GPIO_BCLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- GPIO_BCLK~output                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_DIN                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_DIN                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_DIN~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_DIN2                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_DIN2                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_DIN2~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_DIN3                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_DIN3                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_DIN3~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_DIN4                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- GPIO_DIN4                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO_DIN4~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; GPIO_LRCLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- GPIO_LRCLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- GPIO_LRCLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX0[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX1[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX2[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX3[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX4[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HEX5[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_KEY                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                             ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                            ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_HS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; TD_VS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_CLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_HS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; VGA_VS                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                 ;                                       ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 9311           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 14413          ;
;     -- 7 input functions                    ; 120            ;
;     -- 6 input functions                    ; 3065           ;
;     -- 5 input functions                    ; 1983           ;
;     -- 4 input functions                    ; 2074           ;
;     -- <=3 input functions                  ; 7171           ;
; Memory ALUT usage                           ; 58             ;
;     -- 64-address deep                      ; 0              ;
;     -- 32-address deep                      ; 58             ;
;                                             ;                ;
; Dedicated logic registers                   ; 9796           ;
;                                             ;                ;
; I/O pins                                    ; 374            ;
; I/O registers                               ; 186            ;
; Total MLAB memory bits                      ; 290            ;
; Total block memory bits                     ; 166272         ;
;                                             ;                ;
; Total DSP Blocks                            ; 33             ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 1              ;
;     -- Fractional PLLs                      ; 2              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 8131           ;
; Total fan-out                               ; 103510         ;
; Average fan-out                             ; 3.91           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                        ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+
; aud_32:line32|aud_32_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                               ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                     ;
; aud_32:line32|aud_32_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                              ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                     ;
; aud_32:line32|aud_32_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                                ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                     ;
; aud_32:line32|aud_32_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                                               ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                                     ;
; coef_fifo:f1|coef_fifo_fifo_buffer:fifo_buffer|coef_fifo_fifo_buffer_scfifo_with_controls:the_scfifo_with_controls|coef_fifo_fifo_buffer_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_kh91:auto_generated|a_dpfifo_rn91:dpfifo|altsyncram_2us1:FIFOram|ALTSYNCRAM                           ; AUTO       ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                                                     ;
; fir:low_pass|fir_fir_compiler_ii_0:fir_compiler_ii_0|fir_fir_compiler_ii_0_ast:fir_fir_compiler_ii_0_ast_inst|fir_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|ALTDPRAM_INSTANCE           ; MLAB       ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32    ; None                                                     ;
; fir:low_pass|fir_fir_compiler_ii_0:fir_compiler_ii_0|fir_fir_compiler_ii_0_ast:fir_fir_compiler_ii_0_ast_inst|fir_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_adelay_mem_dmem|altera_syncram_em04:auto_generated|altsyncram_f3b4:altsyncram1|ALTDPRAM_INSTANCE     ; MLAB       ; Simple Dual Port ; 6            ; 39           ; 6            ; 39           ; 234   ; None                                                     ;
; fir:low_pass|fir_fir_compiler_ii_0:fir_compiler_ii_0|fir_fir_compiler_ii_0_ast:fir_fir_compiler_ii_0_ast_inst|fir_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_bank_memr0_dmem|altera_syncram_t8v3:auto_generated|altsyncram_ul94:altsyncram1|ALTDPRAM_INSTANCE     ; MLAB       ; Simple Dual Port ; 8            ; 3            ; 8            ; 3            ; 24    ; None                                                     ;
; fir:low_pass|fir_fir_compiler_ii_0:fir_compiler_ii_0|fir_fir_compiler_ii_0_ast:fir_fir_compiler_ii_0_ast_inst|fir_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_cm0_dmem|altera_syncram_4c84:auto_generated|altsyncram_gag4:altsyncram1|ALTSYNCRAM                   ; M10K block ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; fir_fir_compiler_ii_0_rtl_core_u0_m0_wo0_cm0.hex         ;
; fir:low_pass|fir_fir_compiler_ii_0:fir_compiler_ii_0|fir_fir_compiler_ii_0_ast:fir_fir_compiler_ii_0_ast_inst|fir_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_dec0_lutmem_dmem|altera_syncram_g464:auto_generated|altsyncram_s2e4:altsyncram1|ALTSYNCRAM           ; M10K block ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240 ; fir_fir_compiler_ii_0_rtl_core_u0_m0_wo0_dec0_lutmem.hex ;
; fir:low_pass|fir_fir_compiler_ii_0:fir_compiler_ii_0|fir_fir_compiler_ii_0_ast:fir_fir_compiler_ii_0_ast_inst|fir_fir_compiler_ii_0_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_skv3:auto_generated|altsyncram_t1a4:altsyncram1|ALTSYNCRAM          ; M10K block ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a884:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO       ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256   ; None                                                     ;
; volumeControl:vol_cntl|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_L|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated|ALTSYNCRAM                                  ; AUTO       ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None                                                     ;
; volumeControl:vol_cntl|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_R|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM     ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_3|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_3|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_3|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_4|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_4|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_4|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_4|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated|ALTSYNCRAM                              ; AUTO       ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None                                                     ;
; volumeControl:vol_cntl|float:inst_fir_5|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_5|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_5|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_6|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_6|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_6|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_6|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated|ALTSYNCRAM                              ; AUTO       ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None                                                     ;
; volumeControl:vol_cntl|float:inst_fir_7|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_7|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_7|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_8|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC0_uid62_sqrtTableGenerator_lutmem_dmem|altsyncram_gg44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 29           ; 256          ; 29           ; 7424  ; ./FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_8|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC1_uid64_sqrtTableGenerator_lutmem_dmem|altsyncram_pf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; ./FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_8|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:memoryC2_uid66_sqrtTableGenerator_lutmem_dmem|altsyncram_rf44:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 256          ; 12           ; 256          ; 12           ; 3072  ; ./FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex    ;
; volumeControl:vol_cntl|float:inst_fir_8|float_nios_custom_instr_floating_point_2_0:nios_custom_instr_floating_point_2_0|fpoint2_multi:fpci_multi|fpoint2_multi_datapath:datapath|FPSqrt:\FPSQRT_GEN:sqrt|altsyncram:redist6_mem_dmem|altsyncram_5pv3:auto_generated|ALTSYNCRAM                              ; AUTO       ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32    ; None                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 17          ;
; Sum of two 18x18                  ; 8           ;
; Independent 27x27                 ; 8           ;
; Total number of DSP blocks        ; 33          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 24          ;
; Fixed Point Mixed Sign Multiplier ; 16          ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Fri Nov  8 04:00:12 2019
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off soc_system -c soc_system --merge=on
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 155
Info (35007): Using synthesis netlist for partition "volumeControl:vol_cntl" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 363
Info (35007): Using synthesis netlist for partition "float:inst_L" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/volumeControl.sv Line: 63
Info (35007): Using synthesis netlist for partition "float:inst_fir_4" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/volumeControl.sv Line: 162
Info (35007): Using synthesis netlist for partition "float:inst_fir_6" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/volumeControl.sv Line: 228
Info (35007): Using synthesis netlist for partition "float:inst_fir_8" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/volumeControl.sv Line: 294
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 9 partition(s)
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[30] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[30] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[29] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[29] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[28] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[28] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[27] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[27] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[26] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[26] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[25] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[25] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[24] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[24] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[23] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[23] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[22] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[22] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[21] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[21] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[20] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[20] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[19] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[19] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[18] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[18] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[17] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[17] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[16] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[16] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[15] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[15] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[14] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[14] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[13] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[13] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[12] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[12] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[11] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[11] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[10] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[10] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[9] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[9] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[8] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[8] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[7] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[7] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[6] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[6] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[5] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[5] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[4] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[4] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[3] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[3] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[2] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[2] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[1] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[1] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[0] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[0] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_n[0] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_n[1] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_n[2] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_n[3] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_dataa[31] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_L|s1_datab[31] on design partition float:inst_L -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[30] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[30] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[29] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[29] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[28] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[28] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[27] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[27] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[26] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[26] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[25] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[25] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[24] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[24] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[23] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[23] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[22] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[22] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[21] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[21] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[20] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[20] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[19] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[19] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[18] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[18] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[17] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[17] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[16] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[16] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[15] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[15] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[14] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[14] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[13] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[13] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[12] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[12] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[11] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[11] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[10] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[10] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[9] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[9] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[8] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[8] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[7] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[7] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[6] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[6] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[5] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[5] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[4] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[4] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[3] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[3] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[2] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[2] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[1] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[1] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[0] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[0] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_n[0] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_n[1] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_n[2] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_n[3] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_dataa[31] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_4|s1_datab[31] on design partition float:inst_fir_4 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[30] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[30] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[29] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[29] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[28] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[28] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[27] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[27] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[26] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[26] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[25] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[25] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[24] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[24] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[23] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[23] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[22] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[22] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[21] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[21] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[20] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[20] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[19] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[19] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[18] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[18] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[17] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[17] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[16] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[16] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[15] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[15] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[14] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[14] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[13] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[13] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[12] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[12] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[11] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[11] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[10] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[10] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[9] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[9] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[8] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[8] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[7] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[7] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[6] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[6] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[5] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[5] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[4] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[4] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[3] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[3] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[2] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[2] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[1] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[1] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[0] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[0] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_n[0] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_n[1] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_n[2] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_n[3] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_dataa[31] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_6|s1_datab[31] on design partition float:inst_fir_6 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[30] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[30] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[29] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[29] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[28] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[28] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[27] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[27] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[26] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[26] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[25] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[25] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[24] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[24] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[23] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[23] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[22] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[22] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[21] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[21] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[20] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[20] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[19] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[19] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[18] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[18] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[17] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[17] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[16] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[16] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[15] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[15] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[14] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[14] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[13] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[13] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[12] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[12] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[11] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[11] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[10] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[10] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[9] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[9] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[8] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[8] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[7] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[7] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[6] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[6] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[5] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[5] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[4] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[4] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[3] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[3] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[2] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[2] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[1] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[1] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[0] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[0] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_n[0] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_n[1] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_n[2] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_n[3] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_dataa[31] on design partition float:inst_fir_8 -- port will be tied to GND
Warning (16710): Found unconnected port volumeControl:vol_cntl|float:inst_fir_8|s1_datab[31] on design partition float:inst_fir_8 -- port will be tied to GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 33 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 284 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 336 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[10]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[10]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[11]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[11]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[12]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[12]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[13]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[13]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[14]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[14]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[15]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[15]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[16]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[16]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[17]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[17]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[18]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[18]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[19]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[19]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[20]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[20]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[21]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[21]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[22]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[22]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[23]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[23]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[24]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[24]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[25]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[25]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[26]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[26]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[27]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[27]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[28]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[28]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35018): Partition port "volumeControl:vol_cntl|vol_1[29]", driven by node "soc_system:u0|avalon_microphone_system:mic_system_0|vol_1[29]", does not drive logic File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/soc_system/synthesis/submodules/avalon_microphone_system.sv Line: 254
    Warning (35039): Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report
Warning: RST port on the PLL is not properly connected on instance audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/ubuntu/intelFPGA/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 42
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 65
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 68
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 173
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 189
    Warning (15610): No output dependent on input pin "TD_CLK27" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 192
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 193
    Warning (15610): No output dependent on input pin "TD_HS" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 194
    Warning (15610): No output dependent on input pin "TD_VS" File: /home/ubuntu/Code/FPGA-Code/DE1-SoC/FPGA_Final_Design/de1_soc_GHRD/ghrd_top.sv Line: 196
Info (21057): Implemented 22802 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 51 input pins
    Info (21059): Implemented 160 output pins
    Info (21060): Implemented 167 bidirectional pins
    Info (21061): Implemented 21084 logic cells
    Info (21064): Implemented 646 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 33 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 321 warnings
    Info: Peak virtual memory: 1403 megabytes
    Info: Processing ended: Fri Nov  8 04:00:25 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


