Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.47 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.48 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: IOPR24.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : IOPR24.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : IOPR24
Output Format                      : NGC
Target Device                      : xc2s200-6-pq208

---- Source Options
Top Module Name                    : IOPR24
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : IOPR24.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================

WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "LEDBLINK.v"
Module <LEDBLINK> compiled
Compiling source file "WORDPR24.v"
Module <WORDPR24> compiled
Compiling source file "WORD24RB.v"
Module <WORD24RB> compiled
Compiling source file "IOPR24.v"
Module <IOPR24> compiled
No errors in compilation
Analysis of file <IOPR24.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <IOPR24>.
Module <IOPR24> is correct for synthesis.
 
Analyzing module <LEDBLINK>.
Module <LEDBLINK> is correct for synthesis.
 
Analyzing module <WORDPR24>.
Module <WORDPR24> is correct for synthesis.
 
Analyzing module <WORD24RB>.
Module <WORD24RB> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <WORD24RB>.
    Related source file is WORD24RB.v.
    Found 24-bit tristate buffer for signal <obus>.
    Summary:
	inferred  24 Tristate(s).
Unit <WORD24RB> synthesized.


Synthesizing Unit <WORDPR24>.
    Related source file is WORDPR24.v.
    Found 24-bit tristate buffer for signal <obus>.
    Found 24-bit register for signal <ddrreg>.
    Found 24-bit register for signal <outreg>.
    Found 24-bit tristate buffer for signal <tsoutreg>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  48 Tristate(s).
Unit <WORDPR24> synthesized.


Synthesizing Unit <LEDBLINK>.
    Related source file is LEDBLINK.v.
    Found 29-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <LEDBLINK> synthesized.


Synthesizing Unit <IOPR24>.
    Related source file is IOPR24.v.
WARNING:Xst:647 - Input <CS0> is never used.
WARNING:Xst:647 - Input <CS1> is never used.
WARNING:Xst:647 - Input <LA> is never used.
WARNING:Xst:647 - Input <LOCKO> is never used.
WARNING:Xst:647 - Input <ALE> is never used.
WARNING:Xst:1306 - Output <READY> is never assigned.
WARNING:Xst:647 - Input <WAITO> is never used.
WARNING:Xst:1778 - Inout <LAD<31:24>> is assigned but never used.
WARNING:Xst:647 - Input <LBE> is never used.
WARNING:Xst:1306 - Output <INT> is never assigned.
WARNING:Xst:647 - Input <BLAST> is never used.
WARNING:Xst:646 - Signal <LoadPortCmd<3>> is assigned but never used.
WARNING:Xst:646 - Signal <A<15:5>> is assigned but never used.
WARNING:Xst:646 - Signal <A<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <D<31:24>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:646 - Signal <ReadPortCmd<3>> is assigned but never used.
WARNING:Xst:1780 - Signal <test32> is never used or assigned.
    Found 32-bit tristate buffer for signal <LAD>.
    Found 16-bit register for signal <A>.
    Found 1-bit register for signal <PreFastRead>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <IOPR24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 8
  24-bit register                  : 6
  16-bit register                  : 1
  1-bit register                   : 1
# Counters                         : 1
  29-bit up counter                : 1
# Tristates                        : 79
  1-bit tristate buffer            : 72
  24-bit tristate buffer           : 6
  32-bit tristate buffer           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <A_15> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_0> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_1> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_5> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_6> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_7> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_8> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_9> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_10> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_11> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_12> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_13> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <A_14> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_25> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_26> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_27> is unconnected in block <IOPR24>.
WARNING:Xst:1291 - FF/Latch <gledblink_count_28> is unconnected in block <IOPR24>.

Optimizing unit <IOPR24> ...

Optimizing unit <WORD24RB> ...
Loading device for application Xst from file 'v200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IOPR24, actual ratio is 4.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : IOPR24.ngr
Top Level Output File Name         : IOPR24
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 137

Macro Statistics :
# Registers                        : 9
#      1-bit register              : 1
#      16-bit register             : 1
#      24-bit register             : 6
#      29-bit register             : 1
# Tristates                        : 79
#      1-bit tristate buffer       : 72
#      24-bit tristate buffer      : 6
#      32-bit tristate buffer      : 1
# Adders/Subtractors               : 1
#      29-bit adder                : 1

Cell Usage :
# BELS                             : 173
#      GND                         : 1
#      LUT1                        : 95
#      LUT1_D                      : 1
#      LUT1_L                      : 6
#      LUT2                        : 3
#      LUT4                        : 18
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 173
#      FD                          : 25
#      FDE                         : 75
#      FDR                         : 1
#      FDRE                        : 72
# Tri-States                       : 144
#      BUFT                        : 144
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 116
#      IBUF                        : 4
#      IOBUF                       : 96
#      OBUF                        : 8
#      OBUFT                       : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200pq208-6 

 Number of Slices:                     107  out of   2352     4%  
 Number of Slice Flip Flops:           173  out of   4704     3%  
 Number of 4 input LUTs:               123  out of   4704     2%  
 Number of bonded IOBs:                116  out of    144    80%  
 Number of TBUFs:                      144  out of   2352     6%  
 Number of GCLKs:                        2  out of      4    50%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
LClk                               | BUFGP                  | 148   |
SYNCLK                             | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 7.380ns (Maximum Frequency: 135.501MHz)
   Minimum input arrival time before clock: 6.531ns
   Maximum output required time after clock: 13.915ns
   Maximum combinational path delay: 13.606ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'LClk'
Delay:               7.380ns (Levels of Logic = 1)
  Source:            A_4 (FF)
  Destination:       oportx0_outreg_22 (FF)
  Source Clock:      LClk rising
  Destination Clock: LClk rising

  Data Path: A_4 to oportx0_outreg_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   1.085   2.700  A_4 (A_4)
     LUT4:I2->O           12   0.549   2.160  _n00081 (LoadDDRCmd<0>)
     FDRE:CE                   0.886          oportx0_ddrreg_0
    ----------------------------------------
    Total                      7.380ns (2.520ns logic, 4.860ns route)
                                       (34.1% logic, 65.9% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'SYNCLK'
Delay:               5.423ns (Levels of Logic = 26)
  Source:            gledblink_count_0 (FF)
  Destination:       gledblink_count_24 (FF)
  Source Clock:      SYNCLK rising
  Destination Clock: SYNCLK rising

  Data Path: gledblink_count_0 to gledblink_count_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   1.085   1.035  gledblink_count_0 (gledblink_count_0)
     LUT1_D:I0->LO         1   0.549   0.000  gledblink_count_Madd__n0000_inst_lut2_01 (N5711)
     MUXCY:S->O            1   0.659   0.000  gledblink_count_Madd__n0000_inst_cy_0 (gledblink_count_Madd__n0000_inst_cy_0)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_1 (gledblink_count_Madd__n0000_inst_cy_1)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_2 (gledblink_count_Madd__n0000_inst_cy_2)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_3 (gledblink_count_Madd__n0000_inst_cy_3)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_4 (gledblink_count_Madd__n0000_inst_cy_4)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_5 (gledblink_count_Madd__n0000_inst_cy_5)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_6 (gledblink_count_Madd__n0000_inst_cy_6)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_7 (gledblink_count_Madd__n0000_inst_cy_7)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_8 (gledblink_count_Madd__n0000_inst_cy_8)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_9 (gledblink_count_Madd__n0000_inst_cy_9)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_10 (gledblink_count_Madd__n0000_inst_cy_10)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_11 (gledblink_count_Madd__n0000_inst_cy_11)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_12 (gledblink_count_Madd__n0000_inst_cy_12)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_13 (gledblink_count_Madd__n0000_inst_cy_13)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_14 (gledblink_count_Madd__n0000_inst_cy_14)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_15 (gledblink_count_Madd__n0000_inst_cy_15)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_16 (gledblink_count_Madd__n0000_inst_cy_16)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_17 (gledblink_count_Madd__n0000_inst_cy_17)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_18 (gledblink_count_Madd__n0000_inst_cy_18)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_19 (gledblink_count_Madd__n0000_inst_cy_19)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_20 (gledblink_count_Madd__n0000_inst_cy_20)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_21 (gledblink_count_Madd__n0000_inst_cy_21)
     MUXCY:CI->O           1   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_22 (gledblink_count_Madd__n0000_inst_cy_22)
     MUXCY:CI->O           0   0.042   0.000  gledblink_count_Madd__n0000_inst_cy_23 (gledblink_count_Madd__n0000_inst_cy_23)
     XORCY:CI->O           1   0.420   0.000  gledblink_count_Madd__n0000_inst_sum_24 (gledblink_count__n0000<24>)
     FD:D                      0.709          gledblink_count_24
    ----------------------------------------
    Total                      5.423ns (4.388ns logic, 1.035ns route)
                                       (80.9% logic, 19.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'LClk'
Offset:              6.531ns (Levels of Logic = 2)
  Source:            LWR (PAD)
  Destination:       oportx0_outreg_22 (FF)
  Destination Clock: LClk rising

  Data Path: LWR to oportx0_outreg_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.776   2.160  LWR_IBUF (LWR_IBUF)
     LUT4:I0->O           12   0.549   2.160  _n00101 (LoadDDRCmd<2>)
     FDRE:CE                   0.886          oportx2_ddrreg_0
    ----------------------------------------
    Total                      6.531ns (2.211ns logic, 4.320ns route)
                                       (33.9% logic, 66.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'LClk'
Offset:              13.915ns (Levels of Logic = 4)
  Source:            PreFastRead (FF)
  Destination:       LAD<10> (PAD)
  Source Clock:      LClk rising

  Data Path: PreFastRead to LAD<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   1.085   1.206  PreFastRead (PreFastRead)
     LUT2:I0->O            6   0.549   1.665  FastRead1 (FastRead)
     LUT4:I3->O           24   0.549   3.060  oportx2_I26_EnableTr_INV1 (oportx2_I26_N419)
     BUFT:T->O             1   0.098   1.035  oportx2_I26_23 (D<0>)
     IOBUF:I->IO               4.668          LAD_0_IOBUF (LAD<0>)
    ----------------------------------------
    Total                     13.915ns (6.949ns logic, 6.966ns route)
                                       (49.9% logic, 50.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYNCLK'
Offset:              8.543ns (Levels of Logic = 2)
  Source:            gledblink_count_24 (FF)
  Destination:       LEDS<7> (PAD)
  Source Clock:      SYNCLK rising

  Data Path: gledblink_count_24 to LEDS<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   1.085   1.206  gledblink_count_24 (gledblink_count_24)
     LUT1:I0->O            1   0.549   1.035  gledblink_ledx<7>1 (LEDS_7_OBUF)
     OBUF:I->O                 4.668          LEDS_7_OBUF (LEDS<7>)
    ----------------------------------------
    Total                      8.543ns (6.302ns logic, 2.241ns route)
                                       (73.8% logic, 26.2% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.606ns (Levels of Logic = 5)
  Source:            LRD (PAD)
  Destination:       LAD<10> (PAD)

  Data Path: LRD to LAD<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.776   1.206  LRD_IBUF (LRD_IBUF)
     LUT2:I1->O            6   0.549   1.665  FastRead1 (FastRead)
     LUT4:I3->O           24   0.549   3.060  oportx2_I26_EnableTr_INV1 (oportx2_I26_N419)
     BUFT:T->O             1   0.098   1.035  oportx2_I26_23 (D<0>)
     IOBUF:I->IO               4.668          LAD_0_IOBUF (LAD<0>)
    ----------------------------------------
    Total                     13.606ns (6.640ns logic, 6.966ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
CPU : 2.70 / 3.38 s | Elapsed : 3.00 / 3.00 s
 
--> 

Total memory usage is 61372 kilobytes


