// Seed: 1968480741
module module_0 #(
    parameter id_1 = 32'd39
);
  wire _id_1;
  ;
  wire [id_1  ==  -1 : -1] id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wand id_4;
  output wire id_3;
  inout wire id_2;
  inout wand id_1;
  assign id_3 = id_4;
  assign id_1 = id_4 & 1;
  logic id_5;
  assign id_4 = -1;
  assign id_4 = id_2;
  time id_6;
  ;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
module module_2 (
    output logic id_0,
    input  wor   id_1
);
  always id_0 = id_1;
  wire id_3 = id_3;
  assign id_3 = ~id_3;
  module_0 modCall_1 ();
endmodule
