

================================================================
== Vitis HLS Report for 'relu_bckwd'
================================================================
* Date:           Mon May  2 11:47:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_bckwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_19_1  |       10|        ?|        11|          2|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_31_2  |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 2
  Pipeline-0 : II = 2, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
  Pipeline-1 : II = 1, D = 3, States = { 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 21 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 14 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 200, void @empty_12, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim"   --->   Operation 35 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%dy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dy"   --->   Operation 36 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%dx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dx"   --->   Operation 37 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x"   --->   Operation 38 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%dxbuf_V = alloca i64 1" [relu_bckwd/main.cpp:16]   --->   Operation 39 'alloca' 'dxbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln19 = icmp_sgt  i32 %dim_read, i32 0" [relu_bckwd/main.cpp:19]   --->   Operation 40 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %._crit_edge, void %.lr.ph58" [relu_bckwd/main.cpp:19]   --->   Operation 41 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i32 %dim_read" [relu_bckwd/main.cpp:19]   --->   Operation 42 'trunc' 'trunc_ln19' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %x_read, i32 1, i32 63" [relu_bckwd/main.cpp:19]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i63 %trunc_ln" [relu_bckwd/main.cpp:19]   --->   Operation 44 'sext' 'sext_ln19' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln19_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %dy_read, i32 1, i32 63" [relu_bckwd/main.cpp:19]   --->   Operation 45 'partselect' 'trunc_ln19_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i63 %trunc_ln19_1" [relu_bckwd/main.cpp:19]   --->   Operation 46 'sext' 'sext_ln19_1' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln19 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [relu_bckwd/main.cpp:19]   --->   Operation 47 'br' 'br_ln19' <Predicate = (icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.49>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i7 0, void %.lr.ph58, i7 %add_ln19, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split" [relu_bckwd/main.cpp:19]   --->   Operation 48 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%add_ln19 = add i7 %i, i7 1" [relu_bckwd/main.cpp:19]   --->   Operation 49 'add' 'add_ln19' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i" [relu_bckwd/main.cpp:19]   --->   Operation 50 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln19_1 = icmp_eq  i31 %i_cast, i31 %trunc_ln19" [relu_bckwd/main.cpp:19]   --->   Operation 52 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19_1, void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %.lr.ph" [relu_bckwd/main.cpp:19]   --->   Operation 54 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i" [relu_bckwd/main.cpp:19]   --->   Operation 55 'zext' 'i_cast1' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.49ns)   --->   "%add_ln20 = add i64 %i_cast1, i64 %sext_ln19" [relu_bckwd/main.cpp:20]   --->   Operation 56 'add' 'add_ln20' <Predicate = (!icmp_ln19_1)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i64 %add_ln20" [relu_bckwd/main.cpp:20]   --->   Operation 57 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 58 [7/7] (7.30ns)   --->   "%xbuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 58 'readreq' 'xbuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 59 [1/1] (3.49ns)   --->   "%add_ln21 = add i64 %i_cast1, i64 %sext_ln19_1" [relu_bckwd/main.cpp:21]   --->   Operation 59 'add' 'add_ln21' <Predicate = (!icmp_ln19_1)> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i64 %add_ln21" [relu_bckwd/main.cpp:21]   --->   Operation 60 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [6/7] (7.30ns)   --->   "%xbuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 61 'readreq' 'xbuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 62 [7/7] (7.30ns)   --->   "%dybuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 62 'readreq' 'dybuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [5/7] (7.30ns)   --->   "%xbuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 63 'readreq' 'xbuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [6/7] (7.30ns)   --->   "%dybuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 64 'readreq' 'dybuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [4/7] (7.30ns)   --->   "%xbuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 65 'readreq' 'xbuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 66 [5/7] (7.30ns)   --->   "%dybuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 66 'readreq' 'dybuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 67 [3/7] (7.30ns)   --->   "%xbuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 67 'readreq' 'xbuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 68 [4/7] (7.30ns)   --->   "%dybuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 68 'readreq' 'dybuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 69 [2/7] (7.30ns)   --->   "%xbuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 69 'readreq' 'xbuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [3/7] (7.30ns)   --->   "%dybuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 70 'readreq' 'dybuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [1/7] (7.30ns)   --->   "%xbuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_1, i32 1" [relu_bckwd/main.cpp:20]   --->   Operation 71 'readreq' 'xbuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 72 [2/7] (7.30ns)   --->   "%dybuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 72 'readreq' 'dybuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [1/1] (7.30ns)   --->   "%xbuf_V = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_1" [relu_bckwd/main.cpp:20]   --->   Operation 73 'read' 'xbuf_V' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 74 [1/7] (7.30ns)   --->   "%dybuf_V_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr_2, i32 1" [relu_bckwd/main.cpp:21]   --->   Operation 74 'readreq' 'dybuf_V_req' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 75 [1/1] (7.30ns)   --->   "%dybuf_V = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr_2" [relu_bckwd/main.cpp:21]   --->   Operation 75 'read' 'dybuf_V' <Predicate = (!icmp_ln19_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [1/1] (2.42ns)   --->   "%icmp_ln1494 = icmp_sgt  i16 %xbuf_V, i16 0"   --->   Operation 76 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln19_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.05>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [relu_bckwd/main.cpp:19]   --->   Operation 77 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%dxbuf_V_addr = getelementptr i16 %dxbuf_V, i64 0, i64 %i_cast1" [relu_bckwd/main.cpp:19]   --->   Operation 78 'getelementptr' 'dxbuf_V_addr' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.80ns)   --->   "%dybuf_V_1 = select i1 %icmp_ln1494, i16 %dybuf_V, i16 0" [relu_bckwd/main.cpp:23]   --->   Operation 79 'select' 'dybuf_V_1' <Predicate = (!icmp_ln19_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 %dybuf_V_1, i7 %dxbuf_V_addr" [relu_bckwd/main.cpp:24]   --->   Operation 80 'store' 'store_ln24' <Predicate = (!icmp_ln19_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln19_1)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 7.30>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %dx_read, i32 1, i32 63" [relu_bckwd/main.cpp:31]   --->   Operation 82 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i63 %trunc_ln1" [relu_bckwd/main.cpp:31]   --->   Operation 83 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln31" [relu_bckwd/main.cpp:31]   --->   Operation 84 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (7.30ns)   --->   "%empty_19 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr, i32 %dim_read" [relu_bckwd/main.cpp:31]   --->   Operation 85 'writereq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [relu_bckwd/main.cpp:31]   --->   Operation 86 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 14 <SV = 3> <Delay = 3.25>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln31, void %.split, i7 0, void %.lr.ph" [relu_bckwd/main.cpp:31]   --->   Operation 87 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (1.87ns)   --->   "%add_ln31 = add i7 %i_1, i7 1" [relu_bckwd/main.cpp:31]   --->   Operation 88 'add' 'add_ln31' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%i_1_cast5 = zext i7 %i_1" [relu_bckwd/main.cpp:31]   --->   Operation 89 'zext' 'i_1_cast5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp_eq  i31 %i_1_cast5, i31 %trunc_ln19" [relu_bckwd/main.cpp:31]   --->   Operation 91 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 92 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split, void %._crit_edge.loopexit" [relu_bckwd/main.cpp:31]   --->   Operation 93 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [relu_bckwd/main.cpp:31]   --->   Operation 94 'zext' 'i_1_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%dxbuf_V_addr_1 = getelementptr i16 %dxbuf_V, i64 0, i64 %i_1_cast" [relu_bckwd/main.cpp:32]   --->   Operation 95 'getelementptr' 'dxbuf_V_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_14 : Operation 96 [2/2] (3.25ns)   --->   "%dxbuf_V_load = load i7 %dxbuf_V_addr_1" [relu_bckwd/main.cpp:32]   --->   Operation 96 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 15 <SV = 4> <Delay = 3.25>
ST_15 : Operation 97 [1/2] (3.25ns)   --->   "%dxbuf_V_load = load i7 %dxbuf_V_addr_1" [relu_bckwd/main.cpp:32]   --->   Operation 97 'load' 'dxbuf_V_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 16 <SV = 5> <Delay = 7.30>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [relu_bckwd/main.cpp:31]   --->   Operation 98 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (7.30ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr, i16 %dxbuf_V_load, i2 3" [relu_bckwd/main.cpp:32]   --->   Operation 99 'write' 'write_ln32' <Predicate = (!icmp_ln31)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 101 [5/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 101 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 102 [4/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 102 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 103 [3/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 103 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 104 [2/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 104 'writeresp' 'empty_21' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 8> <Delay = 7.30>
ST_21 : Operation 105 [1/5] (7.30ns)   --->   "%empty_21 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr" [relu_bckwd/main.cpp:35]   --->   Operation 105 'writeresp' 'empty_21' <Predicate = (icmp_ln19)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln35 = br void %._crit_edge" [relu_bckwd/main.cpp:35]   --->   Operation 106 'br' 'br_ln35' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [relu_bckwd/main.cpp:35]   --->   Operation 107 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000000]
dim_read          (read             ) [ 0011111111111100000000]
dy_read           (read             ) [ 0000000000000000000000]
dx_read           (read             ) [ 0011111111111100000000]
x_read            (read             ) [ 0000000000000000000000]
dxbuf_V           (alloca           ) [ 0011111111111111100000]
icmp_ln19         (icmp             ) [ 0111111111111111111111]
br_ln19           (br               ) [ 0000000000000000000000]
trunc_ln19        (trunc            ) [ 0011111111111111100000]
trunc_ln          (partselect       ) [ 0000000000000000000000]
sext_ln19         (sext             ) [ 0011111111111000000000]
trunc_ln19_1      (partselect       ) [ 0000000000000000000000]
sext_ln19_1       (sext             ) [ 0011111111111000000000]
br_ln19           (br               ) [ 0111111111111000000000]
i                 (phi              ) [ 0010000000000000000000]
add_ln19          (add              ) [ 0111111111111000000000]
i_cast            (zext             ) [ 0000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000]
icmp_ln19_1       (icmp             ) [ 0011111111111000000000]
empty             (speclooptripcount) [ 0000000000000000000000]
br_ln19           (br               ) [ 0000000000000000000000]
i_cast1           (zext             ) [ 0011111111111000000000]
add_ln20          (add              ) [ 0000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0011111111100000000000]
add_ln21          (add              ) [ 0000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 0011111111110000000000]
xbuf_V_req        (readreq          ) [ 0000000000000000000000]
xbuf_V            (read             ) [ 0001000000010000000000]
dybuf_V_req       (readreq          ) [ 0000000000000000000000]
dybuf_V           (read             ) [ 0010000000001000000000]
icmp_ln1494       (icmp             ) [ 0010000000001000000000]
specloopname_ln19 (specloopname     ) [ 0000000000000000000000]
dxbuf_V_addr      (getelementptr    ) [ 0000000000000000000000]
dybuf_V_1         (select           ) [ 0000000000000000000000]
store_ln24        (store            ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0111111111111000000000]
trunc_ln1         (partselect       ) [ 0000000000000000000000]
sext_ln31         (sext             ) [ 0000000000000000000000]
gmem_addr         (getelementptr    ) [ 0000000000000011111111]
empty_19          (writereq         ) [ 0000000000000000000000]
br_ln31           (br               ) [ 0000000000000111100000]
i_1               (phi              ) [ 0000000000000010000000]
add_ln31          (add              ) [ 0000000000000111100000]
i_1_cast5         (zext             ) [ 0000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 0000000000000000000000]
icmp_ln31         (icmp             ) [ 0000000000000011100000]
empty_20          (speclooptripcount) [ 0000000000000000000000]
br_ln31           (br               ) [ 0000000000000000000000]
i_1_cast          (zext             ) [ 0000000000000000000000]
dxbuf_V_addr_1    (getelementptr    ) [ 0000000000000011000000]
dxbuf_V_load      (load             ) [ 0000000000000010100000]
specloopname_ln31 (specloopname     ) [ 0000000000000000000000]
write_ln32        (write            ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0000000000000111100000]
empty_21          (writeresp        ) [ 0000000000000000000000]
br_ln35           (br               ) [ 0000000000000000000000]
ret_ln35          (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dy">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dy"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="dxbuf_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dxbuf_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="dim_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dy_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dy_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dx_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="x_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="1"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="xbuf_V_req/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_readreq_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="1"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="dybuf_V_req/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="xbuf_V_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="8"/>
<pin id="143" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xbuf_V/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="dybuf_V_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="8"/>
<pin id="148" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dybuf_V/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_writeresp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="2"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_19/13 empty_21/17 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln32_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="3"/>
<pin id="159" dir="0" index="2" bw="16" slack="1"/>
<pin id="160" dir="0" index="3" bw="1" slack="0"/>
<pin id="161" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/16 "/>
</bind>
</comp>

<comp id="165" class="1004" name="dxbuf_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="10"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_V_addr/12 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24/12 dxbuf_V_load/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="dxbuf_V_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dxbuf_V_addr_1/14 "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="7" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="1"/>
<pin id="197" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln19_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln19_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="63" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln19_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="63" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln19_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="63" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="0" index="3" bw="7" slack="0"/>
<pin id="235" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sext_ln19_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="63" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln19_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln19_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="31" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_cast1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln20_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="0" index="1" bw="63" slack="1"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="gmem_addr_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln21_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="0" index="1" bw="63" slack="2"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="gmem_addr_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln1494_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="dybuf_V_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="16" slack="1"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dybuf_V_1/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="63" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="2"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="7" slack="0"/>
<pin id="301" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/13 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln31_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="63" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/13 "/>
</bind>
</comp>

<comp id="309" class="1004" name="gmem_addr_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="63" slack="0"/>
<pin id="312" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/13 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln31_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/14 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_1_cast5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast5/14 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln31_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="31" slack="3"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/14 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_1_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/14 "/>
</bind>
</comp>

<comp id="336" class="1005" name="dim_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="341" class="1005" name="dx_read_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="2"/>
<pin id="343" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="icmp_ln19_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="350" class="1005" name="trunc_ln19_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="1"/>
<pin id="352" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="356" class="1005" name="sext_ln19_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19 "/>
</bind>
</comp>

<comp id="361" class="1005" name="sext_ln19_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="2"/>
<pin id="363" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="add_ln19_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="371" class="1005" name="icmp_ln19_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_cast1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="gmem_addr_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="1"/>
<pin id="383" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="gmem_addr_2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="xbuf_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="xbuf_V "/>
</bind>
</comp>

<comp id="398" class="1005" name="dybuf_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="1"/>
<pin id="400" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dybuf_V "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln1494_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1494 "/>
</bind>
</comp>

<comp id="408" class="1005" name="gmem_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="2"/>
<pin id="410" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="add_ln31_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln31_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="423" class="1005" name="dxbuf_V_addr_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="1"/>
<pin id="425" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="dxbuf_V_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dxbuf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="76" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="56" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="78" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="92" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="94" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="164"><net_src comp="96" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="74" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="177" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="102" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="102" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="120" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="56" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="108" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="230" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="188" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="188" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="188" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="80" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="80" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="295"><net_src comp="289" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="308"><net_src comp="296" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="320"><net_src comp="199" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="199" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="199" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="339"><net_src comp="102" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="344"><net_src comp="114" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="349"><net_src comp="206" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="212" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="359"><net_src comp="226" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="364"><net_src comp="240" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="369"><net_src comp="244" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="374"><net_src comp="254" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="259" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="384"><net_src comp="268" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="390"><net_src comp="278" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="396"><net_src comp="140" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="401"><net_src comp="145" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="406"><net_src comp="284" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="411"><net_src comp="309" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="417"><net_src comp="316" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="422"><net_src comp="326" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="177" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="431"><net_src comp="171" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {13 16 17 18 19 20 21 }
 - Input state : 
	Port: relu_bckwd : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: relu_bckwd : x | {1 }
	Port: relu_bckwd : dx | {1 }
	Port: relu_bckwd : dy | {1 }
	Port: relu_bckwd : dim | {1 }
  - Chain level:
	State 1
		br_ln19 : 1
		sext_ln19 : 1
		sext_ln19_1 : 1
	State 2
		add_ln19 : 1
		i_cast : 1
		icmp_ln19_1 : 2
		br_ln19 : 3
		i_cast1 : 1
		add_ln20 : 2
		gmem_addr_1 : 3
	State 3
		gmem_addr_2 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln24 : 1
	State 13
		sext_ln31 : 1
		gmem_addr : 2
		empty_19 : 3
	State 14
		add_ln31 : 1
		i_1_cast5 : 1
		icmp_ln31 : 2
		br_ln31 : 3
		i_1_cast : 1
		dxbuf_V_addr_1 : 2
		dxbuf_V_load : 3
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln19_fu_244     |    0    |    14   |
|    add   |     add_ln20_fu_263     |    0    |    70   |
|          |     add_ln21_fu_274     |    0    |    70   |
|          |     add_ln31_fu_316     |    0    |    14   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln19_fu_206    |    0    |    18   |
|   icmp   |    icmp_ln19_1_fu_254   |    0    |    17   |
|          |    icmp_ln1494_fu_284   |    0    |    13   |
|          |     icmp_ln31_fu_326    |    0    |    17   |
|----------|-------------------------|---------|---------|
|  select  |     dybuf_V_1_fu_289    |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |   dim_read_read_fu_102  |    0    |    0    |
|          |   dy_read_read_fu_108   |    0    |    0    |
|   read   |   dx_read_read_fu_114   |    0    |    0    |
|          |    x_read_read_fu_120   |    0    |    0    |
|          |    xbuf_V_read_fu_140   |    0    |    0    |
|          |   dybuf_V_read_fu_145   |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_126   |    0    |    0    |
|          |    grp_readreq_fu_133   |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_150  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln32_write_fu_156 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln19_fu_212    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     trunc_ln_fu_216     |    0    |    0    |
|partselect|   trunc_ln19_1_fu_230   |    0    |    0    |
|          |     trunc_ln1_fu_296    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     sext_ln19_fu_226    |    0    |    0    |
|   sext   |    sext_ln19_1_fu_240   |    0    |    0    |
|          |     sext_ln31_fu_305    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      i_cast_fu_250      |    0    |    0    |
|   zext   |      i_cast1_fu_259     |    0    |    0    |
|          |     i_1_cast5_fu_322    |    0    |    0    |
|          |     i_1_cast_fu_331     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   249   |
|----------|-------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|dxbuf_V|    1   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    1   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln19_reg_366   |    7   |
|   add_ln31_reg_414   |    7   |
|   dim_read_reg_336   |   32   |
|    dx_read_reg_341   |   64   |
|dxbuf_V_addr_1_reg_423|    7   |
| dxbuf_V_load_reg_428 |   16   |
|    dybuf_V_reg_398   |   16   |
|  gmem_addr_1_reg_381 |   16   |
|  gmem_addr_2_reg_387 |   16   |
|   gmem_addr_reg_408  |   16   |
|      i_1_reg_195     |    7   |
|    i_cast1_reg_375   |   64   |
|       i_reg_184      |    7   |
|  icmp_ln1494_reg_403 |    1   |
|  icmp_ln19_1_reg_371 |    1   |
|   icmp_ln19_reg_346  |    1   |
|   icmp_ln31_reg_419  |    1   |
|  sext_ln19_1_reg_361 |   64   |
|   sext_ln19_reg_356  |   64   |
|  trunc_ln19_reg_350  |   31   |
|    xbuf_V_reg_393    |   16   |
+----------------------+--------+
|         Total        |   454  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_150 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_150 |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_171  |  p0  |   3  |   7  |   21   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   55   ||  4.8833 ||    23   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   249  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   23   |
|  Register |    -   |    -   |   454  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   454  |   272  |
+-----------+--------+--------+--------+--------+
