<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: can_registers_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structcan__registers__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">can_registers_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>CAN register API structure.  
 <a href="structcan__registers__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="can_8h_source.html">can.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4c77f157752358510530b92f6e0de82b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a4c77f157752358510530b92f6e0de82b">CAN_CREL</a></td></tr>
<tr class="separator:a4c77f157752358510530b92f6e0de82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330ec5a0e4439ea6e1e690220c4ccf0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a330ec5a0e4439ea6e1e690220c4ccf0f">CAN_ENDN</a></td></tr>
<tr class="separator:a330ec5a0e4439ea6e1e690220c4ccf0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9bda5b431c09b89c5ea769d452351c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aed9bda5b431c09b89c5ea769d452351c">CAN_MRCFG</a></td></tr>
<tr class="separator:aed9bda5b431c09b89c5ea769d452351c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ca751a91effec9489abe159e7a8d65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a96ca751a91effec9489abe159e7a8d65">CAN_DBTP</a></td></tr>
<tr class="separator:a96ca751a91effec9489abe159e7a8d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f4cc033658922f58037531d2d98125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a01f4cc033658922f58037531d2d98125">CAN_TEST</a></td></tr>
<tr class="separator:a01f4cc033658922f58037531d2d98125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79074d00e01feca5d702668896335443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a79074d00e01feca5d702668896335443">CAN_RWD</a></td></tr>
<tr class="separator:a79074d00e01feca5d702668896335443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948d2b64342b29f8928696cd80912215"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a948d2b64342b29f8928696cd80912215">CAN_CCCR</a></td></tr>
<tr class="separator:a948d2b64342b29f8928696cd80912215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a59aed5c71a8f7cbe11b923d7651c06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a6a59aed5c71a8f7cbe11b923d7651c06">CAN_NBTP</a></td></tr>
<tr class="separator:a6a59aed5c71a8f7cbe11b923d7651c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6996187ddfb92f9954955f40d299fe6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a6996187ddfb92f9954955f40d299fe6a">CAN_TSCC</a></td></tr>
<tr class="separator:a6996187ddfb92f9954955f40d299fe6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f339c13cbf62e66f139f6a1c5b8b236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a7f339c13cbf62e66f139f6a1c5b8b236">CAN_TSCV</a></td></tr>
<tr class="separator:a7f339c13cbf62e66f139f6a1c5b8b236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7d17d0bb47157c7c365cc2cae3877b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a2b7d17d0bb47157c7c365cc2cae3877b">CAN_TOCC</a></td></tr>
<tr class="separator:a2b7d17d0bb47157c7c365cc2cae3877b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f3edaee8bd53878158a6f013baa4b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a00f3edaee8bd53878158a6f013baa4b0">CAN_TOCV</a></td></tr>
<tr class="separator:a00f3edaee8bd53878158a6f013baa4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd49716fcecf1e65604b909ce0273595"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#abd49716fcecf1e65604b909ce0273595">Reserved1</a> [0x10]</td></tr>
<tr class="separator:abd49716fcecf1e65604b909ce0273595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16a23a6fd77b325ea94d88b87df99da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ac16a23a6fd77b325ea94d88b87df99da">CAN_ECR</a></td></tr>
<tr class="separator:ac16a23a6fd77b325ea94d88b87df99da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe918104d64cbfabf348229774dc9ca7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#abe918104d64cbfabf348229774dc9ca7">CAN_PSR</a></td></tr>
<tr class="separator:abe918104d64cbfabf348229774dc9ca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e9abdcc9da89841b9c145692ef7a54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a10e9abdcc9da89841b9c145692ef7a54">CAN_TDCR</a></td></tr>
<tr class="separator:a10e9abdcc9da89841b9c145692ef7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f4ab30adc1b2569de135caef55cdb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a81f4ab30adc1b2569de135caef55cdb4">Reserved2</a> [0x04]</td></tr>
<tr class="separator:a81f4ab30adc1b2569de135caef55cdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58318fbcaaf5212ee372fb2093d4751c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a58318fbcaaf5212ee372fb2093d4751c">CAN_IR</a></td></tr>
<tr class="separator:a58318fbcaaf5212ee372fb2093d4751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71100cd4db8564a655774d8b58a200a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a71100cd4db8564a655774d8b58a200a1">CAN_IE</a></td></tr>
<tr class="separator:a71100cd4db8564a655774d8b58a200a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28c94b0ae8844bcc6966812d1623a4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ae28c94b0ae8844bcc6966812d1623a4b">CAN_ILS</a></td></tr>
<tr class="separator:ae28c94b0ae8844bcc6966812d1623a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a4994b959d1ed05e448ae6c909d542"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a23a4994b959d1ed05e448ae6c909d542">CAN_ILE</a></td></tr>
<tr class="separator:a23a4994b959d1ed05e448ae6c909d542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99849c08aa33996864e4d0057df575ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a99849c08aa33996864e4d0057df575ff">Reserved3</a> [0x20]</td></tr>
<tr class="separator:a99849c08aa33996864e4d0057df575ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab888ed8631e7f0d29cad3e235ec520e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab888ed8631e7f0d29cad3e235ec520e8">CAN_GFC</a></td></tr>
<tr class="separator:ab888ed8631e7f0d29cad3e235ec520e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f3f0e5c187bce6e7907018153e01a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab8f3f0e5c187bce6e7907018153e01a5">CAN_SIDFC</a></td></tr>
<tr class="separator:ab8f3f0e5c187bce6e7907018153e01a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2f61945c244adc54401b9238e06c1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a1d2f61945c244adc54401b9238e06c1f">CAN_XIDFC</a></td></tr>
<tr class="separator:a1d2f61945c244adc54401b9238e06c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d7d6c351ac965d1c949810dadda0e50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a7d7d6c351ac965d1c949810dadda0e50">Reserved4</a> [0x04]</td></tr>
<tr class="separator:a7d7d6c351ac965d1c949810dadda0e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab014b6c16e310a271c97791f59fda537"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab014b6c16e310a271c97791f59fda537">CAN_XIDAM</a></td></tr>
<tr class="separator:ab014b6c16e310a271c97791f59fda537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b619914a474aa7623756a74a6888d4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a4b619914a474aa7623756a74a6888d4f">CAN_HPMS</a></td></tr>
<tr class="separator:a4b619914a474aa7623756a74a6888d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06751a4e36241a6511ddfe8d6a4fe727"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a06751a4e36241a6511ddfe8d6a4fe727">CAN_NDAT1</a></td></tr>
<tr class="separator:a06751a4e36241a6511ddfe8d6a4fe727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbb21b330f631964d177b541fc94286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a8dbb21b330f631964d177b541fc94286">CAN_NDAT2</a></td></tr>
<tr class="separator:a8dbb21b330f631964d177b541fc94286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98c5c1fa89235395801c18b11ecfd84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#af98c5c1fa89235395801c18b11ecfd84">CAN_RXF0C</a></td></tr>
<tr class="separator:af98c5c1fa89235395801c18b11ecfd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a8c524d021a5ea0a239f6404f6bfa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a76a8c524d021a5ea0a239f6404f6bfa9">CAN_RXF0S</a></td></tr>
<tr class="separator:a76a8c524d021a5ea0a239f6404f6bfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae5356cd47937df5416462bbfa091c8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aae5356cd47937df5416462bbfa091c8d">CAN_RXF0A</a></td></tr>
<tr class="separator:aae5356cd47937df5416462bbfa091c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d1d20b130695cf4a71d278298dc5e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ac3d1d20b130695cf4a71d278298dc5e2">CAN_RXBC</a></td></tr>
<tr class="separator:ac3d1d20b130695cf4a71d278298dc5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077e90b33452706ed5e555558a53c05e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a077e90b33452706ed5e555558a53c05e">CAN_RXF1C</a></td></tr>
<tr class="separator:a077e90b33452706ed5e555558a53c05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899d8859fe439691f57b35937658419e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a899d8859fe439691f57b35937658419e">CAN_RXF1S</a></td></tr>
<tr class="separator:a899d8859fe439691f57b35937658419e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6ad18212d2da5ba42720861c3f48cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a1e6ad18212d2da5ba42720861c3f48cc">CAN_RXF1A</a></td></tr>
<tr class="separator:a1e6ad18212d2da5ba42720861c3f48cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8657b58f4bc15d80243972696f998119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a8657b58f4bc15d80243972696f998119">CAN_RXESC</a></td></tr>
<tr class="separator:a8657b58f4bc15d80243972696f998119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc06b171df8da66f201a96c2a81c9f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#aafc06b171df8da66f201a96c2a81c9f1">CAN_TXBC</a></td></tr>
<tr class="separator:aafc06b171df8da66f201a96c2a81c9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad665be92293d7f1df81c1d857719989a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ad665be92293d7f1df81c1d857719989a">CAN_TXFQS</a></td></tr>
<tr class="separator:ad665be92293d7f1df81c1d857719989a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9354b1af62de3eca6b576e8b4806cf18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a9354b1af62de3eca6b576e8b4806cf18">CAN_TXESC</a></td></tr>
<tr class="separator:a9354b1af62de3eca6b576e8b4806cf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce0871a7b65dec15393e95ea67107b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a7ce0871a7b65dec15393e95ea67107b9">CAN_TXBRP</a></td></tr>
<tr class="separator:a7ce0871a7b65dec15393e95ea67107b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395b40aed515cddd5f531db593af4636"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a395b40aed515cddd5f531db593af4636">CAN_TXBAR</a></td></tr>
<tr class="separator:a395b40aed515cddd5f531db593af4636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6728c03a2f735efaf19f398f7af0d05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ac6728c03a2f735efaf19f398f7af0d05">CAN_TXBCR</a></td></tr>
<tr class="separator:ac6728c03a2f735efaf19f398f7af0d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf8132c6a76ec01ac6faf7fb10ab5b25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#adf8132c6a76ec01ac6faf7fb10ab5b25">CAN_TXBTO</a></td></tr>
<tr class="separator:adf8132c6a76ec01ac6faf7fb10ab5b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f2edef9dfd37243b96ece1b89afbba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ab8f2edef9dfd37243b96ece1b89afbba">CAN_TXBCF</a></td></tr>
<tr class="separator:ab8f2edef9dfd37243b96ece1b89afbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9add2209b5dfbe54883e627f1fbc64d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a9add2209b5dfbe54883e627f1fbc64d3">CAN_TXBTIE</a></td></tr>
<tr class="separator:a9add2209b5dfbe54883e627f1fbc64d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a9833813beaf9b08216a55342a7890"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a28a9833813beaf9b08216a55342a7890">CAN_TXBCIE</a></td></tr>
<tr class="separator:a28a9833813beaf9b08216a55342a7890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737715e788828d7af5289ab4b66f7766"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a737715e788828d7af5289ab4b66f7766">Reserved5</a> [0x08]</td></tr>
<tr class="separator:a737715e788828d7af5289ab4b66f7766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae375425ba3bd183a13df12820bd928c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#ae375425ba3bd183a13df12820bd928c9">CAN_TXEFC</a></td></tr>
<tr class="separator:ae375425ba3bd183a13df12820bd928c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc79f855861e80547ddb3caed70c51f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#a4fc79f855861e80547ddb3caed70c51f">CAN_TXEFS</a></td></tr>
<tr class="separator:a4fc79f855861e80547ddb3caed70c51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcdd01117c2b36fce55a44e2a5307f89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcan__registers__t.html#afcdd01117c2b36fce55a44e2a5307f89">CAN_TXEFA</a></td></tr>
<tr class="separator:afcdd01117c2b36fce55a44e2a5307f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >CAN register API structure. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a948d2b64342b29f8928696cd80912215" name="a948d2b64342b29f8928696cd80912215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948d2b64342b29f8928696cd80912215">&#9670;&nbsp;</a></span>CAN_CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_CCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x18 (R/W 32) CC Control </p>

</div>
</div>
<a id="a4c77f157752358510530b92f6e0de82b" name="a4c77f157752358510530b92f6e0de82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c77f157752358510530b92f6e0de82b">&#9670;&nbsp;</a></span>CAN_CREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_CREL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x00 (R/ 32) Core Release </p>

</div>
</div>
<a id="a96ca751a91effec9489abe159e7a8d65" name="a96ca751a91effec9489abe159e7a8d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ca751a91effec9489abe159e7a8d65">&#9670;&nbsp;</a></span>CAN_DBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_DBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x0C (R/W 32) Fast Bit Timing and Prescaler </p>

</div>
</div>
<a id="ac16a23a6fd77b325ea94d88b87df99da" name="ac16a23a6fd77b325ea94d88b87df99da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16a23a6fd77b325ea94d88b87df99da">&#9670;&nbsp;</a></span>CAN_ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x40 (R/ 32) Error Counter </p>

</div>
</div>
<a id="a330ec5a0e4439ea6e1e690220c4ccf0f" name="a330ec5a0e4439ea6e1e690220c4ccf0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330ec5a0e4439ea6e1e690220c4ccf0f">&#9670;&nbsp;</a></span>CAN_ENDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_ENDN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x04 (R/ 32) Endian </p>

</div>
</div>
<a id="ab888ed8631e7f0d29cad3e235ec520e8" name="ab888ed8631e7f0d29cad3e235ec520e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab888ed8631e7f0d29cad3e235ec520e8">&#9670;&nbsp;</a></span>CAN_GFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_GFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x80 (R/W 32) Global Filter Configuration </p>

</div>
</div>
<a id="a4b619914a474aa7623756a74a6888d4f" name="a4b619914a474aa7623756a74a6888d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b619914a474aa7623756a74a6888d4f">&#9670;&nbsp;</a></span>CAN_HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_HPMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x94 (R/ 32) High Priority Message Status </p>

</div>
</div>
<a id="a71100cd4db8564a655774d8b58a200a1" name="a71100cd4db8564a655774d8b58a200a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71100cd4db8564a655774d8b58a200a1">&#9670;&nbsp;</a></span>CAN_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_IE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x54 (R/W 32) Interrupt Enable </p>

</div>
</div>
<a id="a23a4994b959d1ed05e448ae6c909d542" name="a23a4994b959d1ed05e448ae6c909d542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a4994b959d1ed05e448ae6c909d542">&#9670;&nbsp;</a></span>CAN_ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_ILE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x5C (R/W 32) Interrupt Line Enable </p>

</div>
</div>
<a id="ae28c94b0ae8844bcc6966812d1623a4b" name="ae28c94b0ae8844bcc6966812d1623a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28c94b0ae8844bcc6966812d1623a4b">&#9670;&nbsp;</a></span>CAN_ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_ILS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x58 (R/W 32) Interrupt Line Select </p>

</div>
</div>
<a id="a58318fbcaaf5212ee372fb2093d4751c" name="a58318fbcaaf5212ee372fb2093d4751c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58318fbcaaf5212ee372fb2093d4751c">&#9670;&nbsp;</a></span>CAN_IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x50 (R/W 32) Interrupt </p>

</div>
</div>
<a id="aed9bda5b431c09b89c5ea769d452351c" name="aed9bda5b431c09b89c5ea769d452351c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9bda5b431c09b89c5ea769d452351c">&#9670;&nbsp;</a></span>CAN_MRCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_MRCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x08 (R/W 32) Message RAM Configuration </p>

</div>
</div>
<a id="a6a59aed5c71a8f7cbe11b923d7651c06" name="a6a59aed5c71a8f7cbe11b923d7651c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a59aed5c71a8f7cbe11b923d7651c06">&#9670;&nbsp;</a></span>CAN_NBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_NBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x1C (R/W 32) Nominal Bit Timing and Prescaler </p>

</div>
</div>
<a id="a06751a4e36241a6511ddfe8d6a4fe727" name="a06751a4e36241a6511ddfe8d6a4fe727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06751a4e36241a6511ddfe8d6a4fe727">&#9670;&nbsp;</a></span>CAN_NDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_NDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x98 (R/W 32) New Data 1 </p>

</div>
</div>
<a id="a8dbb21b330f631964d177b541fc94286" name="a8dbb21b330f631964d177b541fc94286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dbb21b330f631964d177b541fc94286">&#9670;&nbsp;</a></span>CAN_NDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_NDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x9C (R/W 32) New Data 2 </p>

</div>
</div>
<a id="abe918104d64cbfabf348229774dc9ca7" name="abe918104d64cbfabf348229774dc9ca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe918104d64cbfabf348229774dc9ca7">&#9670;&nbsp;</a></span>CAN_PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x44 (R/ 32) Protocol Status </p>

</div>
</div>
<a id="a79074d00e01feca5d702668896335443" name="a79074d00e01feca5d702668896335443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79074d00e01feca5d702668896335443">&#9670;&nbsp;</a></span>CAN_RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_RWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x14 (R/W 32) RAM Watchdog </p>

</div>
</div>
<a id="ac3d1d20b130695cf4a71d278298dc5e2" name="ac3d1d20b130695cf4a71d278298dc5e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d1d20b130695cf4a71d278298dc5e2">&#9670;&nbsp;</a></span>CAN_RXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_RXBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xAC (R/W 32) Rx Buffer Configuration </p>

</div>
</div>
<a id="a8657b58f4bc15d80243972696f998119" name="a8657b58f4bc15d80243972696f998119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8657b58f4bc15d80243972696f998119">&#9670;&nbsp;</a></span>CAN_RXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_RXESC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xBC (R/W 32) Rx Buffer / FIFO Element Size Configuration </p>

</div>
</div>
<a id="aae5356cd47937df5416462bbfa091c8d" name="aae5356cd47937df5416462bbfa091c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae5356cd47937df5416462bbfa091c8d">&#9670;&nbsp;</a></span>CAN_RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_RXF0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xA8 (R/W 32) Rx FIFO 0 Acknowledge </p>

</div>
</div>
<a id="af98c5c1fa89235395801c18b11ecfd84" name="af98c5c1fa89235395801c18b11ecfd84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98c5c1fa89235395801c18b11ecfd84">&#9670;&nbsp;</a></span>CAN_RXF0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_RXF0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xA0 (R/W 32) Rx FIFO 0 Configuration </p>

</div>
</div>
<a id="a76a8c524d021a5ea0a239f6404f6bfa9" name="a76a8c524d021a5ea0a239f6404f6bfa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a8c524d021a5ea0a239f6404f6bfa9">&#9670;&nbsp;</a></span>CAN_RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_RXF0S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xA4 (R/ 32) Rx FIFO 0 Status </p>

</div>
</div>
<a id="a1e6ad18212d2da5ba42720861c3f48cc" name="a1e6ad18212d2da5ba42720861c3f48cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6ad18212d2da5ba42720861c3f48cc">&#9670;&nbsp;</a></span>CAN_RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_RXF1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xB8 (R/W 32) Rx FIFO 1 Acknowledge </p>

</div>
</div>
<a id="a077e90b33452706ed5e555558a53c05e" name="a077e90b33452706ed5e555558a53c05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077e90b33452706ed5e555558a53c05e">&#9670;&nbsp;</a></span>CAN_RXF1C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_RXF1C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xB0 (R/W 32) Rx FIFO 1 Configuration </p>

</div>
</div>
<a id="a899d8859fe439691f57b35937658419e" name="a899d8859fe439691f57b35937658419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899d8859fe439691f57b35937658419e">&#9670;&nbsp;</a></span>CAN_RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_RXF1S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xB4 (R/ 32) Rx FIFO 1 Status </p>

</div>
</div>
<a id="ab8f3f0e5c187bce6e7907018153e01a5" name="ab8f3f0e5c187bce6e7907018153e01a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f3f0e5c187bce6e7907018153e01a5">&#9670;&nbsp;</a></span>CAN_SIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_SIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x84 (R/W 32) Standard ID Filter Configuration </p>

</div>
</div>
<a id="a10e9abdcc9da89841b9c145692ef7a54" name="a10e9abdcc9da89841b9c145692ef7a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e9abdcc9da89841b9c145692ef7a54">&#9670;&nbsp;</a></span>CAN_TDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x48 (R/W 32) Extended ID Filter Configuration </p>

</div>
</div>
<a id="a01f4cc033658922f58037531d2d98125" name="a01f4cc033658922f58037531d2d98125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f4cc033658922f58037531d2d98125">&#9670;&nbsp;</a></span>CAN_TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x10 (R/W 32) Test </p>

</div>
</div>
<a id="a2b7d17d0bb47157c7c365cc2cae3877b" name="a2b7d17d0bb47157c7c365cc2cae3877b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7d17d0bb47157c7c365cc2cae3877b">&#9670;&nbsp;</a></span>CAN_TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TOCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x28 (R/W 32) Timeout Counter Configuration </p>

</div>
</div>
<a id="a00f3edaee8bd53878158a6f013baa4b0" name="a00f3edaee8bd53878158a6f013baa4b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f3edaee8bd53878158a6f013baa4b0">&#9670;&nbsp;</a></span>CAN_TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TOCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x2C (R/W 32) Timeout Counter Value </p>

</div>
</div>
<a id="a6996187ddfb92f9954955f40d299fe6a" name="a6996187ddfb92f9954955f40d299fe6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6996187ddfb92f9954955f40d299fe6a">&#9670;&nbsp;</a></span>CAN_TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TSCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x20 (R/W 32) Timestamp Counter Configuration </p>

</div>
</div>
<a id="a7f339c13cbf62e66f139f6a1c5b8b236" name="a7f339c13cbf62e66f139f6a1c5b8b236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f339c13cbf62e66f139f6a1c5b8b236">&#9670;&nbsp;</a></span>CAN_TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_TSCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x24 (R/ 32) Timestamp Counter Value </p>

</div>
</div>
<a id="a395b40aed515cddd5f531db593af4636" name="a395b40aed515cddd5f531db593af4636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395b40aed515cddd5f531db593af4636">&#9670;&nbsp;</a></span>CAN_TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xD0 (R/W 32) Tx Buffer Add Request </p>

</div>
</div>
<a id="aafc06b171df8da66f201a96c2a81c9f1" name="aafc06b171df8da66f201a96c2a81c9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc06b171df8da66f201a96c2a81c9f1">&#9670;&nbsp;</a></span>CAN_TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xC0 (R/W 32) Tx Buffer Configuration </p>

</div>
</div>
<a id="ab8f2edef9dfd37243b96ece1b89afbba" name="ab8f2edef9dfd37243b96ece1b89afbba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f2edef9dfd37243b96ece1b89afbba">&#9670;&nbsp;</a></span>CAN_TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_TXBCF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xDC (R/ 32) Tx Buffer Cancellation Finished </p>

</div>
</div>
<a id="a28a9833813beaf9b08216a55342a7890" name="a28a9833813beaf9b08216a55342a7890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a9833813beaf9b08216a55342a7890">&#9670;&nbsp;</a></span>CAN_TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXBCIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xE4 (R/W 32) Tx Buffer Cancellation Finished Interrupt Enable </p>

</div>
</div>
<a id="ac6728c03a2f735efaf19f398f7af0d05" name="ac6728c03a2f735efaf19f398f7af0d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6728c03a2f735efaf19f398f7af0d05">&#9670;&nbsp;</a></span>CAN_TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXBCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xD4 (R/W 32) Tx Buffer Cancellation Request </p>

</div>
</div>
<a id="a7ce0871a7b65dec15393e95ea67107b9" name="a7ce0871a7b65dec15393e95ea67107b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce0871a7b65dec15393e95ea67107b9">&#9670;&nbsp;</a></span>CAN_TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_TXBRP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xCC (R/ 32) Tx Buffer Request Pending </p>

</div>
</div>
<a id="a9add2209b5dfbe54883e627f1fbc64d3" name="a9add2209b5dfbe54883e627f1fbc64d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9add2209b5dfbe54883e627f1fbc64d3">&#9670;&nbsp;</a></span>CAN_TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXBTIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xE0 (R/W 32) Tx Buffer Transmission Interrupt Enable </p>

</div>
</div>
<a id="adf8132c6a76ec01ac6faf7fb10ab5b25" name="adf8132c6a76ec01ac6faf7fb10ab5b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf8132c6a76ec01ac6faf7fb10ab5b25">&#9670;&nbsp;</a></span>CAN_TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_TXBTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xD8 (R/ 32) Tx Buffer Transmission Occurred </p>

</div>
</div>
<a id="afcdd01117c2b36fce55a44e2a5307f89" name="afcdd01117c2b36fce55a44e2a5307f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcdd01117c2b36fce55a44e2a5307f89">&#9670;&nbsp;</a></span>CAN_TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXEFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xF8 (R/W 32) Tx Event FIFO Acknowledge </p>

</div>
</div>
<a id="ae375425ba3bd183a13df12820bd928c9" name="ae375425ba3bd183a13df12820bd928c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae375425ba3bd183a13df12820bd928c9">&#9670;&nbsp;</a></span>CAN_TXEFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXEFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xF0 (R/W 32) Tx Event FIFO Configuration </p>

</div>
</div>
<a id="a4fc79f855861e80547ddb3caed70c51f" name="a4fc79f855861e80547ddb3caed70c51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc79f855861e80547ddb3caed70c51f">&#9670;&nbsp;</a></span>CAN_TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_TXEFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xF4 (R/ 32) Tx Event FIFO Status </p>

</div>
</div>
<a id="a9354b1af62de3eca6b576e8b4806cf18" name="a9354b1af62de3eca6b576e8b4806cf18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9354b1af62de3eca6b576e8b4806cf18">&#9670;&nbsp;</a></span>CAN_TXESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_TXESC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xC8 (R/W 32) Tx Buffer Element Size Configuration </p>

</div>
</div>
<a id="ad665be92293d7f1df81c1d857719989a" name="ad665be92293d7f1df81c1d857719989a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad665be92293d7f1df81c1d857719989a">&#9670;&nbsp;</a></span>CAN_TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CAN_TXFQS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0xC4 (R/ 32) Tx FIFO / Queue Status </p>

</div>
</div>
<a id="ab014b6c16e310a271c97791f59fda537" name="ab014b6c16e310a271c97791f59fda537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab014b6c16e310a271c97791f59fda537">&#9670;&nbsp;</a></span>CAN_XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_XIDAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x90 (R/W 32) Extended ID AND Mask </p>

</div>
</div>
<a id="a1d2f61945c244adc54401b9238e06c1f" name="a1d2f61945c244adc54401b9238e06c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2f61945c244adc54401b9238e06c1f">&#9670;&nbsp;</a></span>CAN_XIDFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CAN_XIDFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Offset: 0x88 (R/W 32) Extended ID Filter Configuration </p>

</div>
</div>
<a id="abd49716fcecf1e65604b909ce0273595" name="abd49716fcecf1e65604b909ce0273595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd49716fcecf1e65604b909ce0273595">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved1[0x10]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81f4ab30adc1b2569de135caef55cdb4" name="a81f4ab30adc1b2569de135caef55cdb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81f4ab30adc1b2569de135caef55cdb4">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved2[0x04]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99849c08aa33996864e4d0057df575ff" name="a99849c08aa33996864e4d0057df575ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99849c08aa33996864e4d0057df575ff">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved3[0x20]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d7d6c351ac965d1c949810dadda0e50" name="a7d7d6c351ac965d1c949810dadda0e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d7d6c351ac965d1c949810dadda0e50">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved4[0x04]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a737715e788828d7af5289ab4b66f7766" name="a737715e788828d7af5289ab4b66f7766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737715e788828d7af5289ab4b66f7766">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t Reserved5[0x08]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/component/<a class="el" href="can_8h_source.html">can.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structcan__registers__t.html">can_registers_t</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
