// Seed: 43397131
module module_0 ();
  logic id_1;
  ;
  wire id_2, id_3, id_4, id_5, id_6[-1 'b0 : -1], id_7;
  logic [7:0][1] id_8;
  ;
  assign module_1.id_7 = 0;
  assign id_6 = 1 - 'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
);
  logic id_3;
  ;
  bit id_4;
  module_0 modCall_1 ();
  logic id_5;
  logic id_6, id_7;
  initial
    for (id_0 = 1; 1'b0 & 1; id_5 = id_4)
      if (1) id_4 = 1;
      else begin : LABEL_0
        if (-1) begin : LABEL_1
          id_5 = -1;
        end else if (1) id_5 <= 1 < 1;
        else $clog2(39);
        ;
        id_6 = -1;
        if (1) id_6 <= id_6 - 1'b0;
        else
          @(id_1 or -1 or posedge id_7) begin : LABEL_2
            if (-1)
              if (-1) @(id_7) @(negedge -1) id_7 <= (-1);
              else disable id_8;
          end
      end
endmodule
