
stm_thesis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c7c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  08008e18  08008e18  00018e18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090a0  080090a0  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  080090a0  080090a0  000190a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090a8  080090a8  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090a8  080090a8  000190a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090ac  080090ac  000190ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080090b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  200001fc  080092ac  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005d4  080092ac  000205d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001413e  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c05  00000000  00000000  0003436a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fe0  00000000  00000000  00036f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e90  00000000  00000000  00037f50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018b58  00000000  00000000  00038de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e5bd  00000000  00000000  00051938  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009345c  00000000  00000000  0005fef5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f3351  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a4c  00000000  00000000  000f33cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200001fc 	.word	0x200001fc
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008dfc 	.word	0x08008dfc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000200 	.word	0x20000200
 80001d4:	08008dfc 	.word	0x08008dfc

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_drsub>:
 80001e8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001ec:	e002      	b.n	80001f4 <__adddf3>
 80001ee:	bf00      	nop

080001f0 <__aeabi_dsub>:
 80001f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001f4 <__adddf3>:
 80001f4:	b530      	push	{r4, r5, lr}
 80001f6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001fa:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001fe:	ea94 0f05 	teq	r4, r5
 8000202:	bf08      	it	eq
 8000204:	ea90 0f02 	teqeq	r0, r2
 8000208:	bf1f      	itttt	ne
 800020a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800020e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000212:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000216:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800021a:	f000 80e2 	beq.w	80003e2 <__adddf3+0x1ee>
 800021e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000222:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000226:	bfb8      	it	lt
 8000228:	426d      	neglt	r5, r5
 800022a:	dd0c      	ble.n	8000246 <__adddf3+0x52>
 800022c:	442c      	add	r4, r5
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	ea82 0000 	eor.w	r0, r2, r0
 800023a:	ea83 0101 	eor.w	r1, r3, r1
 800023e:	ea80 0202 	eor.w	r2, r0, r2
 8000242:	ea81 0303 	eor.w	r3, r1, r3
 8000246:	2d36      	cmp	r5, #54	; 0x36
 8000248:	bf88      	it	hi
 800024a:	bd30      	pophi	{r4, r5, pc}
 800024c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000250:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000254:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000258:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800025c:	d002      	beq.n	8000264 <__adddf3+0x70>
 800025e:	4240      	negs	r0, r0
 8000260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000264:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000268:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800026c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x84>
 8000272:	4252      	negs	r2, r2
 8000274:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000278:	ea94 0f05 	teq	r4, r5
 800027c:	f000 80a7 	beq.w	80003ce <__adddf3+0x1da>
 8000280:	f1a4 0401 	sub.w	r4, r4, #1
 8000284:	f1d5 0e20 	rsbs	lr, r5, #32
 8000288:	db0d      	blt.n	80002a6 <__adddf3+0xb2>
 800028a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800028e:	fa22 f205 	lsr.w	r2, r2, r5
 8000292:	1880      	adds	r0, r0, r2
 8000294:	f141 0100 	adc.w	r1, r1, #0
 8000298:	fa03 f20e 	lsl.w	r2, r3, lr
 800029c:	1880      	adds	r0, r0, r2
 800029e:	fa43 f305 	asr.w	r3, r3, r5
 80002a2:	4159      	adcs	r1, r3
 80002a4:	e00e      	b.n	80002c4 <__adddf3+0xd0>
 80002a6:	f1a5 0520 	sub.w	r5, r5, #32
 80002aa:	f10e 0e20 	add.w	lr, lr, #32
 80002ae:	2a01      	cmp	r2, #1
 80002b0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002b4:	bf28      	it	cs
 80002b6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ba:	fa43 f305 	asr.w	r3, r3, r5
 80002be:	18c0      	adds	r0, r0, r3
 80002c0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c8:	d507      	bpl.n	80002da <__adddf3+0xe6>
 80002ca:	f04f 0e00 	mov.w	lr, #0
 80002ce:	f1dc 0c00 	rsbs	ip, ip, #0
 80002d2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002d6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002da:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002de:	d31b      	bcc.n	8000318 <__adddf3+0x124>
 80002e0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002e4:	d30c      	bcc.n	8000300 <__adddf3+0x10c>
 80002e6:	0849      	lsrs	r1, r1, #1
 80002e8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002ec:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f0:	f104 0401 	add.w	r4, r4, #1
 80002f4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002fc:	f080 809a 	bcs.w	8000434 <__adddf3+0x240>
 8000300:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000304:	bf08      	it	eq
 8000306:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800030a:	f150 0000 	adcs.w	r0, r0, #0
 800030e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000312:	ea41 0105 	orr.w	r1, r1, r5
 8000316:	bd30      	pop	{r4, r5, pc}
 8000318:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800031c:	4140      	adcs	r0, r0
 800031e:	eb41 0101 	adc.w	r1, r1, r1
 8000322:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000326:	f1a4 0401 	sub.w	r4, r4, #1
 800032a:	d1e9      	bne.n	8000300 <__adddf3+0x10c>
 800032c:	f091 0f00 	teq	r1, #0
 8000330:	bf04      	itt	eq
 8000332:	4601      	moveq	r1, r0
 8000334:	2000      	moveq	r0, #0
 8000336:	fab1 f381 	clz	r3, r1
 800033a:	bf08      	it	eq
 800033c:	3320      	addeq	r3, #32
 800033e:	f1a3 030b 	sub.w	r3, r3, #11
 8000342:	f1b3 0220 	subs.w	r2, r3, #32
 8000346:	da0c      	bge.n	8000362 <__adddf3+0x16e>
 8000348:	320c      	adds	r2, #12
 800034a:	dd08      	ble.n	800035e <__adddf3+0x16a>
 800034c:	f102 0c14 	add.w	ip, r2, #20
 8000350:	f1c2 020c 	rsb	r2, r2, #12
 8000354:	fa01 f00c 	lsl.w	r0, r1, ip
 8000358:	fa21 f102 	lsr.w	r1, r1, r2
 800035c:	e00c      	b.n	8000378 <__adddf3+0x184>
 800035e:	f102 0214 	add.w	r2, r2, #20
 8000362:	bfd8      	it	le
 8000364:	f1c2 0c20 	rsble	ip, r2, #32
 8000368:	fa01 f102 	lsl.w	r1, r1, r2
 800036c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000370:	bfdc      	itt	le
 8000372:	ea41 010c 	orrle.w	r1, r1, ip
 8000376:	4090      	lslle	r0, r2
 8000378:	1ae4      	subs	r4, r4, r3
 800037a:	bfa2      	ittt	ge
 800037c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000380:	4329      	orrge	r1, r5
 8000382:	bd30      	popge	{r4, r5, pc}
 8000384:	ea6f 0404 	mvn.w	r4, r4
 8000388:	3c1f      	subs	r4, #31
 800038a:	da1c      	bge.n	80003c6 <__adddf3+0x1d2>
 800038c:	340c      	adds	r4, #12
 800038e:	dc0e      	bgt.n	80003ae <__adddf3+0x1ba>
 8000390:	f104 0414 	add.w	r4, r4, #20
 8000394:	f1c4 0220 	rsb	r2, r4, #32
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f302 	lsl.w	r3, r1, r2
 80003a0:	ea40 0003 	orr.w	r0, r0, r3
 80003a4:	fa21 f304 	lsr.w	r3, r1, r4
 80003a8:	ea45 0103 	orr.w	r1, r5, r3
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f1c4 040c 	rsb	r4, r4, #12
 80003b2:	f1c4 0220 	rsb	r2, r4, #32
 80003b6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ba:	fa01 f304 	lsl.w	r3, r1, r4
 80003be:	ea40 0003 	orr.w	r0, r0, r3
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f094 0f00 	teq	r4, #0
 80003d2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003d6:	bf06      	itte	eq
 80003d8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003dc:	3401      	addeq	r4, #1
 80003de:	3d01      	subne	r5, #1
 80003e0:	e74e      	b.n	8000280 <__adddf3+0x8c>
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf18      	it	ne
 80003e8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003ec:	d029      	beq.n	8000442 <__adddf3+0x24e>
 80003ee:	ea94 0f05 	teq	r4, r5
 80003f2:	bf08      	it	eq
 80003f4:	ea90 0f02 	teqeq	r0, r2
 80003f8:	d005      	beq.n	8000406 <__adddf3+0x212>
 80003fa:	ea54 0c00 	orrs.w	ip, r4, r0
 80003fe:	bf04      	itt	eq
 8000400:	4619      	moveq	r1, r3
 8000402:	4610      	moveq	r0, r2
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	ea91 0f03 	teq	r1, r3
 800040a:	bf1e      	ittt	ne
 800040c:	2100      	movne	r1, #0
 800040e:	2000      	movne	r0, #0
 8000410:	bd30      	popne	{r4, r5, pc}
 8000412:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000416:	d105      	bne.n	8000424 <__adddf3+0x230>
 8000418:	0040      	lsls	r0, r0, #1
 800041a:	4149      	adcs	r1, r1
 800041c:	bf28      	it	cs
 800041e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000428:	bf3c      	itt	cc
 800042a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800042e:	bd30      	popcc	{r4, r5, pc}
 8000430:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000434:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000438:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800043c:	f04f 0000 	mov.w	r0, #0
 8000440:	bd30      	pop	{r4, r5, pc}
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf1a      	itte	ne
 8000448:	4619      	movne	r1, r3
 800044a:	4610      	movne	r0, r2
 800044c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000450:	bf1c      	itt	ne
 8000452:	460b      	movne	r3, r1
 8000454:	4602      	movne	r2, r0
 8000456:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800045a:	bf06      	itte	eq
 800045c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000460:	ea91 0f03 	teqeq	r1, r3
 8000464:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	bf00      	nop

0800046c <__aeabi_ui2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f04f 0500 	mov.w	r5, #0
 8000484:	f04f 0100 	mov.w	r1, #0
 8000488:	e750      	b.n	800032c <__adddf3+0x138>
 800048a:	bf00      	nop

0800048c <__aeabi_i2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004a4:	bf48      	it	mi
 80004a6:	4240      	negmi	r0, r0
 80004a8:	f04f 0100 	mov.w	r1, #0
 80004ac:	e73e      	b.n	800032c <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_f2d>:
 80004b0:	0042      	lsls	r2, r0, #1
 80004b2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ba:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004be:	bf1f      	itttt	ne
 80004c0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004cc:	4770      	bxne	lr
 80004ce:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004d2:	bf08      	it	eq
 80004d4:	4770      	bxeq	lr
 80004d6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004da:	bf04      	itt	eq
 80004dc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f0:	e71c      	b.n	800032c <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_ul2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f04f 0500 	mov.w	r5, #0
 8000502:	e00a      	b.n	800051a <__aeabi_l2d+0x16>

08000504 <__aeabi_l2d>:
 8000504:	ea50 0201 	orrs.w	r2, r0, r1
 8000508:	bf08      	it	eq
 800050a:	4770      	bxeq	lr
 800050c:	b530      	push	{r4, r5, lr}
 800050e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000512:	d502      	bpl.n	800051a <__aeabi_l2d+0x16>
 8000514:	4240      	negs	r0, r0
 8000516:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800051a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800051e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000522:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000526:	f43f aed8 	beq.w	80002da <__adddf3+0xe6>
 800052a:	f04f 0203 	mov.w	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000542:	f1c2 0320 	rsb	r3, r2, #32
 8000546:	fa00 fc03 	lsl.w	ip, r0, r3
 800054a:	fa20 f002 	lsr.w	r0, r0, r2
 800054e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000552:	ea40 000e 	orr.w	r0, r0, lr
 8000556:	fa21 f102 	lsr.w	r1, r1, r2
 800055a:	4414      	add	r4, r2
 800055c:	e6bd      	b.n	80002da <__adddf3+0xe6>
 800055e:	bf00      	nop

08000560 <__aeabi_dmul>:
 8000560:	b570      	push	{r4, r5, r6, lr}
 8000562:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000566:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800056a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800056e:	bf1d      	ittte	ne
 8000570:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000574:	ea94 0f0c 	teqne	r4, ip
 8000578:	ea95 0f0c 	teqne	r5, ip
 800057c:	f000 f8de 	bleq	800073c <__aeabi_dmul+0x1dc>
 8000580:	442c      	add	r4, r5
 8000582:	ea81 0603 	eor.w	r6, r1, r3
 8000586:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800058a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800058e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000592:	bf18      	it	ne
 8000594:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a0:	d038      	beq.n	8000614 <__aeabi_dmul+0xb4>
 80005a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005b6:	f04f 0600 	mov.w	r6, #0
 80005ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005be:	f09c 0f00 	teq	ip, #0
 80005c2:	bf18      	it	ne
 80005c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005d4:	d204      	bcs.n	80005e0 <__aeabi_dmul+0x80>
 80005d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005da:	416d      	adcs	r5, r5
 80005dc:	eb46 0606 	adc.w	r6, r6, r6
 80005e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f8:	bf88      	it	hi
 80005fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005fe:	d81e      	bhi.n	800063e <__aeabi_dmul+0xde>
 8000600:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000604:	bf08      	it	eq
 8000606:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800060a:	f150 0000 	adcs.w	r0, r0, #0
 800060e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000618:	ea46 0101 	orr.w	r1, r6, r1
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	ea81 0103 	eor.w	r1, r1, r3
 8000624:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000628:	bfc2      	ittt	gt
 800062a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800062e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000632:	bd70      	popgt	{r4, r5, r6, pc}
 8000634:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000638:	f04f 0e00 	mov.w	lr, #0
 800063c:	3c01      	subs	r4, #1
 800063e:	f300 80ab 	bgt.w	8000798 <__aeabi_dmul+0x238>
 8000642:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000646:	bfde      	ittt	le
 8000648:	2000      	movle	r0, #0
 800064a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800064e:	bd70      	pople	{r4, r5, r6, pc}
 8000650:	f1c4 0400 	rsb	r4, r4, #0
 8000654:	3c20      	subs	r4, #32
 8000656:	da35      	bge.n	80006c4 <__aeabi_dmul+0x164>
 8000658:	340c      	adds	r4, #12
 800065a:	dc1b      	bgt.n	8000694 <__aeabi_dmul+0x134>
 800065c:	f104 0414 	add.w	r4, r4, #20
 8000660:	f1c4 0520 	rsb	r5, r4, #32
 8000664:	fa00 f305 	lsl.w	r3, r0, r5
 8000668:	fa20 f004 	lsr.w	r0, r0, r4
 800066c:	fa01 f205 	lsl.w	r2, r1, r5
 8000670:	ea40 0002 	orr.w	r0, r0, r2
 8000674:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000680:	fa21 f604 	lsr.w	r6, r1, r4
 8000684:	eb42 0106 	adc.w	r1, r2, r6
 8000688:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800068c:	bf08      	it	eq
 800068e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f1c4 040c 	rsb	r4, r4, #12
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f304 	lsl.w	r3, r0, r4
 80006a0:	fa20 f005 	lsr.w	r0, r0, r5
 80006a4:	fa01 f204 	lsl.w	r2, r1, r4
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b4:	f141 0100 	adc.w	r1, r1, #0
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f205 	lsl.w	r2, r0, r5
 80006cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d0:	fa20 f304 	lsr.w	r3, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea43 0302 	orr.w	r3, r3, r2
 80006dc:	fa21 f004 	lsr.w	r0, r1, r4
 80006e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	fa21 f204 	lsr.w	r2, r1, r4
 80006e8:	ea20 0002 	bic.w	r0, r0, r2
 80006ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f094 0f00 	teq	r4, #0
 8000700:	d10f      	bne.n	8000722 <__aeabi_dmul+0x1c2>
 8000702:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000706:	0040      	lsls	r0, r0, #1
 8000708:	eb41 0101 	adc.w	r1, r1, r1
 800070c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3c01      	subeq	r4, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1a6>
 8000716:	ea41 0106 	orr.w	r1, r1, r6
 800071a:	f095 0f00 	teq	r5, #0
 800071e:	bf18      	it	ne
 8000720:	4770      	bxne	lr
 8000722:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000726:	0052      	lsls	r2, r2, #1
 8000728:	eb43 0303 	adc.w	r3, r3, r3
 800072c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3d01      	subeq	r5, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1c6>
 8000736:	ea43 0306 	orr.w	r3, r3, r6
 800073a:	4770      	bx	lr
 800073c:	ea94 0f0c 	teq	r4, ip
 8000740:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000744:	bf18      	it	ne
 8000746:	ea95 0f0c 	teqne	r5, ip
 800074a:	d00c      	beq.n	8000766 <__aeabi_dmul+0x206>
 800074c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000750:	bf18      	it	ne
 8000752:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000756:	d1d1      	bne.n	80006fc <__aeabi_dmul+0x19c>
 8000758:	ea81 0103 	eor.w	r1, r1, r3
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800076a:	bf06      	itte	eq
 800076c:	4610      	moveq	r0, r2
 800076e:	4619      	moveq	r1, r3
 8000770:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000774:	d019      	beq.n	80007aa <__aeabi_dmul+0x24a>
 8000776:	ea94 0f0c 	teq	r4, ip
 800077a:	d102      	bne.n	8000782 <__aeabi_dmul+0x222>
 800077c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000780:	d113      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000782:	ea95 0f0c 	teq	r5, ip
 8000786:	d105      	bne.n	8000794 <__aeabi_dmul+0x234>
 8000788:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800078c:	bf1c      	itt	ne
 800078e:	4610      	movne	r0, r2
 8000790:	4619      	movne	r1, r3
 8000792:	d10a      	bne.n	80007aa <__aeabi_dmul+0x24a>
 8000794:	ea81 0103 	eor.w	r1, r1, r3
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd70      	pop	{r4, r5, r6, pc}
 80007aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007b2:	bd70      	pop	{r4, r5, r6, pc}

080007b4 <__aeabi_ddiv>:
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007c2:	bf1d      	ittte	ne
 80007c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c8:	ea94 0f0c 	teqne	r4, ip
 80007cc:	ea95 0f0c 	teqne	r5, ip
 80007d0:	f000 f8a7 	bleq	8000922 <__aeabi_ddiv+0x16e>
 80007d4:	eba4 0405 	sub.w	r4, r4, r5
 80007d8:	ea81 0e03 	eor.w	lr, r1, r3
 80007dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007e4:	f000 8088 	beq.w	80008f8 <__aeabi_ddiv+0x144>
 80007e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000800:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000804:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000808:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800080c:	429d      	cmp	r5, r3
 800080e:	bf08      	it	eq
 8000810:	4296      	cmpeq	r6, r2
 8000812:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000816:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800081a:	d202      	bcs.n	8000822 <__aeabi_ddiv+0x6e>
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	1ab6      	subs	r6, r6, r2
 8000824:	eb65 0503 	sbc.w	r5, r5, r3
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000832:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 000c 	orrcs.w	r0, r0, ip
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000890:	ea55 0e06 	orrs.w	lr, r5, r6
 8000894:	d018      	beq.n	80008c8 <__aeabi_ddiv+0x114>
 8000896:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800089a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800089e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008b2:	d1c0      	bne.n	8000836 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	d10b      	bne.n	80008d2 <__aeabi_ddiv+0x11e>
 80008ba:	ea41 0100 	orr.w	r1, r1, r0
 80008be:	f04f 0000 	mov.w	r0, #0
 80008c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008c6:	e7b6      	b.n	8000836 <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	bf04      	itt	eq
 80008ce:	4301      	orreq	r1, r0
 80008d0:	2000      	moveq	r0, #0
 80008d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008d6:	bf88      	it	hi
 80008d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008dc:	f63f aeaf 	bhi.w	800063e <__aeabi_dmul+0xde>
 80008e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008e4:	bf04      	itt	eq
 80008e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ee:	f150 0000 	adcs.w	r0, r0, #0
 80008f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	pop	{r4, r5, r6, pc}
 80008f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000900:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000904:	bfc2      	ittt	gt
 8000906:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800090e:	bd70      	popgt	{r4, r5, r6, pc}
 8000910:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000914:	f04f 0e00 	mov.w	lr, #0
 8000918:	3c01      	subs	r4, #1
 800091a:	e690      	b.n	800063e <__aeabi_dmul+0xde>
 800091c:	ea45 0e06 	orr.w	lr, r5, r6
 8000920:	e68d      	b.n	800063e <__aeabi_dmul+0xde>
 8000922:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000926:	ea94 0f0c 	teq	r4, ip
 800092a:	bf08      	it	eq
 800092c:	ea95 0f0c 	teqeq	r5, ip
 8000930:	f43f af3b 	beq.w	80007aa <__aeabi_dmul+0x24a>
 8000934:	ea94 0f0c 	teq	r4, ip
 8000938:	d10a      	bne.n	8000950 <__aeabi_ddiv+0x19c>
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	f47f af34 	bne.w	80007aa <__aeabi_dmul+0x24a>
 8000942:	ea95 0f0c 	teq	r5, ip
 8000946:	f47f af25 	bne.w	8000794 <__aeabi_dmul+0x234>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e72c      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000950:	ea95 0f0c 	teq	r5, ip
 8000954:	d106      	bne.n	8000964 <__aeabi_ddiv+0x1b0>
 8000956:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800095a:	f43f aefd 	beq.w	8000758 <__aeabi_dmul+0x1f8>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e722      	b.n	80007aa <__aeabi_dmul+0x24a>
 8000964:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000968:	bf18      	it	ne
 800096a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800096e:	f47f aec5 	bne.w	80006fc <__aeabi_dmul+0x19c>
 8000972:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000976:	f47f af0d 	bne.w	8000794 <__aeabi_dmul+0x234>
 800097a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800097e:	f47f aeeb 	bne.w	8000758 <__aeabi_dmul+0x1f8>
 8000982:	e712      	b.n	80007aa <__aeabi_dmul+0x24a>

08000984 <__gedf2>:
 8000984:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000988:	e006      	b.n	8000998 <__cmpdf2+0x4>
 800098a:	bf00      	nop

0800098c <__ledf2>:
 800098c:	f04f 0c01 	mov.w	ip, #1
 8000990:	e002      	b.n	8000998 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__cmpdf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	f84d cd04 	str.w	ip, [sp, #-4]!
 800099c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ae:	d01b      	beq.n	80009e8 <__cmpdf2+0x54>
 80009b0:	b001      	add	sp, #4
 80009b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009b6:	bf0c      	ite	eq
 80009b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009bc:	ea91 0f03 	teqne	r1, r3
 80009c0:	bf02      	ittt	eq
 80009c2:	ea90 0f02 	teqeq	r0, r2
 80009c6:	2000      	moveq	r0, #0
 80009c8:	4770      	bxeq	lr
 80009ca:	f110 0f00 	cmn.w	r0, #0
 80009ce:	ea91 0f03 	teq	r1, r3
 80009d2:	bf58      	it	pl
 80009d4:	4299      	cmppl	r1, r3
 80009d6:	bf08      	it	eq
 80009d8:	4290      	cmpeq	r0, r2
 80009da:	bf2c      	ite	cs
 80009dc:	17d8      	asrcs	r0, r3, #31
 80009de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009e2:	f040 0001 	orr.w	r0, r0, #1
 80009e6:	4770      	bx	lr
 80009e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d102      	bne.n	80009f8 <__cmpdf2+0x64>
 80009f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009f6:	d107      	bne.n	8000a08 <__cmpdf2+0x74>
 80009f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a00:	d1d6      	bne.n	80009b0 <__cmpdf2+0x1c>
 8000a02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a06:	d0d3      	beq.n	80009b0 <__cmpdf2+0x1c>
 8000a08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdrcmple>:
 8000a10:	4684      	mov	ip, r0
 8000a12:	4610      	mov	r0, r2
 8000a14:	4662      	mov	r2, ip
 8000a16:	468c      	mov	ip, r1
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4663      	mov	r3, ip
 8000a1c:	e000      	b.n	8000a20 <__aeabi_cdcmpeq>
 8000a1e:	bf00      	nop

08000a20 <__aeabi_cdcmpeq>:
 8000a20:	b501      	push	{r0, lr}
 8000a22:	f7ff ffb7 	bl	8000994 <__cmpdf2>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	bf48      	it	mi
 8000a2a:	f110 0f00 	cmnmi.w	r0, #0
 8000a2e:	bd01      	pop	{r0, pc}

08000a30 <__aeabi_dcmpeq>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff fff4 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a38:	bf0c      	ite	eq
 8000a3a:	2001      	moveq	r0, #1
 8000a3c:	2000      	movne	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmplt>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffea 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a4c:	bf34      	ite	cc
 8000a4e:	2001      	movcc	r0, #1
 8000a50:	2000      	movcs	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmple>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffe0 	bl	8000a20 <__aeabi_cdcmpeq>
 8000a60:	bf94      	ite	ls
 8000a62:	2001      	movls	r0, #1
 8000a64:	2000      	movhi	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpge>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffce 	bl	8000a10 <__aeabi_cdrcmple>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpgt>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffc4 	bl	8000a10 <__aeabi_cdrcmple>
 8000a88:	bf34      	ite	cc
 8000a8a:	2001      	movcc	r0, #1
 8000a8c:	2000      	movcs	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpun>:
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x10>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d10a      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d102      	bne.n	8000ab4 <__aeabi_dcmpun+0x20>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d102      	bne.n	8000aba <__aeabi_dcmpun+0x26>
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	f04f 0001 	mov.w	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <__aeabi_d2iz>:
 8000ac0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ac8:	d215      	bcs.n	8000af6 <__aeabi_d2iz+0x36>
 8000aca:	d511      	bpl.n	8000af0 <__aeabi_d2iz+0x30>
 8000acc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad4:	d912      	bls.n	8000afc <__aeabi_d2iz+0x3c>
 8000ad6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ada:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ade:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	bf18      	it	ne
 8000aec:	4240      	negne	r0, r0
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afa:	d105      	bne.n	8000b08 <__aeabi_d2iz+0x48>
 8000afc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	bf08      	it	eq
 8000b02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b06:	4770      	bx	lr
 8000b08:	f04f 0000 	mov.w	r0, #0
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_d2f>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b18:	bf24      	itt	cs
 8000b1a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b1e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b22:	d90d      	bls.n	8000b40 <__aeabi_d2f+0x30>
 8000b24:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b28:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b2c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b30:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b34:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b38:	bf08      	it	eq
 8000b3a:	f020 0001 	biceq.w	r0, r0, #1
 8000b3e:	4770      	bx	lr
 8000b40:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b44:	d121      	bne.n	8000b8a <__aeabi_d2f+0x7a>
 8000b46:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4a:	bfbc      	itt	lt
 8000b4c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	4770      	bxlt	lr
 8000b52:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b56:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5a:	f1c2 0218 	rsb	r2, r2, #24
 8000b5e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b62:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b66:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6a:	bf18      	it	ne
 8000b6c:	f040 0001 	orrne.w	r0, r0, #1
 8000b70:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b74:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b78:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b7c:	ea40 000c 	orr.w	r0, r0, ip
 8000b80:	fa23 f302 	lsr.w	r3, r3, r2
 8000b84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b88:	e7cc      	b.n	8000b24 <__aeabi_d2f+0x14>
 8000b8a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8e:	d107      	bne.n	8000ba0 <__aeabi_d2f+0x90>
 8000b90:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b94:	bf1e      	ittt	ne
 8000b96:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b9e:	4770      	bxne	lr
 8000ba0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bc4:	f000 b972 	b.w	8000eac <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be4:	9e08      	ldr	r6, [sp, #32]
 8000be6:	4604      	mov	r4, r0
 8000be8:	4688      	mov	r8, r1
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d14b      	bne.n	8000c86 <__udivmoddi4+0xa6>
 8000bee:	428a      	cmp	r2, r1
 8000bf0:	4615      	mov	r5, r2
 8000bf2:	d967      	bls.n	8000cc4 <__udivmoddi4+0xe4>
 8000bf4:	fab2 f282 	clz	r2, r2
 8000bf8:	b14a      	cbz	r2, 8000c0e <__udivmoddi4+0x2e>
 8000bfa:	f1c2 0720 	rsb	r7, r2, #32
 8000bfe:	fa01 f302 	lsl.w	r3, r1, r2
 8000c02:	fa20 f707 	lsr.w	r7, r0, r7
 8000c06:	4095      	lsls	r5, r2
 8000c08:	ea47 0803 	orr.w	r8, r7, r3
 8000c0c:	4094      	lsls	r4, r2
 8000c0e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c12:	0c23      	lsrs	r3, r4, #16
 8000c14:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c18:	fa1f fc85 	uxth.w	ip, r5
 8000c1c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c20:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c24:	fb07 f10c 	mul.w	r1, r7, ip
 8000c28:	4299      	cmp	r1, r3
 8000c2a:	d909      	bls.n	8000c40 <__udivmoddi4+0x60>
 8000c2c:	18eb      	adds	r3, r5, r3
 8000c2e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c32:	f080 811b 	bcs.w	8000e6c <__udivmoddi4+0x28c>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 8118 	bls.w	8000e6c <__udivmoddi4+0x28c>
 8000c3c:	3f02      	subs	r7, #2
 8000c3e:	442b      	add	r3, r5
 8000c40:	1a5b      	subs	r3, r3, r1
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c48:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c50:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c54:	45a4      	cmp	ip, r4
 8000c56:	d909      	bls.n	8000c6c <__udivmoddi4+0x8c>
 8000c58:	192c      	adds	r4, r5, r4
 8000c5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5e:	f080 8107 	bcs.w	8000e70 <__udivmoddi4+0x290>
 8000c62:	45a4      	cmp	ip, r4
 8000c64:	f240 8104 	bls.w	8000e70 <__udivmoddi4+0x290>
 8000c68:	3802      	subs	r0, #2
 8000c6a:	442c      	add	r4, r5
 8000c6c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c70:	eba4 040c 	sub.w	r4, r4, ip
 8000c74:	2700      	movs	r7, #0
 8000c76:	b11e      	cbz	r6, 8000c80 <__udivmoddi4+0xa0>
 8000c78:	40d4      	lsrs	r4, r2
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c80:	4639      	mov	r1, r7
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d909      	bls.n	8000c9e <__udivmoddi4+0xbe>
 8000c8a:	2e00      	cmp	r6, #0
 8000c8c:	f000 80eb 	beq.w	8000e66 <__udivmoddi4+0x286>
 8000c90:	2700      	movs	r7, #0
 8000c92:	e9c6 0100 	strd	r0, r1, [r6]
 8000c96:	4638      	mov	r0, r7
 8000c98:	4639      	mov	r1, r7
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	fab3 f783 	clz	r7, r3
 8000ca2:	2f00      	cmp	r7, #0
 8000ca4:	d147      	bne.n	8000d36 <__udivmoddi4+0x156>
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xd0>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 80fa 	bhi.w	8000ea4 <__udivmoddi4+0x2c4>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4698      	mov	r8, r3
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	d0e0      	beq.n	8000c80 <__udivmoddi4+0xa0>
 8000cbe:	e9c6 4800 	strd	r4, r8, [r6]
 8000cc2:	e7dd      	b.n	8000c80 <__udivmoddi4+0xa0>
 8000cc4:	b902      	cbnz	r2, 8000cc8 <__udivmoddi4+0xe8>
 8000cc6:	deff      	udf	#255	; 0xff
 8000cc8:	fab2 f282 	clz	r2, r2
 8000ccc:	2a00      	cmp	r2, #0
 8000cce:	f040 808f 	bne.w	8000df0 <__udivmoddi4+0x210>
 8000cd2:	1b49      	subs	r1, r1, r5
 8000cd4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd8:	fa1f f885 	uxth.w	r8, r5
 8000cdc:	2701      	movs	r7, #1
 8000cde:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ce2:	0c23      	lsrs	r3, r4, #16
 8000ce4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cec:	fb08 f10c 	mul.w	r1, r8, ip
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x124>
 8000cf4:	18eb      	adds	r3, r5, r3
 8000cf6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x122>
 8000cfc:	4299      	cmp	r1, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2bc>
 8000d02:	4684      	mov	ip, r0
 8000d04:	1a59      	subs	r1, r3, r1
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d0c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d10:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d14:	fb08 f800 	mul.w	r8, r8, r0
 8000d18:	45a0      	cmp	r8, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x14c>
 8000d1c:	192c      	adds	r4, r5, r4
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x14a>
 8000d24:	45a0      	cmp	r8, r4
 8000d26:	f200 80b6 	bhi.w	8000e96 <__udivmoddi4+0x2b6>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 0408 	sub.w	r4, r4, r8
 8000d30:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d34:	e79f      	b.n	8000c76 <__udivmoddi4+0x96>
 8000d36:	f1c7 0c20 	rsb	ip, r7, #32
 8000d3a:	40bb      	lsls	r3, r7
 8000d3c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d40:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d44:	fa01 f407 	lsl.w	r4, r1, r7
 8000d48:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d4c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d50:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d54:	4325      	orrs	r5, r4
 8000d56:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d5a:	0c2c      	lsrs	r4, r5, #16
 8000d5c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d60:	fa1f fa8e 	uxth.w	sl, lr
 8000d64:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d68:	fb09 f40a 	mul.w	r4, r9, sl
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d72:	fa00 f107 	lsl.w	r1, r0, r7
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b0>
 8000d78:	eb1e 0303 	adds.w	r3, lr, r3
 8000d7c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d80:	f080 8087 	bcs.w	8000e92 <__udivmoddi4+0x2b2>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f240 8084 	bls.w	8000e92 <__udivmoddi4+0x2b2>
 8000d8a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d8e:	4473      	add	r3, lr
 8000d90:	1b1b      	subs	r3, r3, r4
 8000d92:	b2ad      	uxth	r5, r5
 8000d94:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d98:	fb08 3310 	mls	r3, r8, r0, r3
 8000d9c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000da0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000da4:	45a2      	cmp	sl, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1da>
 8000da8:	eb1e 0404 	adds.w	r4, lr, r4
 8000dac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db0:	d26b      	bcs.n	8000e8a <__udivmoddi4+0x2aa>
 8000db2:	45a2      	cmp	sl, r4
 8000db4:	d969      	bls.n	8000e8a <__udivmoddi4+0x2aa>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4474      	add	r4, lr
 8000dba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dbe:	fba0 8902 	umull	r8, r9, r0, r2
 8000dc2:	eba4 040a 	sub.w	r4, r4, sl
 8000dc6:	454c      	cmp	r4, r9
 8000dc8:	46c2      	mov	sl, r8
 8000dca:	464b      	mov	r3, r9
 8000dcc:	d354      	bcc.n	8000e78 <__udivmoddi4+0x298>
 8000dce:	d051      	beq.n	8000e74 <__udivmoddi4+0x294>
 8000dd0:	2e00      	cmp	r6, #0
 8000dd2:	d069      	beq.n	8000ea8 <__udivmoddi4+0x2c8>
 8000dd4:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd8:	eb64 0403 	sbc.w	r4, r4, r3
 8000ddc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000de0:	40fd      	lsrs	r5, r7
 8000de2:	40fc      	lsrs	r4, r7
 8000de4:	ea4c 0505 	orr.w	r5, ip, r5
 8000de8:	e9c6 5400 	strd	r5, r4, [r6]
 8000dec:	2700      	movs	r7, #0
 8000dee:	e747      	b.n	8000c80 <__udivmoddi4+0xa0>
 8000df0:	f1c2 0320 	rsb	r3, r2, #32
 8000df4:	fa20 f703 	lsr.w	r7, r0, r3
 8000df8:	4095      	lsls	r5, r2
 8000dfa:	fa01 f002 	lsl.w	r0, r1, r2
 8000dfe:	fa21 f303 	lsr.w	r3, r1, r3
 8000e02:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e06:	4338      	orrs	r0, r7
 8000e08:	0c01      	lsrs	r1, r0, #16
 8000e0a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e0e:	fa1f f885 	uxth.w	r8, r5
 8000e12:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e16:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e1a:	fb07 f308 	mul.w	r3, r7, r8
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d907      	bls.n	8000e36 <__udivmoddi4+0x256>
 8000e26:	1869      	adds	r1, r5, r1
 8000e28:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e2c:	d22f      	bcs.n	8000e8e <__udivmoddi4+0x2ae>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d92d      	bls.n	8000e8e <__udivmoddi4+0x2ae>
 8000e32:	3f02      	subs	r7, #2
 8000e34:	4429      	add	r1, r5
 8000e36:	1acb      	subs	r3, r1, r3
 8000e38:	b281      	uxth	r1, r0
 8000e3a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e3e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb00 f308 	mul.w	r3, r0, r8
 8000e4a:	428b      	cmp	r3, r1
 8000e4c:	d907      	bls.n	8000e5e <__udivmoddi4+0x27e>
 8000e4e:	1869      	adds	r1, r5, r1
 8000e50:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e54:	d217      	bcs.n	8000e86 <__udivmoddi4+0x2a6>
 8000e56:	428b      	cmp	r3, r1
 8000e58:	d915      	bls.n	8000e86 <__udivmoddi4+0x2a6>
 8000e5a:	3802      	subs	r0, #2
 8000e5c:	4429      	add	r1, r5
 8000e5e:	1ac9      	subs	r1, r1, r3
 8000e60:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e64:	e73b      	b.n	8000cde <__udivmoddi4+0xfe>
 8000e66:	4637      	mov	r7, r6
 8000e68:	4630      	mov	r0, r6
 8000e6a:	e709      	b.n	8000c80 <__udivmoddi4+0xa0>
 8000e6c:	4607      	mov	r7, r0
 8000e6e:	e6e7      	b.n	8000c40 <__udivmoddi4+0x60>
 8000e70:	4618      	mov	r0, r3
 8000e72:	e6fb      	b.n	8000c6c <__udivmoddi4+0x8c>
 8000e74:	4541      	cmp	r1, r8
 8000e76:	d2ab      	bcs.n	8000dd0 <__udivmoddi4+0x1f0>
 8000e78:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e7c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e80:	3801      	subs	r0, #1
 8000e82:	4613      	mov	r3, r2
 8000e84:	e7a4      	b.n	8000dd0 <__udivmoddi4+0x1f0>
 8000e86:	4660      	mov	r0, ip
 8000e88:	e7e9      	b.n	8000e5e <__udivmoddi4+0x27e>
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	e795      	b.n	8000dba <__udivmoddi4+0x1da>
 8000e8e:	4667      	mov	r7, ip
 8000e90:	e7d1      	b.n	8000e36 <__udivmoddi4+0x256>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e77c      	b.n	8000d90 <__udivmoddi4+0x1b0>
 8000e96:	3802      	subs	r0, #2
 8000e98:	442c      	add	r4, r5
 8000e9a:	e747      	b.n	8000d2c <__udivmoddi4+0x14c>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	442b      	add	r3, r5
 8000ea2:	e72f      	b.n	8000d04 <__udivmoddi4+0x124>
 8000ea4:	4638      	mov	r0, r7
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xda>
 8000ea8:	4637      	mov	r7, r6
 8000eaa:	e6e9      	b.n	8000c80 <__udivmoddi4+0xa0>

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <MX_DMA_Init+0x4c>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	4a0f      	ldr	r2, [pc, #60]	; (8000efc <MX_DMA_Init+0x4c>)
 8000ec0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <MX_DMA_Init+0x4c>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	200b      	movs	r0, #11
 8000ed8:	f001 fe0d 	bl	8002af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000edc:	200b      	movs	r0, #11
 8000ede:	f001 fe26 	bl	8002b2e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	2010      	movs	r0, #16
 8000ee8:	f001 fe05 	bl	8002af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000eec:	2010      	movs	r0, #16
 8000eee:	f001 fe1e 	bl	8002b2e <HAL_NVIC_EnableIRQ>

}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800

08000f00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08c      	sub	sp, #48	; 0x30
 8000f04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f06:	f107 031c 	add.w	r3, r7, #28
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	605a      	str	r2, [r3, #4]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	60da      	str	r2, [r3, #12]
 8000f14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	61bb      	str	r3, [r7, #24]
 8000f1a:	4b49      	ldr	r3, [pc, #292]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a48      	ldr	r2, [pc, #288]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b46      	ldr	r3, [pc, #280]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0304 	and.w	r3, r3, #4
 8000f2e:	61bb      	str	r3, [r7, #24]
 8000f30:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	617b      	str	r3, [r7, #20]
 8000f36:	4b42      	ldr	r3, [pc, #264]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3a:	4a41      	ldr	r2, [pc, #260]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f40:	6313      	str	r3, [r2, #48]	; 0x30
 8000f42:	4b3f      	ldr	r3, [pc, #252]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
 8000f52:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f56:	4a3a      	ldr	r2, [pc, #232]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f5e:	4b38      	ldr	r3, [pc, #224]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	613b      	str	r3, [r7, #16]
 8000f68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	4b34      	ldr	r3, [pc, #208]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a33      	ldr	r2, [pc, #204]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f74:	f043 0302 	orr.w	r3, r3, #2
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b31      	ldr	r3, [pc, #196]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	4b2d      	ldr	r3, [pc, #180]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a2c      	ldr	r2, [pc, #176]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f90:	f043 0310 	orr.w	r3, r3, #16
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b2a      	ldr	r3, [pc, #168]	; (8001040 <MX_GPIO_Init+0x140>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0310 	and.w	r3, r3, #16
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	607b      	str	r3, [r7, #4]
 8000fa6:	4b26      	ldr	r3, [pc, #152]	; (8001040 <MX_GPIO_Init+0x140>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	4a25      	ldr	r2, [pc, #148]	; (8001040 <MX_GPIO_Init+0x140>)
 8000fac:	f043 0308 	orr.w	r3, r3, #8
 8000fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb2:	4b23      	ldr	r3, [pc, #140]	; (8001040 <MX_GPIO_Init+0x140>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	f003 0308 	and.w	r3, r3, #8
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2104      	movs	r1, #4
 8000fc2:	4820      	ldr	r0, [pc, #128]	; (8001044 <MX_GPIO_Init+0x144>)
 8000fc4:	f002 fae0 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LPWM_R_Pin|RPWM_R_Pin|LPWM_L_Pin|RPWM_L_Pin, GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000fce:	481e      	ldr	r0, [pc, #120]	; (8001048 <MX_GPIO_Init+0x148>)
 8000fd0:	f002 fada 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GRE_Pin|LED_ORG_Pin|LED_RED_Pin|LED_BLU_Pin, GPIO_PIN_RESET);
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000fda:	481b      	ldr	r0, [pc, #108]	; (8001048 <MX_GPIO_Init+0x148>)
 8000fdc:	f002 fad4 	bl	8003588 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fe0:	2304      	movs	r3, #4
 8000fe2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fec:	2300      	movs	r3, #0
 8000fee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	f107 031c 	add.w	r3, r7, #28
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4813      	ldr	r0, [pc, #76]	; (8001044 <MX_GPIO_Init+0x144>)
 8000ff8:	f002 f944 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LPWM_R_Pin|RPWM_R_Pin|LPWM_L_Pin|RPWM_L_Pin;
 8000ffc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001002:	2301      	movs	r3, #1
 8001004:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100a:	2303      	movs	r3, #3
 800100c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800100e:	f107 031c 	add.w	r3, r7, #28
 8001012:	4619      	mov	r1, r3
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <MX_GPIO_Init+0x148>)
 8001016:	f002 f935 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LED_GRE_Pin|LED_ORG_Pin|LED_RED_Pin|LED_BLU_Pin;
 800101a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800101e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001020:	2301      	movs	r3, #1
 8001022:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001024:	2301      	movs	r3, #1
 8001026:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001028:	2303      	movs	r3, #3
 800102a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	4805      	ldr	r0, [pc, #20]	; (8001048 <MX_GPIO_Init+0x148>)
 8001034:	f002 f926 	bl	8003284 <HAL_GPIO_Init>

}
 8001038:	bf00      	nop
 800103a:	3730      	adds	r7, #48	; 0x30
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800
 8001044:	40020400 	.word	0x40020400
 8001048:	40020c00 	.word	0x40020c00

0800104c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <MX_I2C1_Init+0x50>)
 8001052:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <MX_I2C1_Init+0x54>)
 8001054:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001056:	4b11      	ldr	r3, [pc, #68]	; (800109c <MX_I2C1_Init+0x50>)
 8001058:	4a12      	ldr	r2, [pc, #72]	; (80010a4 <MX_I2C1_Init+0x58>)
 800105a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <MX_I2C1_Init+0x50>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_I2C1_Init+0x50>)
 8001064:	2200      	movs	r2, #0
 8001066:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <MX_I2C1_Init+0x50>)
 800106a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800106e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <MX_I2C1_Init+0x50>)
 8001072:	2200      	movs	r2, #0
 8001074:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <MX_I2C1_Init+0x50>)
 8001078:	2200      	movs	r2, #0
 800107a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800107c:	4b07      	ldr	r3, [pc, #28]	; (800109c <MX_I2C1_Init+0x50>)
 800107e:	2200      	movs	r2, #0
 8001080:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <MX_I2C1_Init+0x50>)
 8001084:	2200      	movs	r2, #0
 8001086:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <MX_I2C1_Init+0x50>)
 800108a:	f002 fab1 	bl	80035f0 <HAL_I2C_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001094:	f000 f9b2 	bl	80013fc <Error_Handler>
  }

}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000224 	.word	0x20000224
 80010a0:	40005400 	.word	0x40005400
 80010a4:	00061a80 	.word	0x00061a80

080010a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a31      	ldr	r2, [pc, #196]	; (800118c <HAL_I2C_MspInit+0xe4>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d15c      	bne.n	8001184 <HAL_I2C_MspInit+0xdc>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
 80010ce:	4b30      	ldr	r3, [pc, #192]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d2:	4a2f      	ldr	r2, [pc, #188]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	6313      	str	r3, [r2, #48]	; 0x30
 80010da:	4b2d      	ldr	r3, [pc, #180]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 80010dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	613b      	str	r3, [r7, #16]
 80010e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IUM_SCL_Pin|IMU_SDA_Pin;
 80010e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ec:	2312      	movs	r3, #18
 80010ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f0:	2301      	movs	r3, #1
 80010f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f4:	2303      	movs	r3, #3
 80010f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010f8:	2304      	movs	r3, #4
 80010fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	4619      	mov	r1, r3
 8001102:	4824      	ldr	r0, [pc, #144]	; (8001194 <HAL_I2C_MspInit+0xec>)
 8001104:	f002 f8be 	bl	8003284 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	4b20      	ldr	r3, [pc, #128]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	4a1f      	ldr	r2, [pc, #124]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 8001112:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001116:	6413      	str	r3, [r2, #64]	; 0x40
 8001118:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <HAL_I2C_MspInit+0xe8>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001126:	4a1d      	ldr	r2, [pc, #116]	; (800119c <HAL_I2C_MspInit+0xf4>)
 8001128:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800112a:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800112c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001130:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800113e:	4b16      	ldr	r3, [pc, #88]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001140:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001144:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001146:	4b14      	ldr	r3, [pc, #80]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800114c:	4b12      	ldr	r3, [pc, #72]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 8001152:	4b11      	ldr	r3, [pc, #68]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001154:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001158:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800115c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001160:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001164:	2200      	movs	r2, #0
 8001166:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001168:	480b      	ldr	r0, [pc, #44]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800116a:	f001 fcfb 	bl	8002b64 <HAL_DMA_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <HAL_I2C_MspInit+0xd0>
    {
      Error_Handler();
 8001174:	f000 f942 	bl	80013fc <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a07      	ldr	r2, [pc, #28]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 800117c:	639a      	str	r2, [r3, #56]	; 0x38
 800117e:	4a06      	ldr	r2, [pc, #24]	; (8001198 <HAL_I2C_MspInit+0xf0>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001184:	bf00      	nop
 8001186:	3728      	adds	r7, #40	; 0x28
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40005400 	.word	0x40005400
 8001190:	40023800 	.word	0x40023800
 8001194:	40020400 	.word	0x40020400
 8001198:	20000278 	.word	0x20000278
 800119c:	40026010 	.word	0x40026010

080011a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a4:	f001 fb38 	bl	8002818 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a8:	f000 f83e 	bl	8001228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ac:	f7ff fea8 	bl	8000f00 <MX_GPIO_Init>
  MX_DMA_Init();
 80011b0:	f7ff fe7e 	bl	8000eb0 <MX_DMA_Init>
  MX_TIM1_Init();
 80011b4:	f000 fa02 	bl	80015bc <MX_TIM1_Init>
  MX_TIM2_Init();
 80011b8:	f000 faac 	bl	8001714 <MX_TIM2_Init>
  MX_TIM4_Init();
 80011bc:	f000 fafe 	bl	80017bc <MX_TIM4_Init>
  MX_TIM9_Init();
 80011c0:	f000 fb9e 	bl	8001900 <MX_TIM9_Init>
  MX_USART2_UART_Init();
 80011c4:	f000 fd0e 	bl	8001be4 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 80011c8:	f000 fb4c 	bl	8001864 <MX_TIM5_Init>
  MX_I2C1_Init();
 80011cc:	f7ff ff3e 	bl	800104c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011d0:	2100      	movs	r1, #0
 80011d2:	480e      	ldr	r0, [pc, #56]	; (800120c <main+0x6c>)
 80011d4:	f003 fea6 	bl	8004f24 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80011d8:	2104      	movs	r1, #4
 80011da:	480c      	ldr	r0, [pc, #48]	; (800120c <main+0x6c>)
 80011dc:	f003 fea2 	bl	8004f24 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim9);
 80011e0:	480b      	ldr	r0, [pc, #44]	; (8001210 <main+0x70>)
 80011e2:	f003 fe46 	bl	8004e72 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <main+0x74>)
 80011e8:	f003 fe43 	bl	8004e72 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80011ec:	213c      	movs	r1, #60	; 0x3c
 80011ee:	480a      	ldr	r0, [pc, #40]	; (8001218 <main+0x78>)
 80011f0:	f003 ff5c 	bl	80050ac <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 80011f4:	213c      	movs	r1, #60	; 0x3c
 80011f6:	4809      	ldr	r0, [pc, #36]	; (800121c <main+0x7c>)
 80011f8:	f003 ff58 	bl	80050ac <HAL_TIM_Encoder_Start>
  HAL_UART_Receive_DMA(&huart2 ,&receivebuffer[0], 7);
 80011fc:	2207      	movs	r2, #7
 80011fe:	4908      	ldr	r1, [pc, #32]	; (8001220 <main+0x80>)
 8001200:	4808      	ldr	r0, [pc, #32]	; (8001224 <main+0x84>)
 8001202:	f004 febf 	bl	8005f84 <HAL_UART_Receive_DMA>

  MPU6050_INIT();
 8001206:	f000 fdc3 	bl	8001d90 <MPU6050_INIT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800120a:	e7fe      	b.n	800120a <main+0x6a>
 800120c:	2000046c 	.word	0x2000046c
 8001210:	200004ac 	.word	0x200004ac
 8001214:	2000042c 	.word	0x2000042c
 8001218:	200003ec 	.word	0x200003ec
 800121c:	200004ec 	.word	0x200004ec
 8001220:	2000034c 	.word	0x2000034c
 8001224:	2000058c 	.word	0x2000058c

08001228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b094      	sub	sp, #80	; 0x50
 800122c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800122e:	f107 0320 	add.w	r3, r7, #32
 8001232:	2230      	movs	r2, #48	; 0x30
 8001234:	2100      	movs	r1, #0
 8001236:	4618      	mov	r0, r3
 8001238:	f005 fe00 	bl	8006e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800123c:	f107 030c 	add.w	r3, r7, #12
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	4b28      	ldr	r3, [pc, #160]	; (80012f4 <SystemClock_Config+0xcc>)
 8001252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001254:	4a27      	ldr	r2, [pc, #156]	; (80012f4 <SystemClock_Config+0xcc>)
 8001256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800125a:	6413      	str	r3, [r2, #64]	; 0x40
 800125c:	4b25      	ldr	r3, [pc, #148]	; (80012f4 <SystemClock_Config+0xcc>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001268:	2300      	movs	r3, #0
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <SystemClock_Config+0xd0>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <SystemClock_Config+0xd0>)
 8001272:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b1f      	ldr	r3, [pc, #124]	; (80012f8 <SystemClock_Config+0xd0>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001280:	607b      	str	r3, [r7, #4]
 8001282:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001284:	2301      	movs	r3, #1
 8001286:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800128e:	2302      	movs	r3, #2
 8001290:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001292:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001296:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001298:	2308      	movs	r3, #8
 800129a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800129c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80012a0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80012a2:	2304      	movs	r3, #4
 80012a4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012a6:	2304      	movs	r3, #4
 80012a8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012aa:	f107 0320 	add.w	r3, r7, #32
 80012ae:	4618      	mov	r0, r3
 80012b0:	f003 f952 	bl	8004558 <HAL_RCC_OscConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x96>
  {
    Error_Handler();
 80012ba:	f000 f89f 	bl	80013fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012be:	230f      	movs	r3, #15
 80012c0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012c2:	2302      	movs	r3, #2
 80012c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012d6:	f107 030c 	add.w	r3, r7, #12
 80012da:	2102      	movs	r1, #2
 80012dc:	4618      	mov	r0, r3
 80012de:	f003 fbab 	bl	8004a38 <HAL_RCC_ClockConfig>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012e8:	f000 f888 	bl	80013fc <Error_Handler>
  }
}
 80012ec:	bf00      	nop
 80012ee:	3750      	adds	r7, #80	; 0x50
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40023800 	.word	0x40023800
 80012f8:	40007000 	.word	0x40007000

080012fc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80012fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012fe:	b091      	sub	sp, #68	; 0x44
 8001300:	af06      	add	r7, sp, #24
 8001302:	6078      	str	r0, [r7, #4]
//	delay 5ms
	if(htim->Instance==htim5.Instance){
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	4b35      	ldr	r3, [pc, #212]	; (80013e0 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	429a      	cmp	r2, r3
 800130e:	d128      	bne.n	8001362 <HAL_TIM_PeriodElapsedCallback+0x66>

		float *duty_cycles;

		Get_Velocity();
 8001310:	f000 ff7a 	bl	8002208 <Get_Velocity>

		duty_cycles = PID_Calculate(_velo, _motor_dir, enc);
 8001314:	4b33      	ldr	r3, [pc, #204]	; (80013e4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a33      	ldr	r2, [pc, #204]	; (80013e8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800131a:	4619      	mov	r1, r3
 800131c:	4833      	ldr	r0, [pc, #204]	; (80013ec <HAL_TIM_PeriodElapsedCallback+0xf0>)
 800131e:	f000 ff9b 	bl	8002258 <PID_Calculate>
 8001322:	6278      	str	r0, [r7, #36]	; 0x24
		Control_Motor(*(duty_cycles), *(duty_cycles+1), *(duty_cycles+2));
 8001324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001326:	edd3 7a00 	vldr	s15, [r3]
 800132a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800132e:	ee17 3a90 	vmov	r3, s15
 8001332:	b218      	sxth	r0, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001336:	3304      	adds	r3, #4
 8001338:	edd3 7a00 	vldr	s15, [r3]
 800133c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001340:	ee17 3a90 	vmov	r3, s15
 8001344:	b219      	sxth	r1, r3
 8001346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001348:	3308      	adds	r3, #8
 800134a:	edd3 7a00 	vldr	s15, [r3]
 800134e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001352:	edc7 7a00 	vstr	s15, [r7]
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	b2db      	uxtb	r3, r3
 800135a:	461a      	mov	r2, r3
 800135c:	f000 fefc 	bl	8002158 <Control_Motor>
/*
		if(v_target[0] >= 19.0f) vt=-0.5f;
		else if (v_target[0] <= 2.0) vt = 0.5f;
*/
	}
}
 8001360:	e039      	b.n	80013d6 <HAL_TIM_PeriodElapsedCallback+0xda>
	else if(htim->Instance==htim9.Instance){
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	4b22      	ldr	r3, [pc, #136]	; (80013f0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d133      	bne.n	80013d6 <HAL_TIM_PeriodElapsedCallback+0xda>
		struct data_imu ss = ReadMPU();
 800136e:	f107 0308 	add.w	r3, r7, #8
 8001372:	4618      	mov	r0, r3
 8001374:	f000 fdbc 	bl	8001ef0 <ReadMPU>
		testt[9]++;
 8001378:	4b1e      	ldr	r3, [pc, #120]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800137a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800137e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001382:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001386:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001388:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		if (testt[9]>=65000)
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 800138e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001392:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80013f8 <HAL_TIM_PeriodElapsedCallback+0xfc>
 8001396:	eef4 7ac7 	vcmpe.f32	s15, s14
 800139a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139e:	db03      	blt.n	80013a8 <HAL_TIM_PeriodElapsedCallback+0xac>
			testt[9]=0;
 80013a0:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	625a      	str	r2, [r3, #36]	; 0x24
		UartTransmit(enc[0], enc[1], ss, 2);
 80013a8:	4b0f      	ldr	r3, [pc, #60]	; (80013e8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	b21e      	sxth	r6, r3
 80013ae:	4b0e      	ldr	r3, [pc, #56]	; (80013e8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80013b0:	885b      	ldrh	r3, [r3, #2]
 80013b2:	fa0f fc83 	sxth.w	ip, r3
 80013b6:	2302      	movs	r3, #2
 80013b8:	9305      	str	r3, [sp, #20]
 80013ba:	466d      	mov	r5, sp
 80013bc:	f107 0410 	add.w	r4, r7, #16
 80013c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013c4:	6823      	ldr	r3, [r4, #0]
 80013c6:	602b      	str	r3, [r5, #0]
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	cb0c      	ldmia	r3, {r2, r3}
 80013ce:	4661      	mov	r1, ip
 80013d0:	4630      	mov	r0, r6
 80013d2:	f001 f9ed 	bl	80027b0 <UartTransmit>
}
 80013d6:	bf00      	nop
 80013d8:	372c      	adds	r7, #44	; 0x2c
 80013da:	46bd      	mov	sp, r7
 80013dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013de:	bf00      	nop
 80013e0:	2000042c 	.word	0x2000042c
 80013e4:	200003a8 	.word	0x200003a8
 80013e8:	20000354 	.word	0x20000354
 80013ec:	20000330 	.word	0x20000330
 80013f0:	200004ac 	.word	0x200004ac
 80013f4:	200002e0 	.word	0x200002e0
 80013f8:	477de800 	.word	0x477de800

080013fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
	...

0800140c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <HAL_MspInit+0x4c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141a:	4a0f      	ldr	r2, [pc, #60]	; (8001458 <HAL_MspInit+0x4c>)
 800141c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001420:	6453      	str	r3, [r2, #68]	; 0x44
 8001422:	4b0d      	ldr	r3, [pc, #52]	; (8001458 <HAL_MspInit+0x4c>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	4b09      	ldr	r3, [pc, #36]	; (8001458 <HAL_MspInit+0x4c>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	4a08      	ldr	r2, [pc, #32]	; (8001458 <HAL_MspInit+0x4c>)
 8001438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143c:	6413      	str	r3, [r2, #64]	; 0x40
 800143e:	4b06      	ldr	r3, [pc, #24]	; (8001458 <HAL_MspInit+0x4c>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800

0800145c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr

0800146a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146e:	e7fe      	b.n	800146e <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <MemManage_Handler+0x4>

08001476 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <BusFault_Handler+0x4>

0800147c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <UsageFault_Handler+0x4>

08001482 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr

0800149e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014a2:	bf00      	nop
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr

080014ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014b0:	f001 fa04 	bl	80028bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014b4:	bf00      	nop
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80014bc:	4802      	ldr	r0, [pc, #8]	; (80014c8 <DMA1_Stream0_IRQHandler+0x10>)
 80014be:	f001 fc79 	bl	8002db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20000278 	.word	0x20000278

080014cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80014d0:	4802      	ldr	r0, [pc, #8]	; (80014dc <DMA1_Stream5_IRQHandler+0x10>)
 80014d2:	f001 fc6f 	bl	8002db4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	2000052c 	.word	0x2000052c

080014e0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80014e4:	4803      	ldr	r0, [pc, #12]	; (80014f4 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80014e6:	f003 fe18 	bl	800511a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80014ea:	4803      	ldr	r0, [pc, #12]	; (80014f8 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80014ec:	f003 fe15 	bl	800511a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	2000046c 	.word	0x2000046c
 80014f8:	200004ac 	.word	0x200004ac

080014fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001500:	4802      	ldr	r0, [pc, #8]	; (800150c <USART2_IRQHandler+0x10>)
 8001502:	f004 fdbf 	bl	8006084 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	2000058c 	.word	0x2000058c

08001510 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001514:	4802      	ldr	r0, [pc, #8]	; (8001520 <TIM5_IRQHandler+0x10>)
 8001516:	f003 fe00 	bl	800511a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800151a:	bf00      	nop
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	2000042c 	.word	0x2000042c

08001524 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b086      	sub	sp, #24
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800152c:	4a14      	ldr	r2, [pc, #80]	; (8001580 <_sbrk+0x5c>)
 800152e:	4b15      	ldr	r3, [pc, #84]	; (8001584 <_sbrk+0x60>)
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <_sbrk+0x64>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d102      	bne.n	8001546 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <_sbrk+0x64>)
 8001542:	4a12      	ldr	r2, [pc, #72]	; (800158c <_sbrk+0x68>)
 8001544:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001546:	4b10      	ldr	r3, [pc, #64]	; (8001588 <_sbrk+0x64>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4413      	add	r3, r2
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	429a      	cmp	r2, r3
 8001552:	d207      	bcs.n	8001564 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001554:	f005 fc48 	bl	8006de8 <__errno>
 8001558:	4602      	mov	r2, r0
 800155a:	230c      	movs	r3, #12
 800155c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800155e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001562:	e009      	b.n	8001578 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001564:	4b08      	ldr	r3, [pc, #32]	; (8001588 <_sbrk+0x64>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156a:	4b07      	ldr	r3, [pc, #28]	; (8001588 <_sbrk+0x64>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <_sbrk+0x64>)
 8001574:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001576:	68fb      	ldr	r3, [r7, #12]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3718      	adds	r7, #24
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20020000 	.word	0x20020000
 8001584:	00000400 	.word	0x00000400
 8001588:	20000218 	.word	0x20000218
 800158c:	200005d8 	.word	0x200005d8

08001590 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001594:	4b08      	ldr	r3, [pc, #32]	; (80015b8 <SystemInit+0x28>)
 8001596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800159a:	4a07      	ldr	r2, [pc, #28]	; (80015b8 <SystemInit+0x28>)
 800159c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015a4:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <SystemInit+0x28>)
 80015a6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015aa:	609a      	str	r2, [r3, #8]
#endif
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b096      	sub	sp, #88	; 0x58
 80015c0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
 80015e8:	611a      	str	r2, [r3, #16]
 80015ea:	615a      	str	r2, [r3, #20]
 80015ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	2220      	movs	r2, #32
 80015f2:	2100      	movs	r1, #0
 80015f4:	4618      	mov	r0, r3
 80015f6:	f005 fc21 	bl	8006e3c <memset>

  htim1.Instance = TIM1;
 80015fa:	4b44      	ldr	r3, [pc, #272]	; (800170c <MX_TIM1_Init+0x150>)
 80015fc:	4a44      	ldr	r2, [pc, #272]	; (8001710 <MX_TIM1_Init+0x154>)
 80015fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 14;
 8001600:	4b42      	ldr	r3, [pc, #264]	; (800170c <MX_TIM1_Init+0x150>)
 8001602:	220e      	movs	r2, #14
 8001604:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001606:	4b41      	ldr	r3, [pc, #260]	; (800170c <MX_TIM1_Init+0x150>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 299;
 800160c:	4b3f      	ldr	r3, [pc, #252]	; (800170c <MX_TIM1_Init+0x150>)
 800160e:	f240 122b 	movw	r2, #299	; 0x12b
 8001612:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001614:	4b3d      	ldr	r3, [pc, #244]	; (800170c <MX_TIM1_Init+0x150>)
 8001616:	2200      	movs	r2, #0
 8001618:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800161a:	4b3c      	ldr	r3, [pc, #240]	; (800170c <MX_TIM1_Init+0x150>)
 800161c:	2200      	movs	r2, #0
 800161e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001620:	4b3a      	ldr	r3, [pc, #232]	; (800170c <MX_TIM1_Init+0x150>)
 8001622:	2200      	movs	r2, #0
 8001624:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001626:	4839      	ldr	r0, [pc, #228]	; (800170c <MX_TIM1_Init+0x150>)
 8001628:	f003 fbf8 	bl	8004e1c <HAL_TIM_Base_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001632:	f7ff fee3 	bl	80013fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001636:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800163a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800163c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001640:	4619      	mov	r1, r3
 8001642:	4832      	ldr	r0, [pc, #200]	; (800170c <MX_TIM1_Init+0x150>)
 8001644:	f003 ff38 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800164e:	f7ff fed5 	bl	80013fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001652:	482e      	ldr	r0, [pc, #184]	; (800170c <MX_TIM1_Init+0x150>)
 8001654:	f003 fc31 	bl	8004eba <HAL_TIM_PWM_Init>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800165e:	f7ff fecd 	bl	80013fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001662:	2300      	movs	r3, #0
 8001664:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001666:	2300      	movs	r3, #0
 8001668:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800166a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800166e:	4619      	mov	r1, r3
 8001670:	4826      	ldr	r0, [pc, #152]	; (800170c <MX_TIM1_Init+0x150>)
 8001672:	f004 facd 	bl	8005c10 <HAL_TIMEx_MasterConfigSynchronization>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800167c:	f7ff febe 	bl	80013fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001680:	2360      	movs	r3, #96	; 0x60
 8001682:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001688:	2300      	movs	r3, #0
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800168c:	2300      	movs	r3, #0
 800168e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001694:	2300      	movs	r3, #0
 8001696:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001698:	2300      	movs	r3, #0
 800169a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800169c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a0:	2200      	movs	r2, #0
 80016a2:	4619      	mov	r1, r3
 80016a4:	4819      	ldr	r0, [pc, #100]	; (800170c <MX_TIM1_Init+0x150>)
 80016a6:	f003 fe41 	bl	800532c <HAL_TIM_PWM_ConfigChannel>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80016b0:	f7ff fea4 	bl	80013fc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80016b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b8:	2204      	movs	r2, #4
 80016ba:	4619      	mov	r1, r3
 80016bc:	4813      	ldr	r0, [pc, #76]	; (800170c <MX_TIM1_Init+0x150>)
 80016be:	f003 fe35 	bl	800532c <HAL_TIM_PWM_ConfigChannel>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80016c8:	f7ff fe98 	bl	80013fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016d4:	2300      	movs	r3, #0
 80016d6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016e4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	4619      	mov	r1, r3
 80016ee:	4807      	ldr	r0, [pc, #28]	; (800170c <MX_TIM1_Init+0x150>)
 80016f0:	f004 fafc 	bl	8005cec <HAL_TIMEx_ConfigBreakDeadTime>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80016fa:	f7ff fe7f 	bl	80013fc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80016fe:	4803      	ldr	r0, [pc, #12]	; (800170c <MX_TIM1_Init+0x150>)
 8001700:	f000 fa36 	bl	8001b70 <HAL_TIM_MspPostInit>

}
 8001704:	bf00      	nop
 8001706:	3758      	adds	r7, #88	; 0x58
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	2000046c 	.word	0x2000046c
 8001710:	40010000 	.word	0x40010000

08001714 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08c      	sub	sp, #48	; 0x30
 8001718:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800171a:	f107 030c 	add.w	r3, r7, #12
 800171e:	2224      	movs	r2, #36	; 0x24
 8001720:	2100      	movs	r1, #0
 8001722:	4618      	mov	r0, r3
 8001724:	f005 fb8a 	bl	8006e3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001728:	1d3b      	adds	r3, r7, #4
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8001730:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <MX_TIM2_Init+0xa4>)
 8001732:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001736:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001738:	4b1f      	ldr	r3, [pc, #124]	; (80017b8 <MX_TIM2_Init+0xa4>)
 800173a:	2200      	movs	r2, #0
 800173c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800173e:	4b1e      	ldr	r3, [pc, #120]	; (80017b8 <MX_TIM2_Init+0xa4>)
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8001744:	4b1c      	ldr	r3, [pc, #112]	; (80017b8 <MX_TIM2_Init+0xa4>)
 8001746:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800174a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800174c:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <MX_TIM2_Init+0xa4>)
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001752:	4b19      	ldr	r3, [pc, #100]	; (80017b8 <MX_TIM2_Init+0xa4>)
 8001754:	2200      	movs	r2, #0
 8001756:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001758:	2303      	movs	r3, #3
 800175a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800175c:	2300      	movs	r3, #0
 800175e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001760:	2301      	movs	r3, #1
 8001762:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001770:	2301      	movs	r3, #1
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001774:	2300      	movs	r3, #0
 8001776:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800177c:	f107 030c 	add.w	r3, r7, #12
 8001780:	4619      	mov	r1, r3
 8001782:	480d      	ldr	r0, [pc, #52]	; (80017b8 <MX_TIM2_Init+0xa4>)
 8001784:	f003 fc00 	bl	8004f88 <HAL_TIM_Encoder_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800178e:	f7ff fe35 	bl	80013fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001796:	2300      	movs	r3, #0
 8001798:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	4619      	mov	r1, r3
 800179e:	4806      	ldr	r0, [pc, #24]	; (80017b8 <MX_TIM2_Init+0xa4>)
 80017a0:	f004 fa36 	bl	8005c10 <HAL_TIMEx_MasterConfigSynchronization>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80017aa:	f7ff fe27 	bl	80013fc <Error_Handler>
  }

}
 80017ae:	bf00      	nop
 80017b0:	3730      	adds	r7, #48	; 0x30
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200004ec 	.word	0x200004ec

080017bc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b08c      	sub	sp, #48	; 0x30
 80017c0:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80017c2:	f107 030c 	add.w	r3, r7, #12
 80017c6:	2224      	movs	r2, #36	; 0x24
 80017c8:	2100      	movs	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f005 fb36 	bl	8006e3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017d0:	1d3b      	adds	r3, r7, #4
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 80017d8:	4b20      	ldr	r3, [pc, #128]	; (800185c <MX_TIM4_Init+0xa0>)
 80017da:	4a21      	ldr	r2, [pc, #132]	; (8001860 <MX_TIM4_Init+0xa4>)
 80017dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80017de:	4b1f      	ldr	r3, [pc, #124]	; (800185c <MX_TIM4_Init+0xa0>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e4:	4b1d      	ldr	r3, [pc, #116]	; (800185c <MX_TIM4_Init+0xa0>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000;
 80017ea:	4b1c      	ldr	r3, [pc, #112]	; (800185c <MX_TIM4_Init+0xa0>)
 80017ec:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80017f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f2:	4b1a      	ldr	r3, [pc, #104]	; (800185c <MX_TIM4_Init+0xa0>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f8:	4b18      	ldr	r3, [pc, #96]	; (800185c <MX_TIM4_Init+0xa0>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017fe:	2303      	movs	r3, #3
 8001800:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001802:	2300      	movs	r3, #0
 8001804:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001806:	2301      	movs	r3, #1
 8001808:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800180a:	2300      	movs	r3, #0
 800180c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001812:	2300      	movs	r3, #0
 8001814:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001816:	2301      	movs	r3, #1
 8001818:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800181a:	2300      	movs	r3, #0
 800181c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800181e:	2300      	movs	r3, #0
 8001820:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001822:	f107 030c 	add.w	r3, r7, #12
 8001826:	4619      	mov	r1, r3
 8001828:	480c      	ldr	r0, [pc, #48]	; (800185c <MX_TIM4_Init+0xa0>)
 800182a:	f003 fbad 	bl	8004f88 <HAL_TIM_Encoder_Init>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001834:	f7ff fde2 	bl	80013fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001838:	2300      	movs	r3, #0
 800183a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001840:	1d3b      	adds	r3, r7, #4
 8001842:	4619      	mov	r1, r3
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <MX_TIM4_Init+0xa0>)
 8001846:	f004 f9e3 	bl	8005c10 <HAL_TIMEx_MasterConfigSynchronization>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001850:	f7ff fdd4 	bl	80013fc <Error_Handler>
  }

}
 8001854:	bf00      	nop
 8001856:	3730      	adds	r7, #48	; 0x30
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	200003ec 	.word	0x200003ec
 8001860:	40000800 	.word	0x40000800

08001864 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186a:	f107 0308 	add.w	r3, r7, #8
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001878:	463b      	mov	r3, r7
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8001880:	4b1d      	ldr	r3, [pc, #116]	; (80018f8 <MX_TIM5_Init+0x94>)
 8001882:	4a1e      	ldr	r2, [pc, #120]	; (80018fc <MX_TIM5_Init+0x98>)
 8001884:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 8400;
 8001886:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <MX_TIM5_Init+0x94>)
 8001888:	f242 02d0 	movw	r2, #8400	; 0x20d0
 800188c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800188e:	4b1a      	ldr	r3, [pc, #104]	; (80018f8 <MX_TIM5_Init+0x94>)
 8001890:	2200      	movs	r2, #0
 8001892:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 49;
 8001894:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <MX_TIM5_Init+0x94>)
 8001896:	2231      	movs	r2, #49	; 0x31
 8001898:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800189a:	4b17      	ldr	r3, [pc, #92]	; (80018f8 <MX_TIM5_Init+0x94>)
 800189c:	2200      	movs	r2, #0
 800189e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018a0:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MX_TIM5_Init+0x94>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80018a6:	4814      	ldr	r0, [pc, #80]	; (80018f8 <MX_TIM5_Init+0x94>)
 80018a8:	f003 fab8 	bl	8004e1c <HAL_TIM_Base_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80018b2:	f7ff fda3 	bl	80013fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80018bc:	f107 0308 	add.w	r3, r7, #8
 80018c0:	4619      	mov	r1, r3
 80018c2:	480d      	ldr	r0, [pc, #52]	; (80018f8 <MX_TIM5_Init+0x94>)
 80018c4:	f003 fdf8 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80018ce:	f7ff fd95 	bl	80013fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018d2:	2300      	movs	r3, #0
 80018d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80018da:	463b      	mov	r3, r7
 80018dc:	4619      	mov	r1, r3
 80018de:	4806      	ldr	r0, [pc, #24]	; (80018f8 <MX_TIM5_Init+0x94>)
 80018e0:	f004 f996 	bl	8005c10 <HAL_TIMEx_MasterConfigSynchronization>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80018ea:	f7ff fd87 	bl	80013fc <Error_Handler>
  }

}
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000042c 	.word	0x2000042c
 80018fc:	40000c00 	.word	0x40000c00

08001900 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001906:	463b      	mov	r3, r7
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 8001912:	4b16      	ldr	r3, [pc, #88]	; (800196c <MX_TIM9_Init+0x6c>)
 8001914:	4a16      	ldr	r2, [pc, #88]	; (8001970 <MX_TIM9_Init+0x70>)
 8001916:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 8400;
 8001918:	4b14      	ldr	r3, [pc, #80]	; (800196c <MX_TIM9_Init+0x6c>)
 800191a:	f242 02d0 	movw	r2, #8400	; 0x20d0
 800191e:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001920:	4b12      	ldr	r3, [pc, #72]	; (800196c <MX_TIM9_Init+0x6c>)
 8001922:	2200      	movs	r2, #0
 8001924:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 999;
 8001926:	4b11      	ldr	r3, [pc, #68]	; (800196c <MX_TIM9_Init+0x6c>)
 8001928:	f240 32e7 	movw	r2, #999	; 0x3e7
 800192c:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800192e:	4b0f      	ldr	r3, [pc, #60]	; (800196c <MX_TIM9_Init+0x6c>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001934:	4b0d      	ldr	r3, [pc, #52]	; (800196c <MX_TIM9_Init+0x6c>)
 8001936:	2200      	movs	r2, #0
 8001938:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 800193a:	480c      	ldr	r0, [pc, #48]	; (800196c <MX_TIM9_Init+0x6c>)
 800193c:	f003 fa6e 	bl	8004e1c <HAL_TIM_Base_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001946:	f7ff fd59 	bl	80013fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800194a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800194e:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001950:	463b      	mov	r3, r7
 8001952:	4619      	mov	r1, r3
 8001954:	4805      	ldr	r0, [pc, #20]	; (800196c <MX_TIM9_Init+0x6c>)
 8001956:	f003 fdaf 	bl	80054b8 <HAL_TIM_ConfigClockSource>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001960:	f7ff fd4c 	bl	80013fc <Error_Handler>
  }

}
 8001964:	bf00      	nop
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	200004ac 	.word	0x200004ac
 8001970:	40014000 	.word	0x40014000

08001974 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a2a      	ldr	r2, [pc, #168]	; (8001a2c <HAL_TIM_Base_MspInit+0xb8>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d116      	bne.n	80019b4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	4b29      	ldr	r3, [pc, #164]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198e:	4a28      	ldr	r2, [pc, #160]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6453      	str	r3, [r2, #68]	; 0x44
 8001996:	4b26      	ldr	r3, [pc, #152]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	617b      	str	r3, [r7, #20]
 80019a0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	2100      	movs	r1, #0
 80019a6:	2018      	movs	r0, #24
 80019a8:	f001 f8a5 	bl	8002af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80019ac:	2018      	movs	r0, #24
 80019ae:	f001 f8be 	bl	8002b2e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80019b2:	e036      	b.n	8001a22 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM5)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a1e      	ldr	r2, [pc, #120]	; (8001a34 <HAL_TIM_Base_MspInit+0xc0>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d116      	bne.n	80019ec <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
 80019c2:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	4a1a      	ldr	r2, [pc, #104]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 80019c8:	f043 0308 	orr.w	r3, r3, #8
 80019cc:	6413      	str	r3, [r2, #64]	; 0x40
 80019ce:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	f003 0308 	and.w	r3, r3, #8
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80019da:	2200      	movs	r2, #0
 80019dc:	2100      	movs	r1, #0
 80019de:	2032      	movs	r0, #50	; 0x32
 80019e0:	f001 f889 	bl	8002af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80019e4:	2032      	movs	r0, #50	; 0x32
 80019e6:	f001 f8a2 	bl	8002b2e <HAL_NVIC_EnableIRQ>
}
 80019ea:	e01a      	b.n	8001a22 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM9)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a11      	ldr	r2, [pc, #68]	; (8001a38 <HAL_TIM_Base_MspInit+0xc4>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d115      	bne.n	8001a22 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
 80019fa:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fe:	4a0c      	ldr	r2, [pc, #48]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 8001a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a04:	6453      	str	r3, [r2, #68]	; 0x44
 8001a06:	4b0a      	ldr	r3, [pc, #40]	; (8001a30 <HAL_TIM_Base_MspInit+0xbc>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2100      	movs	r1, #0
 8001a16:	2018      	movs	r0, #24
 8001a18:	f001 f86d 	bl	8002af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001a1c:	2018      	movs	r0, #24
 8001a1e:	f001 f886 	bl	8002b2e <HAL_NVIC_EnableIRQ>
}
 8001a22:	bf00      	nop
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40010000 	.word	0x40010000
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40000c00 	.word	0x40000c00
 8001a38:	40014000 	.word	0x40014000

08001a3c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08c      	sub	sp, #48	; 0x30
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 031c 	add.w	r3, r7, #28
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a5c:	d14a      	bne.n	8001af4 <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61bb      	str	r3, [r7, #24]
 8001a62:	4b3f      	ldr	r3, [pc, #252]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	4a3e      	ldr	r2, [pc, #248]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a6e:	4b3c      	ldr	r3, [pc, #240]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	61bb      	str	r3, [r7, #24]
 8001a78:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	4b38      	ldr	r3, [pc, #224]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a37      	ldr	r2, [pc, #220]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b35      	ldr	r3, [pc, #212]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
 8001a9a:	4b31      	ldr	r3, [pc, #196]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	4a30      	ldr	r2, [pc, #192]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001aa0:	f043 0302 	orr.w	r3, r3, #2
 8001aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa6:	4b2e      	ldr	r3, [pc, #184]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_R1_Pin;
 8001ab2:	2320      	movs	r3, #32
 8001ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER_R1_GPIO_Port, &GPIO_InitStruct);
 8001ac6:	f107 031c 	add.w	r3, r7, #28
 8001aca:	4619      	mov	r1, r3
 8001acc:	4825      	ldr	r0, [pc, #148]	; (8001b64 <HAL_TIM_Encoder_MspInit+0x128>)
 8001ace:	f001 fbd9 	bl	8003284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_R2_Pin;
 8001ad2:	2308      	movs	r3, #8
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ENCODER_R2_GPIO_Port, &GPIO_InitStruct);
 8001ae6:	f107 031c 	add.w	r3, r7, #28
 8001aea:	4619      	mov	r1, r3
 8001aec:	481e      	ldr	r0, [pc, #120]	; (8001b68 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001aee:	f001 fbc9 	bl	8003284 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001af2:	e030      	b.n	8001b56 <HAL_TIM_Encoder_MspInit+0x11a>
  else if(tim_encoderHandle->Instance==TIM4)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a1c      	ldr	r2, [pc, #112]	; (8001b6c <HAL_TIM_Encoder_MspInit+0x130>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d12b      	bne.n	8001b56 <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	4a16      	ldr	r2, [pc, #88]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001b08:	f043 0304 	orr.w	r3, r3, #4
 8001b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0e:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	f003 0304 	and.w	r3, r3, #4
 8001b16:	60fb      	str	r3, [r7, #12]
 8001b18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	4b10      	ldr	r3, [pc, #64]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a0f      	ldr	r2, [pc, #60]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001b24:	f043 0302 	orr.w	r3, r3, #2
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	; (8001b60 <HAL_TIM_Encoder_MspInit+0x124>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0302 	and.w	r3, r3, #2
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_L2_Pin|ENCODER_L1_Pin;
 8001b36:	23c0      	movs	r3, #192	; 0xc0
 8001b38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b42:	2300      	movs	r3, #0
 8001b44:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001b46:	2302      	movs	r3, #2
 8001b48:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	; (8001b68 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001b52:	f001 fb97 	bl	8003284 <HAL_GPIO_Init>
}
 8001b56:	bf00      	nop
 8001b58:	3730      	adds	r7, #48	; 0x30
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020000 	.word	0x40020000
 8001b68:	40020400 	.word	0x40020400
 8001b6c:	40000800 	.word	0x40000800

08001b70 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b088      	sub	sp, #32
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a12      	ldr	r2, [pc, #72]	; (8001bd8 <HAL_TIM_MspPostInit+0x68>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d11e      	bne.n	8001bd0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <HAL_TIM_MspPostInit+0x6c>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a10      	ldr	r2, [pc, #64]	; (8001bdc <HAL_TIM_MspPostInit+0x6c>)
 8001b9c:	f043 0310 	orr.w	r3, r3, #16
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	; (8001bdc <HAL_TIM_MspPostInit+0x6c>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = EN_L_Pin|EN_R_Pin;
 8001bae:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001bb2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001bc4:	f107 030c 	add.w	r3, r7, #12
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4805      	ldr	r0, [pc, #20]	; (8001be0 <HAL_TIM_MspPostInit+0x70>)
 8001bcc:	f001 fb5a 	bl	8003284 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001bd0:	bf00      	nop
 8001bd2:	3720      	adds	r7, #32
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40010000 	.word	0x40010000
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40021000 	.word	0x40021000

08001be4 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001be8:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001bea:	4a12      	ldr	r2, [pc, #72]	; (8001c34 <MX_USART2_UART_Init+0x50>)
 8001bec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bee:	4b10      	ldr	r3, [pc, #64]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001bf0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bf4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bf6:	4b0e      	ldr	r3, [pc, #56]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bfc:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c08:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001c0a:	220c      	movs	r2, #12
 8001c0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c0e:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c14:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c1a:	4805      	ldr	r0, [pc, #20]	; (8001c30 <MX_USART2_UART_Init+0x4c>)
 8001c1c:	f004 f8cc 	bl	8005db8 <HAL_UART_Init>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c26:	f7ff fbe9 	bl	80013fc <Error_Handler>
  }

}
 8001c2a:	bf00      	nop
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	2000058c 	.word	0x2000058c
 8001c34:	40004400 	.word	0x40004400

08001c38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08a      	sub	sp, #40	; 0x28
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	605a      	str	r2, [r3, #4]
 8001c4a:	609a      	str	r2, [r3, #8]
 8001c4c:	60da      	str	r2, [r3, #12]
 8001c4e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a34      	ldr	r2, [pc, #208]	; (8001d28 <HAL_UART_MspInit+0xf0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d162      	bne.n	8001d20 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]
 8001c5e:	4b33      	ldr	r3, [pc, #204]	; (8001d2c <HAL_UART_MspInit+0xf4>)
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	4a32      	ldr	r2, [pc, #200]	; (8001d2c <HAL_UART_MspInit+0xf4>)
 8001c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c68:	6413      	str	r3, [r2, #64]	; 0x40
 8001c6a:	4b30      	ldr	r3, [pc, #192]	; (8001d2c <HAL_UART_MspInit+0xf4>)
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	4b2c      	ldr	r3, [pc, #176]	; (8001d2c <HAL_UART_MspInit+0xf4>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a2b      	ldr	r2, [pc, #172]	; (8001d2c <HAL_UART_MspInit+0xf4>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b29      	ldr	r3, [pc, #164]	; (8001d2c <HAL_UART_MspInit+0xf4>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c92:	230c      	movs	r3, #12
 8001c94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ca2:	2307      	movs	r3, #7
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca6:	f107 0314 	add.w	r3, r7, #20
 8001caa:	4619      	mov	r1, r3
 8001cac:	4820      	ldr	r0, [pc, #128]	; (8001d30 <HAL_UART_MspInit+0xf8>)
 8001cae:	f001 fae9 	bl	8003284 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001cb2:	4b20      	ldr	r3, [pc, #128]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cb4:	4a20      	ldr	r2, [pc, #128]	; (8001d38 <HAL_UART_MspInit+0x100>)
 8001cb6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001cbe:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cc0:	4b1c      	ldr	r3, [pc, #112]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cc6:	4b1b      	ldr	r3, [pc, #108]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ccc:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cd2:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cd4:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001cda:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001ce0:	4b14      	ldr	r3, [pc, #80]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001ce2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ce6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ce8:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cee:	4b11      	ldr	r3, [pc, #68]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001cf4:	480f      	ldr	r0, [pc, #60]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001cf6:	f000 ff35 	bl	8002b64 <HAL_DMA_Init>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001d00:	f7ff fb7c 	bl	80013fc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	4a0b      	ldr	r2, [pc, #44]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001d08:	635a      	str	r2, [r3, #52]	; 0x34
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <HAL_UART_MspInit+0xfc>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2100      	movs	r1, #0
 8001d14:	2026      	movs	r0, #38	; 0x26
 8001d16:	f000 feee 	bl	8002af6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d1a:	2026      	movs	r0, #38	; 0x26
 8001d1c:	f000 ff07 	bl	8002b2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001d20:	bf00      	nop
 8001d22:	3728      	adds	r7, #40	; 0x28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40004400 	.word	0x40004400
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020000 	.word	0x40020000
 8001d34:	2000052c 	.word	0x2000052c
 8001d38:	40026088 	.word	0x40026088

08001d3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d74 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d42:	e003      	b.n	8001d4c <LoopCopyDataInit>

08001d44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d44:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d4a:	3104      	adds	r1, #4

08001d4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d4c:	480b      	ldr	r0, [pc, #44]	; (8001d7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d4e:	4b0c      	ldr	r3, [pc, #48]	; (8001d80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d54:	d3f6      	bcc.n	8001d44 <CopyDataInit>
  ldr  r2, =_sbss
 8001d56:	4a0b      	ldr	r2, [pc, #44]	; (8001d84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d58:	e002      	b.n	8001d60 <LoopFillZerobss>

08001d5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d5c:	f842 3b04 	str.w	r3, [r2], #4

08001d60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d60:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d64:	d3f9      	bcc.n	8001d5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d66:	f7ff fc13 	bl	8001590 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d6a:	f005 f843 	bl	8006df4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d6e:	f7ff fa17 	bl	80011a0 <main>
  bx  lr    
 8001d72:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d74:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d78:	080090b0 	.word	0x080090b0
  ldr  r0, =_sdata
 8001d7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d80:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8001d84:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8001d88:	200005d4 	.word	0x200005d4

08001d8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d8c:	e7fe      	b.n	8001d8c <ADC_IRQHandler>
	...

08001d90 <MPU6050_INIT>:
#include "IMU_MPU6050.h"
#include "i2c.h"
#include "gpio.h"


void MPU6050_INIT(){
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af04      	add	r7, sp, #16

		// reset mpu6050
	TxBuffer[0] = 0x80;
 8001d96:	4b51      	ldr	r3, [pc, #324]	; (8001edc <MPU6050_INIT+0x14c>)
 8001d98:	2280      	movs	r2, #128	; 0x80
 8001d9a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, TxBuffer, 1, 1000);
 8001d9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001da0:	9302      	str	r3, [sp, #8]
 8001da2:	2301      	movs	r3, #1
 8001da4:	9301      	str	r3, [sp, #4]
 8001da6:	4b4d      	ldr	r3, [pc, #308]	; (8001edc <MPU6050_INIT+0x14c>)
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	2301      	movs	r3, #1
 8001dac:	226b      	movs	r2, #107	; 0x6b
 8001dae:	21d0      	movs	r1, #208	; 0xd0
 8001db0:	484b      	ldr	r0, [pc, #300]	; (8001ee0 <MPU6050_INIT+0x150>)
 8001db2:	f001 fd55 	bl	8003860 <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001db6:	20c8      	movs	r0, #200	; 0xc8
 8001db8:	f000 fda0 	bl	80028fc <HAL_Delay>

	// tat sleep mode, tat cycle mode, temp_dis = 8MHZ
	TxBuffer[0] = 0x00;
 8001dbc:	4b47      	ldr	r3, [pc, #284]	; (8001edc <MPU6050_INIT+0x14c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, 1, TxBuffer, 1, 1000);
 8001dc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dc6:	9302      	str	r3, [sp, #8]
 8001dc8:	2301      	movs	r3, #1
 8001dca:	9301      	str	r3, [sp, #4]
 8001dcc:	4b43      	ldr	r3, [pc, #268]	; (8001edc <MPU6050_INIT+0x14c>)
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	226b      	movs	r2, #107	; 0x6b
 8001dd4:	21d0      	movs	r1, #208	; 0xd0
 8001dd6:	4842      	ldr	r0, [pc, #264]	; (8001ee0 <MPU6050_INIT+0x150>)
 8001dd8:	f001 fd42 	bl	8003860 <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001ddc:	20c8      	movs	r0, #200	; 0xc8
 8001dde:	f000 fd8d 	bl	80028fc <HAL_Delay>

	// disabled DLPF
	TxBuffer[0] = 0x06;
 8001de2:	4b3e      	ldr	r3, [pc, #248]	; (8001edc <MPU6050_INIT+0x14c>)
 8001de4:	2206      	movs	r2, #6
 8001de6:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_CONFIG, 1, TxBuffer, 1, 1000);
 8001de8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dec:	9302      	str	r3, [sp, #8]
 8001dee:	2301      	movs	r3, #1
 8001df0:	9301      	str	r3, [sp, #4]
 8001df2:	4b3a      	ldr	r3, [pc, #232]	; (8001edc <MPU6050_INIT+0x14c>)
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	2301      	movs	r3, #1
 8001df8:	221a      	movs	r2, #26
 8001dfa:	21d0      	movs	r1, #208	; 0xd0
 8001dfc:	4838      	ldr	r0, [pc, #224]	; (8001ee0 <MPU6050_INIT+0x150>)
 8001dfe:	f001 fd2f 	bl	8003860 <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001e02:	20c8      	movs	r0, #200	; 0xc8
 8001e04:	f000 fd7a 	bl	80028fc <HAL_Delay>

	// full scale range mode 3 +-2000do/s
	TxBuffer[0] = 0x18;
 8001e08:	4b34      	ldr	r3, [pc, #208]	; (8001edc <MPU6050_INIT+0x14c>)
 8001e0a:	2218      	movs	r2, #24
 8001e0c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, 1, TxBuffer, 1, 1000);
 8001e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e12:	9302      	str	r3, [sp, #8]
 8001e14:	2301      	movs	r3, #1
 8001e16:	9301      	str	r3, [sp, #4]
 8001e18:	4b30      	ldr	r3, [pc, #192]	; (8001edc <MPU6050_INIT+0x14c>)
 8001e1a:	9300      	str	r3, [sp, #0]
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	221b      	movs	r2, #27
 8001e20:	21d0      	movs	r1, #208	; 0xd0
 8001e22:	482f      	ldr	r0, [pc, #188]	; (8001ee0 <MPU6050_INIT+0x150>)
 8001e24:	f001 fd1c 	bl	8003860 <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001e28:	20c8      	movs	r0, #200	; 0xc8
 8001e2a:	f000 fd67 	bl	80028fc <HAL_Delay>

	// full scale range mode 1 +-8g
	TxBuffer[0] = 0x10;
 8001e2e:	4b2b      	ldr	r3, [pc, #172]	; (8001edc <MPU6050_INIT+0x14c>)
 8001e30:	2210      	movs	r2, #16
 8001e32:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, 1, TxBuffer, 1, 1000);
 8001e34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e38:	9302      	str	r3, [sp, #8]
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	9301      	str	r3, [sp, #4]
 8001e3e:	4b27      	ldr	r3, [pc, #156]	; (8001edc <MPU6050_INIT+0x14c>)
 8001e40:	9300      	str	r3, [sp, #0]
 8001e42:	2301      	movs	r3, #1
 8001e44:	221c      	movs	r2, #28
 8001e46:	21d0      	movs	r1, #208	; 0xd0
 8001e48:	4825      	ldr	r0, [pc, #148]	; (8001ee0 <MPU6050_INIT+0x150>)
 8001e4a:	f001 fd09 	bl	8003860 <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001e4e:	20c8      	movs	r0, #200	; 0xc8
 8001e50:	f000 fd54 	bl	80028fc <HAL_Delay>

	// cho phep ngat INT
	TxBuffer[0] = 0x19;
 8001e54:	4b21      	ldr	r3, [pc, #132]	; (8001edc <MPU6050_INIT+0x14c>)
 8001e56:	2219      	movs	r2, #25
 8001e58:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_INT_ENABLE, 1, TxBuffer, 1, 1000);
 8001e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e5e:	9302      	str	r3, [sp, #8]
 8001e60:	2301      	movs	r3, #1
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	4b1d      	ldr	r3, [pc, #116]	; (8001edc <MPU6050_INIT+0x14c>)
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	2301      	movs	r3, #1
 8001e6a:	2238      	movs	r2, #56	; 0x38
 8001e6c:	21d0      	movs	r1, #208	; 0xd0
 8001e6e:	481c      	ldr	r0, [pc, #112]	; (8001ee0 <MPU6050_INIT+0x150>)
 8001e70:	f001 fcf6 	bl	8003860 <HAL_I2C_Mem_Write>
	HAL_Delay(200);
 8001e74:	20c8      	movs	r0, #200	; 0xc8
 8001e76:	f000 fd41 	bl	80028fc <HAL_Delay>

	// test MPU6050
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, RxBuffer, 1, 1000);
 8001e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e7e:	9302      	str	r3, [sp, #8]
 8001e80:	2301      	movs	r3, #1
 8001e82:	9301      	str	r3, [sp, #4]
 8001e84:	4b17      	ldr	r3, [pc, #92]	; (8001ee4 <MPU6050_INIT+0x154>)
 8001e86:	9300      	str	r3, [sp, #0]
 8001e88:	2301      	movs	r3, #1
 8001e8a:	2275      	movs	r2, #117	; 0x75
 8001e8c:	21d0      	movs	r1, #208	; 0xd0
 8001e8e:	4814      	ldr	r0, [pc, #80]	; (8001ee0 <MPU6050_INIT+0x150>)
 8001e90:	f001 fde0 	bl	8003a54 <HAL_I2C_Mem_Read>
	HAL_Delay(300);
 8001e94:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001e98:	f000 fd30 	bl	80028fc <HAL_Delay>
	if (RxBuffer[0] == 0x68)
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <MPU6050_INIT+0x154>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	2b68      	cmp	r3, #104	; 0x68
 8001ea2:	d106      	bne.n	8001eb2 <MPU6050_INIT+0x122>
	{
		// neu MPU6050 hoat dong binh thuong thi den sang
		HAL_GPIO_WritePin(GPIOD, LED_GRE_Pin, GPIO_PIN_SET);
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eaa:	480f      	ldr	r0, [pc, #60]	; (8001ee8 <MPU6050_INIT+0x158>)
 8001eac:	f001 fb6c 	bl	8003588 <HAL_GPIO_WritePin>
		for(j=0;j<=11;j++){
			HAL_GPIO_TogglePin(GPIOD, LED_GRE_Pin);
			HAL_Delay(100);
		}
	}
}
 8001eb0:	e010      	b.n	8001ed4 <MPU6050_INIT+0x144>
		for(j=0;j<=11;j++){
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	71fb      	strb	r3, [r7, #7]
 8001eb6:	e00a      	b.n	8001ece <MPU6050_INIT+0x13e>
			HAL_GPIO_TogglePin(GPIOD, LED_GRE_Pin);
 8001eb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ebc:	480a      	ldr	r0, [pc, #40]	; (8001ee8 <MPU6050_INIT+0x158>)
 8001ebe:	f001 fb7c 	bl	80035ba <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 8001ec2:	2064      	movs	r0, #100	; 0x64
 8001ec4:	f000 fd1a 	bl	80028fc <HAL_Delay>
		for(j=0;j<=11;j++){
 8001ec8:	79fb      	ldrb	r3, [r7, #7]
 8001eca:	3301      	adds	r3, #1
 8001ecc:	71fb      	strb	r3, [r7, #7]
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	2b0b      	cmp	r3, #11
 8001ed2:	d9f1      	bls.n	8001eb8 <MPU6050_INIT+0x128>
}
 8001ed4:	bf00      	nop
 8001ed6:	3708      	adds	r7, #8
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	200003b4 	.word	0x200003b4
 8001ee0:	20000224 	.word	0x20000224
 8001ee4:	200003ac 	.word	0x200003ac
 8001ee8:	40020c00 	.word	0x40020c00
 8001eec:	00000000 	.word	0x00000000

08001ef0 <ReadMPU>:
	};

 * GPIO: PB9 -> IMU_SDA
 * 		 PB8 -> IMU_SCL
*/
struct data_imu ReadMPU(){
 8001ef0:	b5b0      	push	{r4, r5, r7, lr}
 8001ef2:	b092      	sub	sp, #72	; 0x48
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	struct data_imu mpu;
	int8_t i;
	int16_t DataBuffer16[7];
	int16_t gyro_x_temp, gyro_y_temp, gyro_z_temp, accel_x_temp, accel_y_temp, accel_z_temp;
	IMU_READ_DMA();
 8001ef8:	f000 f918 	bl	800212c <IMU_READ_DMA>

	for(i=0;i<7;i++)
 8001efc:	2300      	movs	r3, #0
 8001efe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001f02:	e01e      	b.n	8001f42 <ReadMPU+0x52>
	{
		DataBuffer16[i] = (int16_t)(((uint16_t)DataBuffer[2*i]<<8) | DataBuffer[2*i + 1]);
 8001f04:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4a85      	ldr	r2, [pc, #532]	; (8002120 <ReadMPU+0x230>)
 8001f0c:	5cd3      	ldrb	r3, [r2, r3]
 8001f0e:	021b      	lsls	r3, r3, #8
 8001f10:	b219      	sxth	r1, r3
 8001f12:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	3301      	adds	r3, #1
 8001f1a:	4a81      	ldr	r2, [pc, #516]	; (8002120 <ReadMPU+0x230>)
 8001f1c:	5cd3      	ldrb	r3, [r2, r3]
 8001f1e:	b21a      	sxth	r2, r3
 8001f20:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001f24:	430a      	orrs	r2, r1
 8001f26:	b212      	sxth	r2, r2
 8001f28:	005b      	lsls	r3, r3, #1
 8001f2a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001f2e:	440b      	add	r3, r1
 8001f30:	f823 2c3c 	strh.w	r2, [r3, #-60]
	for(i=0;i<7;i++)
 8001f34:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8001f42:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001f46:	2b06      	cmp	r3, #6
 8001f48:	dddc      	ble.n	8001f04 <ReadMPU+0x14>
	}

	accel_x_temp = DataBuffer16[0];
 8001f4a:	89bb      	ldrh	r3, [r7, #12]
 8001f4c:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	accel_y_temp = DataBuffer16[1];
 8001f50:	89fb      	ldrh	r3, [r7, #14]
 8001f52:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	accel_z_temp = DataBuffer16[2];
 8001f56:	8a3b      	ldrh	r3, [r7, #16]
 8001f58:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40


//	mpu.accel_x = roundf(((atan2((double)accel_y_temp,(double)accel_z_temp)+M_PI)*RA_TO_DEC*1000.0f));
	mpu.accel_x = roundf((float)((atan2((double)accel_y_temp,(double)accel_z_temp))*RA_TO_DEC));
 8001f5c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7fe fa93 	bl	800048c <__aeabi_i2d>
 8001f66:	4604      	mov	r4, r0
 8001f68:	460d      	mov	r5, r1
 8001f6a:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe fa8c 	bl	800048c <__aeabi_i2d>
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	ec43 2b11 	vmov	d1, r2, r3
 8001f7c:	ec45 4b10 	vmov	d0, r4, r5
 8001f80:	f006 fcae 	bl	80088e0 <atan2>
 8001f84:	ec51 0b10 	vmov	r0, r1, d0
 8001f88:	a363      	add	r3, pc, #396	; (adr r3, 8002118 <ReadMPU+0x228>)
 8001f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8e:	f7fe fae7 	bl	8000560 <__aeabi_dmul>
 8001f92:	4603      	mov	r3, r0
 8001f94:	460c      	mov	r4, r1
 8001f96:	4618      	mov	r0, r3
 8001f98:	4621      	mov	r1, r4
 8001f9a:	f7fe fdb9 	bl	8000b10 <__aeabi_d2f>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	ee00 3a10 	vmov	s0, r3
 8001fa4:	f006 fc76 	bl	8008894 <roundf>
 8001fa8:	eef0 7a40 	vmov.f32	s15, s0
 8001fac:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	mpu.accel_y = roundf((float)((atan2((double)accel_x_temp,(double)accel_z_temp))*RA_TO_DEC));
 8001fb0:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7fe fa69 	bl	800048c <__aeabi_i2d>
 8001fba:	4604      	mov	r4, r0
 8001fbc:	460d      	mov	r5, r1
 8001fbe:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7fe fa62 	bl	800048c <__aeabi_i2d>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	ec43 2b11 	vmov	d1, r2, r3
 8001fd0:	ec45 4b10 	vmov	d0, r4, r5
 8001fd4:	f006 fc84 	bl	80088e0 <atan2>
 8001fd8:	ec51 0b10 	vmov	r0, r1, d0
 8001fdc:	a34e      	add	r3, pc, #312	; (adr r3, 8002118 <ReadMPU+0x228>)
 8001fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe2:	f7fe fabd 	bl	8000560 <__aeabi_dmul>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	460c      	mov	r4, r1
 8001fea:	4618      	mov	r0, r3
 8001fec:	4621      	mov	r1, r4
 8001fee:	f7fe fd8f 	bl	8000b10 <__aeabi_d2f>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	ee00 3a10 	vmov	s0, r3
 8001ff8:	f006 fc4c 	bl	8008894 <roundf>
 8001ffc:	eef0 7a40 	vmov.f32	s15, s0
 8002000:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	mpu.accel_z = roundf((float)((atan2((double)accel_x_temp,(double)accel_y_temp))*RA_TO_DEC));
 8002004:	f9b7 3044 	ldrsh.w	r3, [r7, #68]	; 0x44
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe fa3f 	bl	800048c <__aeabi_i2d>
 800200e:	4604      	mov	r4, r0
 8002010:	460d      	mov	r5, r1
 8002012:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8002016:	4618      	mov	r0, r3
 8002018:	f7fe fa38 	bl	800048c <__aeabi_i2d>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	ec43 2b11 	vmov	d1, r2, r3
 8002024:	ec45 4b10 	vmov	d0, r4, r5
 8002028:	f006 fc5a 	bl	80088e0 <atan2>
 800202c:	ec51 0b10 	vmov	r0, r1, d0
 8002030:	a339      	add	r3, pc, #228	; (adr r3, 8002118 <ReadMPU+0x228>)
 8002032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002036:	f7fe fa93 	bl	8000560 <__aeabi_dmul>
 800203a:	4603      	mov	r3, r0
 800203c:	460c      	mov	r4, r1
 800203e:	4618      	mov	r0, r3
 8002040:	4621      	mov	r1, r4
 8002042:	f7fe fd65 	bl	8000b10 <__aeabi_d2f>
 8002046:	4603      	mov	r3, r0
 8002048:	ee00 3a10 	vmov	s0, r3
 800204c:	f006 fc22 	bl	8008894 <roundf>
 8002050:	eef0 7a40 	vmov.f32	s15, s0
 8002054:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
/*
	mpu.accel_x = atan((accel_y_temp)/sqrt(pow(accel_x_temp,2)+pow(accel_z_temp,2)))*RA_TO_DEC;
	mpu.accel_x = atan(gyroAngleX);
*/

	mpu.temp = (float)DataBuffer16[3];
 8002058:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800205c:	ee07 3a90 	vmov	s15, r3
 8002060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002064:	edc7 7a07 	vstr	s15, [r7, #28]

	gyro_x_temp = DataBuffer16[4];
 8002068:	8abb      	ldrh	r3, [r7, #20]
 800206a:	87fb      	strh	r3, [r7, #62]	; 0x3e
	gyro_y_temp = DataBuffer16[5];
 800206c:	8afb      	ldrh	r3, [r7, #22]
 800206e:	87bb      	strh	r3, [r7, #60]	; 0x3c
	gyro_z_temp = DataBuffer16[6];
 8002070:	8b3b      	ldrh	r3, [r7, #24]
 8002072:	877b      	strh	r3, [r7, #58]	; 0x3a

	mpu.gyro_x = roundf((float)gyro_x_temp*1000.0f/131.0F);
 8002074:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8002078:	ee07 3a90 	vmov	s15, r3
 800207c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002080:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002124 <ReadMPU+0x234>
 8002084:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002088:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002128 <ReadMPU+0x238>
 800208c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002090:	eeb0 0a66 	vmov.f32	s0, s13
 8002094:	f006 fbfe 	bl	8008894 <roundf>
 8002098:	eef0 7a40 	vmov.f32	s15, s0
 800209c:	edc7 7a08 	vstr	s15, [r7, #32]
	mpu.gyro_y = roundf((float)gyro_y_temp*1000.0f/131.0F);
 80020a0:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 80020a4:	ee07 3a90 	vmov	s15, r3
 80020a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ac:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8002124 <ReadMPU+0x234>
 80020b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020b4:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002128 <ReadMPU+0x238>
 80020b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80020bc:	eeb0 0a66 	vmov.f32	s0, s13
 80020c0:	f006 fbe8 	bl	8008894 <roundf>
 80020c4:	eef0 7a40 	vmov.f32	s15, s0
 80020c8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	mpu.gyro_z = roundf((float)gyro_z_temp*1000.0f/131.0F);
 80020cc:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 80020d0:	ee07 3a90 	vmov	s15, r3
 80020d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020d8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002124 <ReadMPU+0x234>
 80020dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020e0:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002128 <ReadMPU+0x238>
 80020e4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80020e8:	eeb0 0a66 	vmov.f32	s0, s13
 80020ec:	f006 fbd2 	bl	8008894 <roundf>
 80020f0:	eef0 7a40 	vmov.f32	s15, s0
 80020f4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	return mpu;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	461d      	mov	r5, r3
 80020fc:	f107 041c 	add.w	r4, r7, #28
 8002100:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002102:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002104:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002108:	e885 0007 	stmia.w	r5, {r0, r1, r2}

}
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	3748      	adds	r7, #72	; 0x48
 8002110:	46bd      	mov	sp, r7
 8002112:	bdb0      	pop	{r4, r5, r7, pc}
 8002114:	f3af 8000 	nop.w
 8002118:	20000000 	.word	0x20000000
 800211c:	404ca5dc 	.word	0x404ca5dc
 8002120:	20000370 	.word	0x20000370
 8002124:	447a0000 	.word	0x447a0000
 8002128:	43030000 	.word	0x43030000

0800212c <IMU_READ_DMA>:

/*
DataBuffer is output
uint8_t DataBuffer[14];
*/
void IMU_READ_DMA(){
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, DataBuffer, 14, 1);
 8002132:	2301      	movs	r3, #1
 8002134:	9302      	str	r3, [sp, #8]
 8002136:	230e      	movs	r3, #14
 8002138:	9301      	str	r3, [sp, #4]
 800213a:	4b05      	ldr	r3, [pc, #20]	; (8002150 <IMU_READ_DMA+0x24>)
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	2301      	movs	r3, #1
 8002140:	223b      	movs	r2, #59	; 0x3b
 8002142:	21d0      	movs	r1, #208	; 0xd0
 8002144:	4803      	ldr	r0, [pc, #12]	; (8002154 <IMU_READ_DMA+0x28>)
 8002146:	f001 fc85 	bl	8003a54 <HAL_I2C_Mem_Read>
//	HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, DataBuffer, 14);
//	HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, &DataBuffer[0], 14);
}
 800214a:	bf00      	nop
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000370 	.word	0x20000370
 8002154:	20000224 	.word	0x20000224

08002158 <Control_Motor>:
 *		 x1: motor right
 *		 1: tien
 *		 0: lui
 *
*/
void Control_Motor(int16_t duty_r,int16_t duty_l, uint8_t dir_motor){
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	4603      	mov	r3, r0
 8002160:	80fb      	strh	r3, [r7, #6]
 8002162:	460b      	mov	r3, r1
 8002164:	80bb      	strh	r3, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	70fb      	strb	r3, [r7, #3]

	__HAL_TIM_SET_COMPARE(&htim1, EN_R_Pin, duty_r);
 800216a:	4b25      	ldr	r3, [pc, #148]	; (8002200 <Control_Motor+0xa8>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002172:	641a      	str	r2, [r3, #64]	; 0x40
	if(dir_motor&2){
 8002174:	78fb      	ldrb	r3, [r7, #3]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00c      	beq.n	8002198 <Control_Motor+0x40>
//		tien
		HAL_GPIO_WritePin(GPIOD, RPWM_R_Pin, GPIO_PIN_RESET);
 800217e:	2200      	movs	r2, #0
 8002180:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002184:	481f      	ldr	r0, [pc, #124]	; (8002204 <Control_Motor+0xac>)
 8002186:	f001 f9ff 	bl	8003588 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, LPWM_R_Pin, GPIO_PIN_SET);
 800218a:	2201      	movs	r2, #1
 800218c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002190:	481c      	ldr	r0, [pc, #112]	; (8002204 <Control_Motor+0xac>)
 8002192:	f001 f9f9 	bl	8003588 <HAL_GPIO_WritePin>
 8002196:	e00b      	b.n	80021b0 <Control_Motor+0x58>
	}
	else{
//		lui
		HAL_GPIO_WritePin(GPIOD, RPWM_R_Pin, GPIO_PIN_SET);
 8002198:	2201      	movs	r2, #1
 800219a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800219e:	4819      	ldr	r0, [pc, #100]	; (8002204 <Control_Motor+0xac>)
 80021a0:	f001 f9f2 	bl	8003588 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, LPWM_R_Pin, GPIO_PIN_RESET);
 80021a4:	2200      	movs	r2, #0
 80021a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021aa:	4816      	ldr	r0, [pc, #88]	; (8002204 <Control_Motor+0xac>)
 80021ac:	f001 f9ec 	bl	8003588 <HAL_GPIO_WritePin>
	}

	__HAL_TIM_SET_COMPARE(&htim1, EN_L_Pin, duty_l);
 80021b0:	4b13      	ldr	r3, [pc, #76]	; (8002200 <Control_Motor+0xa8>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80021b8:	641a      	str	r2, [r3, #64]	; 0x40
	if(dir_motor&1){
 80021ba:	78fb      	ldrb	r3, [r7, #3]
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d00c      	beq.n	80021de <Control_Motor+0x86>
//		tien
		HAL_GPIO_WritePin(GPIOD, RPWM_L_Pin, GPIO_PIN_RESET);
 80021c4:	2200      	movs	r2, #0
 80021c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021ca:	480e      	ldr	r0, [pc, #56]	; (8002204 <Control_Motor+0xac>)
 80021cc:	f001 f9dc 	bl	8003588 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, LPWM_L_Pin, GPIO_PIN_SET);
 80021d0:	2201      	movs	r2, #1
 80021d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021d6:	480b      	ldr	r0, [pc, #44]	; (8002204 <Control_Motor+0xac>)
 80021d8:	f001 f9d6 	bl	8003588 <HAL_GPIO_WritePin>
	else{
//		lui
		HAL_GPIO_WritePin(GPIOD, RPWM_L_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOD, LPWM_L_Pin, GPIO_PIN_RESET);
	}
}
 80021dc:	e00b      	b.n	80021f6 <Control_Motor+0x9e>
		HAL_GPIO_WritePin(GPIOD, RPWM_L_Pin, GPIO_PIN_SET);
 80021de:	2201      	movs	r2, #1
 80021e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021e4:	4807      	ldr	r0, [pc, #28]	; (8002204 <Control_Motor+0xac>)
 80021e6:	f001 f9cf 	bl	8003588 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, LPWM_L_Pin, GPIO_PIN_RESET);
 80021ea:	2200      	movs	r2, #0
 80021ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021f0:	4804      	ldr	r0, [pc, #16]	; (8002204 <Control_Motor+0xac>)
 80021f2:	f001 f9c9 	bl	8003588 <HAL_GPIO_WritePin>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	2000046c 	.word	0x2000046c
 8002204:	40020c00 	.word	0x40020c00

08002208 <Get_Velocity>:
 * GPIO: PB7 -> ENC-L1
 * 		 PB6 -> ENC-L2
 * 		 PA3 -> ENC-R1
 * 		 PB3 -> ENC-R2
*/
volatile int16_t * Get_Velocity(){
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
//	volatile float enc[2];
	enc[0]= (TIM2->CNT)-1000;
 800220c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002212:	b29b      	uxth	r3, r3
 8002214:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8002218:	b29b      	uxth	r3, r3
 800221a:	b21a      	sxth	r2, r3
 800221c:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <Get_Velocity+0x48>)
 800221e:	801a      	strh	r2, [r3, #0]
//	if ((TIM2->CNT)>=5000) enc[1]=-1;
//	else enc[1]=1;

	enc[1]= (TIM4->CNT)-1000;
 8002220:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <Get_Velocity+0x4c>)
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	b29b      	uxth	r3, r3
 8002226:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 800222a:	b29b      	uxth	r3, r3
 800222c:	b21a      	sxth	r2, r3
 800222e:	4b08      	ldr	r3, [pc, #32]	; (8002250 <Get_Velocity+0x48>)
 8002230:	805a      	strh	r2, [r3, #2]
//	if ((TIM4->CNT)>5000) enc[3]=1;
//	else enc[3]=-1;

	TIM4->CNT=1000;
 8002232:	4b08      	ldr	r3, [pc, #32]	; (8002254 <Get_Velocity+0x4c>)
 8002234:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002238:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CNT=1000;
 800223a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800223e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002242:	625a      	str	r2, [r3, #36]	; 0x24

	return 0;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	20000354 	.word	0x20000354
 8002254:	40000800 	.word	0x40000800

08002258 <PID_Calculate>:
 * PID_in is array 2 value (target L, target R)
 * PID_current is array 2 value (velo L, velo R)
 * return *PID_out is velo of 2 motors Left and Right

*/
float * PID_Calculate(float *PID_in, int PID_dir, volatile int16_t *PID_current){
 8002258:	b480      	push	{r7}
 800225a:	b087      	sub	sp, #28
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
//	float error, PID_P, PID_I, PID_D;
//	volatile float PID_out[2];
	PID_Test[2] = *(PID_current);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	881b      	ldrh	r3, [r3, #0]
 8002268:	b21b      	sxth	r3, r3
 800226a:	ee07 3a90 	vmov	s15, r3
 800226e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002272:	4ba9      	ldr	r3, [pc, #676]	; (8002518 <PID_Calculate+0x2c0>)
 8002274:	edc3 7a02 	vstr	s15, [r3, #8]
	if (!(PID_dir&0x01)){
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	2b00      	cmp	r3, #0
 8002280:	d107      	bne.n	8002292 <PID_Calculate+0x3a>
		*(PID_in+0)=*(PID_in+0)*(-1);
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	edd3 7a00 	vldr	s15, [r3]
 8002288:	eef1 7a67 	vneg.f32	s15, s15
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	edc3 7a00 	vstr	s15, [r3]
	}
	if (!(PID_dir&0x02)){
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	f003 0302 	and.w	r3, r3, #2
 8002298:	2b00      	cmp	r3, #0
 800229a:	d109      	bne.n	80022b0 <PID_Calculate+0x58>
		*(PID_in+1)=*(PID_in+1)*(-1);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	3304      	adds	r3, #4
 80022a0:	edd3 7a00 	vldr	s15, [r3]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	3304      	adds	r3, #4
 80022a8:	eef1 7a67 	vneg.f32	s15, s15
 80022ac:	edc3 7a00 	vstr	s15, [r3]
	}

	int dir_= 0x00;
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]
	for (int i=0;i<2; i++){
 80022b4:	2300      	movs	r3, #0
 80022b6:	613b      	str	r3, [r7, #16]
 80022b8:	e11a      	b.n	80024f0 <PID_Calculate+0x298>
		*(PID_in+i)*=updateVel;
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	4413      	add	r3, r2
 80022c2:	edd3 7a00 	vldr	s15, [r3]
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	4413      	add	r3, r2
 80022ce:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800251c <PID_Calculate+0x2c4>
 80022d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022d6:	edc3 7a00 	vstr	s15, [r3]
		PID_Test[i]=*(PID_in+i);
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4413      	add	r3, r2
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	498c      	ldr	r1, [pc, #560]	; (8002518 <PID_Calculate+0x2c0>)
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	440b      	add	r3, r1
 80022ec:	601a      	str	r2, [r3, #0]
		error = *(PID_in+i)-*(PID_current+i)/**enc[i*2+1]*/;
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	4413      	add	r3, r2
 80022f6:	ed93 7a00 	vldr	s14, [r3]
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	b21b      	sxth	r3, r3
 8002306:	ee07 3a90 	vmov	s15, r3
 800230a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800230e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002312:	4b83      	ldr	r3, [pc, #524]	; (8002520 <PID_Calculate+0x2c8>)
 8002314:	edc3 7a00 	vstr	s15, [r3]
		PID_P[i] = (float)(PID_Kp[i]*(error-PID_pre_err[i]));
 8002318:	4a82      	ldr	r2, [pc, #520]	; (8002524 <PID_Calculate+0x2cc>)
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	ed93 7a00 	vldr	s14, [r3]
 8002324:	4b7e      	ldr	r3, [pc, #504]	; (8002520 <PID_Calculate+0x2c8>)
 8002326:	edd3 6a00 	vldr	s13, [r3]
 800232a:	4a7f      	ldr	r2, [pc, #508]	; (8002528 <PID_Calculate+0x2d0>)
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4413      	add	r3, r2
 8002332:	edd3 7a00 	vldr	s15, [r3]
 8002336:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800233a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800233e:	4a7b      	ldr	r2, [pc, #492]	; (800252c <PID_Calculate+0x2d4>)
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	edc3 7a00 	vstr	s15, [r3]
		PID_I[i] = (float)(0.5F*PID_Ki[i]*0.005f*(error+PID_pre_err[i]));
 800234a:	4a79      	ldr	r2, [pc, #484]	; (8002530 <PID_Calculate+0x2d8>)
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	edd3 7a00 	vldr	s15, [r3]
 8002356:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800235a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235e:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8002534 <PID_Calculate+0x2dc>
 8002362:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002366:	4a70      	ldr	r2, [pc, #448]	; (8002528 <PID_Calculate+0x2d0>)
 8002368:	693b      	ldr	r3, [r7, #16]
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	edd3 6a00 	vldr	s13, [r3]
 8002372:	4b6b      	ldr	r3, [pc, #428]	; (8002520 <PID_Calculate+0x2c8>)
 8002374:	edd3 7a00 	vldr	s15, [r3]
 8002378:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800237c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002380:	4a6d      	ldr	r2, [pc, #436]	; (8002538 <PID_Calculate+0x2e0>)
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	edc3 7a00 	vstr	s15, [r3]
		PID_D[i] = (float)(PID_Kd[i]*200.0f*(error-2.0f*PID_pre_err[i]+PID_ppre_err[i]));
 800238c:	4a6b      	ldr	r2, [pc, #428]	; (800253c <PID_Calculate+0x2e4>)
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	edd3 7a00 	vldr	s15, [r3]
 8002398:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002540 <PID_Calculate+0x2e8>
 800239c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80023a0:	4b5f      	ldr	r3, [pc, #380]	; (8002520 <PID_Calculate+0x2c8>)
 80023a2:	edd3 6a00 	vldr	s13, [r3]
 80023a6:	4a60      	ldr	r2, [pc, #384]	; (8002528 <PID_Calculate+0x2d0>)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	edd3 7a00 	vldr	s15, [r3]
 80023b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80023b6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80023ba:	4a62      	ldr	r2, [pc, #392]	; (8002544 <PID_Calculate+0x2ec>)
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4413      	add	r3, r2
 80023c2:	edd3 7a00 	vldr	s15, [r3]
 80023c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80023ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ce:	4a5e      	ldr	r2, [pc, #376]	; (8002548 <PID_Calculate+0x2f0>)
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	edc3 7a00 	vstr	s15, [r3]

		PID_out[i] = (PID_P[i] + PID_I[i] + PID_D[i]) + PID_out[i];
 80023da:	4a54      	ldr	r2, [pc, #336]	; (800252c <PID_Calculate+0x2d4>)
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	ed93 7a00 	vldr	s14, [r3]
 80023e6:	4a54      	ldr	r2, [pc, #336]	; (8002538 <PID_Calculate+0x2e0>)
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	edd3 7a00 	vldr	s15, [r3]
 80023f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023f6:	4a54      	ldr	r2, [pc, #336]	; (8002548 <PID_Calculate+0x2f0>)
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	4413      	add	r3, r2
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002406:	4a51      	ldr	r2, [pc, #324]	; (800254c <PID_Calculate+0x2f4>)
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	edd3 7a00 	vldr	s15, [r3]
 8002412:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002416:	4a4d      	ldr	r2, [pc, #308]	; (800254c <PID_Calculate+0x2f4>)
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4413      	add	r3, r2
 800241e:	edc3 7a00 	vstr	s15, [r3]

		if (PID_out[i]>PID_out_max){
 8002422:	4a4a      	ldr	r2, [pc, #296]	; (800254c <PID_Calculate+0x2f4>)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	ed93 7a00 	vldr	s14, [r3]
 800242e:	4b48      	ldr	r3, [pc, #288]	; (8002550 <PID_Calculate+0x2f8>)
 8002430:	edd3 7a00 	vldr	s15, [r3]
 8002434:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243c:	dd07      	ble.n	800244e <PID_Calculate+0x1f6>
			PID_out[i]=PID_out_max;
 800243e:	4b44      	ldr	r3, [pc, #272]	; (8002550 <PID_Calculate+0x2f8>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	4942      	ldr	r1, [pc, #264]	; (800254c <PID_Calculate+0x2f4>)
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	440b      	add	r3, r1
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e014      	b.n	8002478 <PID_Calculate+0x220>
		}
		else if (PID_out[i]<PID_out_min){
 800244e:	4a3f      	ldr	r2, [pc, #252]	; (800254c <PID_Calculate+0x2f4>)
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4413      	add	r3, r2
 8002456:	ed93 7a00 	vldr	s14, [r3]
 800245a:	4b3e      	ldr	r3, [pc, #248]	; (8002554 <PID_Calculate+0x2fc>)
 800245c:	edd3 7a00 	vldr	s15, [r3]
 8002460:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002468:	d506      	bpl.n	8002478 <PID_Calculate+0x220>
			PID_out[i]=PID_out_min;
 800246a:	4b3a      	ldr	r3, [pc, #232]	; (8002554 <PID_Calculate+0x2fc>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	4937      	ldr	r1, [pc, #220]	; (800254c <PID_Calculate+0x2f4>)
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	601a      	str	r2, [r3, #0]
		}

		if (PID_out[i]>=0){
 8002478:	4a34      	ldr	r2, [pc, #208]	; (800254c <PID_Calculate+0x2f4>)
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	4413      	add	r3, r2
 8002480:	edd3 7a00 	vldr	s15, [r3]
 8002484:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248c:	db04      	blt.n	8002498 <PID_Calculate+0x240>
			dir_=dir_|(i+1);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	3301      	adds	r3, #1
 8002492:	697a      	ldr	r2, [r7, #20]
 8002494:	4313      	orrs	r3, r2
 8002496:	617b      	str	r3, [r7, #20]
		}
		PID_out[i]=fabs(PID_out[i]);
 8002498:	4a2c      	ldr	r2, [pc, #176]	; (800254c <PID_Calculate+0x2f4>)
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	edd3 7a00 	vldr	s15, [r3]
 80024a4:	eef0 7ae7 	vabs.f32	s15, s15
 80024a8:	4a28      	ldr	r2, [pc, #160]	; (800254c <PID_Calculate+0x2f4>)
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	4413      	add	r3, r2
 80024b0:	edc3 7a00 	vstr	s15, [r3]

		PID1[i] = PID_out[i];
 80024b4:	4a25      	ldr	r2, [pc, #148]	; (800254c <PID_Calculate+0x2f4>)
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	4413      	add	r3, r2
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4926      	ldr	r1, [pc, #152]	; (8002558 <PID_Calculate+0x300>)
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	601a      	str	r2, [r3, #0]
		PID_ppre_err[i]=PID_pre_err[i];
 80024c8:	4a17      	ldr	r2, [pc, #92]	; (8002528 <PID_Calculate+0x2d0>)
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	4413      	add	r3, r2
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	491c      	ldr	r1, [pc, #112]	; (8002544 <PID_Calculate+0x2ec>)
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	601a      	str	r2, [r3, #0]
		PID_pre_err[i]=error;
 80024dc:	4b10      	ldr	r3, [pc, #64]	; (8002520 <PID_Calculate+0x2c8>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	4911      	ldr	r1, [pc, #68]	; (8002528 <PID_Calculate+0x2d0>)
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	440b      	add	r3, r1
 80024e8:	601a      	str	r2, [r3, #0]
	for (int i=0;i<2; i++){
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	3301      	adds	r3, #1
 80024ee:	613b      	str	r3, [r7, #16]
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	f77f aee1 	ble.w	80022ba <PID_Calculate+0x62>
	}
	PID_out[3]=(float)dir_;
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	ee07 3a90 	vmov	s15, r3
 80024fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002502:	4b12      	ldr	r3, [pc, #72]	; (800254c <PID_Calculate+0x2f4>)
 8002504:	edc3 7a03 	vstr	s15, [r3, #12]
	PID_out[0] = Aout;
	PID_out[1] = 0;
*/

//	PID_Test[5] += PID_out[0];
	return PID_out;
 8002508:	4b10      	ldr	r3, [pc, #64]	; (800254c <PID_Calculate+0x2f4>)
}
 800250a:	4618      	mov	r0, r3
 800250c:	371c      	adds	r7, #28
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	20000308 	.word	0x20000308
 800251c:	42898000 	.word	0x42898000
 8002520:	200003c0 	.word	0x200003c0
 8002524:	20000000 	.word	0x20000000
 8002528:	200002d8 	.word	0x200002d8
 800252c:	200003cc 	.word	0x200003cc
 8002530:	20000008 	.word	0x20000008
 8002534:	3ba3d70a 	.word	0x3ba3d70a
 8002538:	2000035c 	.word	0x2000035c
 800253c:	20000010 	.word	0x20000010
 8002540:	43480000 	.word	0x43480000
 8002544:	200003b8 	.word	0x200003b8
 8002548:	200003e4 	.word	0x200003e4
 800254c:	20000364 	.word	0x20000364
 8002550:	2000001c 	.word	0x2000001c
 8002554:	20000020 	.word	0x20000020
 8002558:	200003c4 	.word	0x200003c4

0800255c <Dec2Bytes>:
		van toc trai: 2 byte
		van toc phai: 2 byte
		chieu: 1 byte
		data: 1 byte
*/
void Dec2Bytes(int16_t encA, int16_t encB, struct data_imu ss, uint8_t motor_dir){
 800255c:	b082      	sub	sp, #8
 800255e:	b480      	push	{r7}
 8002560:	b083      	sub	sp, #12
 8002562:	af00      	add	r7, sp, #0
 8002564:	f107 0c10 	add.w	ip, r7, #16
 8002568:	e88c 000c 	stmia.w	ip, {r2, r3}
 800256c:	4603      	mov	r3, r0
 800256e:	80fb      	strh	r3, [r7, #6]
 8002570:	460b      	mov	r3, r1
 8002572:	80bb      	strh	r3, [r7, #4]
	dataTransmit[0]=(int)((((uint16_t)encA)|0x00FF)>>8); // 8 bit H
 8002574:	88fb      	ldrh	r3, [r7, #6]
 8002576:	0a1b      	lsrs	r3, r3, #8
 8002578:	b29b      	uxth	r3, r3
 800257a:	b2da      	uxtb	r2, r3
 800257c:	4b68      	ldr	r3, [pc, #416]	; (8002720 <Dec2Bytes+0x1c4>)
 800257e:	701a      	strb	r2, [r3, #0]
	dataTransmit[1]=(int)((((uint16_t)encA)|0xFF00)); 	      // 8 bit L
 8002580:	88fb      	ldrh	r3, [r7, #6]
 8002582:	b2da      	uxtb	r2, r3
 8002584:	4b66      	ldr	r3, [pc, #408]	; (8002720 <Dec2Bytes+0x1c4>)
 8002586:	705a      	strb	r2, [r3, #1]

	dataTransmit[2]=(int)((((uint16_t)encB)|0x00FF)>>8); // 8 bit H
 8002588:	88bb      	ldrh	r3, [r7, #4]
 800258a:	0a1b      	lsrs	r3, r3, #8
 800258c:	b29b      	uxth	r3, r3
 800258e:	b2da      	uxtb	r2, r3
 8002590:	4b63      	ldr	r3, [pc, #396]	; (8002720 <Dec2Bytes+0x1c4>)
 8002592:	709a      	strb	r2, [r3, #2]
	dataTransmit[3]=(int)((((uint16_t)encB)|0xFF00)); 	      // 8 bit L
 8002594:	88bb      	ldrh	r3, [r7, #4]
 8002596:	b2da      	uxtb	r2, r3
 8002598:	4b61      	ldr	r3, [pc, #388]	; (8002720 <Dec2Bytes+0x1c4>)
 800259a:	70da      	strb	r2, [r3, #3]

	dataTransmit[4]=(int)((((uint32_t)ss.accel_x)|0xFF00FFFF)>>16); // 8 bit H
 800259c:	edd7 7a08 	vldr	s15, [r7, #32]
 80025a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025a4:	ee17 3a90 	vmov	r3, s15
 80025a8:	0c1b      	lsrs	r3, r3, #16
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	4b5c      	ldr	r3, [pc, #368]	; (8002720 <Dec2Bytes+0x1c4>)
 80025ae:	711a      	strb	r2, [r3, #4]
	dataTransmit[5]=(int)((((uint32_t)ss.accel_x)|0xFFFF00FF)>>8); 	      // 8 bit M
 80025b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80025b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025b8:	ee17 3a90 	vmov	r3, s15
 80025bc:	0a1b      	lsrs	r3, r3, #8
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	4b57      	ldr	r3, [pc, #348]	; (8002720 <Dec2Bytes+0x1c4>)
 80025c2:	715a      	strb	r2, [r3, #5]
	dataTransmit[6]=(int)((((uint32_t)ss.accel_x)|0xFFFFFF00));		// 8 bit L
 80025c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80025c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025cc:	edc7 7a00 	vstr	s15, [r7]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	4b52      	ldr	r3, [pc, #328]	; (8002720 <Dec2Bytes+0x1c4>)
 80025d6:	719a      	strb	r2, [r3, #6]

	dataTransmit[7]=(int)((((uint32_t)ss.accel_y)|0xFF00FFFF)>>16); // 8 bit H
 80025d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80025dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025e0:	ee17 3a90 	vmov	r3, s15
 80025e4:	0c1b      	lsrs	r3, r3, #16
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	4b4d      	ldr	r3, [pc, #308]	; (8002720 <Dec2Bytes+0x1c4>)
 80025ea:	71da      	strb	r2, [r3, #7]
	dataTransmit[8]=(int)((((uint32_t)ss.accel_y)|0xFFFF00FF)>>8); 	      // 8 bit M
 80025ec:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80025f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025f4:	ee17 3a90 	vmov	r3, s15
 80025f8:	0a1b      	lsrs	r3, r3, #8
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	4b48      	ldr	r3, [pc, #288]	; (8002720 <Dec2Bytes+0x1c4>)
 80025fe:	721a      	strb	r2, [r3, #8]
	dataTransmit[9]=(int)((((uint32_t)ss.accel_y)|0xFFFFFF00));		// 8 bit L
 8002600:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002604:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002608:	edc7 7a00 	vstr	s15, [r7]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	b2da      	uxtb	r2, r3
 8002610:	4b43      	ldr	r3, [pc, #268]	; (8002720 <Dec2Bytes+0x1c4>)
 8002612:	725a      	strb	r2, [r3, #9]

	dataTransmit[10]=(int)((((uint32_t)ss.accel_z)|0xFF00FFFF)>>16); // 8 bit H
 8002614:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002618:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800261c:	ee17 3a90 	vmov	r3, s15
 8002620:	0c1b      	lsrs	r3, r3, #16
 8002622:	b2da      	uxtb	r2, r3
 8002624:	4b3e      	ldr	r3, [pc, #248]	; (8002720 <Dec2Bytes+0x1c4>)
 8002626:	729a      	strb	r2, [r3, #10]
	dataTransmit[11]=(int)((((uint32_t)ss.accel_z)|0xFFFF00FF)>>8); 	      // 8 bit M
 8002628:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800262c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002630:	ee17 3a90 	vmov	r3, s15
 8002634:	0a1b      	lsrs	r3, r3, #8
 8002636:	b2da      	uxtb	r2, r3
 8002638:	4b39      	ldr	r3, [pc, #228]	; (8002720 <Dec2Bytes+0x1c4>)
 800263a:	72da      	strb	r2, [r3, #11]
	dataTransmit[12]=(int)((((uint32_t)ss.accel_z)|0xFFFFFF00));		// 8 bit L
 800263c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002640:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002644:	edc7 7a00 	vstr	s15, [r7]
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	b2da      	uxtb	r2, r3
 800264c:	4b34      	ldr	r3, [pc, #208]	; (8002720 <Dec2Bytes+0x1c4>)
 800264e:	731a      	strb	r2, [r3, #12]

	dataTransmit[13]=(int)((((int32_t)ss.gyro_x)|0xFF00FFFF)>>16); // 8 bit H
 8002650:	edd7 7a05 	vldr	s15, [r7, #20]
 8002654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002658:	ee17 3a90 	vmov	r3, s15
 800265c:	0c1b      	lsrs	r3, r3, #16
 800265e:	b2da      	uxtb	r2, r3
 8002660:	4b2f      	ldr	r3, [pc, #188]	; (8002720 <Dec2Bytes+0x1c4>)
 8002662:	735a      	strb	r2, [r3, #13]
	dataTransmit[14]=(int)((((int32_t)ss.gyro_x)|0xFFFF00FF)>>8); 	      // 8 bit M
 8002664:	edd7 7a05 	vldr	s15, [r7, #20]
 8002668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800266c:	ee17 3a90 	vmov	r3, s15
 8002670:	0a1b      	lsrs	r3, r3, #8
 8002672:	b2da      	uxtb	r2, r3
 8002674:	4b2a      	ldr	r3, [pc, #168]	; (8002720 <Dec2Bytes+0x1c4>)
 8002676:	739a      	strb	r2, [r3, #14]
	dataTransmit[15]=(int)((((int32_t)ss.gyro_x)|0xFFFFFF00));		// 8 bit L
 8002678:	edd7 7a05 	vldr	s15, [r7, #20]
 800267c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002680:	edc7 7a00 	vstr	s15, [r7]
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	b2da      	uxtb	r2, r3
 8002688:	4b25      	ldr	r3, [pc, #148]	; (8002720 <Dec2Bytes+0x1c4>)
 800268a:	73da      	strb	r2, [r3, #15]

	dataTransmit[16]=(int)((((int32_t)ss.gyro_y)|0xFF00FFFF)>>16); // 8 bit H
 800268c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002690:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002694:	ee17 3a90 	vmov	r3, s15
 8002698:	0c1b      	lsrs	r3, r3, #16
 800269a:	b2da      	uxtb	r2, r3
 800269c:	4b20      	ldr	r3, [pc, #128]	; (8002720 <Dec2Bytes+0x1c4>)
 800269e:	741a      	strb	r2, [r3, #16]
	dataTransmit[17]=(int)((((int32_t)ss.gyro_y)|0xFFFF00FF)>>8); 	      // 8 bit M
 80026a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80026a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026a8:	ee17 3a90 	vmov	r3, s15
 80026ac:	0a1b      	lsrs	r3, r3, #8
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	4b1b      	ldr	r3, [pc, #108]	; (8002720 <Dec2Bytes+0x1c4>)
 80026b2:	745a      	strb	r2, [r3, #17]
	dataTransmit[18]=(int)((((int32_t)ss.gyro_y)|0xFFFFFF00));		// 8 bit L
 80026b4:	edd7 7a06 	vldr	s15, [r7, #24]
 80026b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026bc:	edc7 7a00 	vstr	s15, [r7]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	b2da      	uxtb	r2, r3
 80026c4:	4b16      	ldr	r3, [pc, #88]	; (8002720 <Dec2Bytes+0x1c4>)
 80026c6:	749a      	strb	r2, [r3, #18]

	dataTransmit[19]=(int)((((int32_t)ss.gyro_z)|0xFF00FFFF)>>16); // 8 bit H
 80026c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80026cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026d0:	ee17 3a90 	vmov	r3, s15
 80026d4:	0c1b      	lsrs	r3, r3, #16
 80026d6:	b2da      	uxtb	r2, r3
 80026d8:	4b11      	ldr	r3, [pc, #68]	; (8002720 <Dec2Bytes+0x1c4>)
 80026da:	74da      	strb	r2, [r3, #19]
	dataTransmit[20]=(int)((((int32_t)ss.gyro_z)|0xFFFF00FF)>>8); 	      // 8 bit M
 80026dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80026e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026e4:	ee17 3a90 	vmov	r3, s15
 80026e8:	0a1b      	lsrs	r3, r3, #8
 80026ea:	b2da      	uxtb	r2, r3
 80026ec:	4b0c      	ldr	r3, [pc, #48]	; (8002720 <Dec2Bytes+0x1c4>)
 80026ee:	751a      	strb	r2, [r3, #20]
	dataTransmit[21]=(int)((((int32_t)ss.gyro_z)|0xFFFFFF00));		// 8 bit L
 80026f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80026f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026f8:	edc7 7a00 	vstr	s15, [r7]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	b2da      	uxtb	r2, r3
 8002700:	4b07      	ldr	r3, [pc, #28]	; (8002720 <Dec2Bytes+0x1c4>)
 8002702:	755a      	strb	r2, [r3, #21]

	dataTransmit[22] = (int)motor_dir;
 8002704:	4a06      	ldr	r2, [pc, #24]	; (8002720 <Dec2Bytes+0x1c4>)
 8002706:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800270a:	7593      	strb	r3, [r2, #22]
	dataTransmit[23] = 0x0A; // new line (in python using 'serial.readline()' to read data)
 800270c:	4b04      	ldr	r3, [pc, #16]	; (8002720 <Dec2Bytes+0x1c4>)
 800270e:	220a      	movs	r2, #10
 8002710:	75da      	strb	r2, [r3, #23]
}
 8002712:	bf00      	nop
 8002714:	370c      	adds	r7, #12
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	b002      	add	sp, #8
 800271e:	4770      	bx	lr
 8002720:	200003d4 	.word	0x200003d4

08002724 <Byte2Dec>:
 * velo[0]: left
 * velo[1]: right
 *

*/
void Byte2Dec(){
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
	_velo[0] = (float)receivebuffer[0] + (float)(((int16_t)receivebuffer[1]<<8)|(int16_t)receivebuffer[2])/10000.0F;
 8002728:	4b1d      	ldr	r3, [pc, #116]	; (80027a0 <Byte2Dec+0x7c>)
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	ee07 3a90 	vmov	s15, r3
 8002730:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002734:	4b1a      	ldr	r3, [pc, #104]	; (80027a0 <Byte2Dec+0x7c>)
 8002736:	785b      	ldrb	r3, [r3, #1]
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	4a19      	ldr	r2, [pc, #100]	; (80027a0 <Byte2Dec+0x7c>)
 800273c:	7892      	ldrb	r2, [r2, #2]
 800273e:	4313      	orrs	r3, r2
 8002740:	ee07 3a90 	vmov	s15, r3
 8002744:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002748:	ed9f 6a16 	vldr	s12, [pc, #88]	; 80027a4 <Byte2Dec+0x80>
 800274c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002750:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002754:	4b14      	ldr	r3, [pc, #80]	; (80027a8 <Byte2Dec+0x84>)
 8002756:	edc3 7a00 	vstr	s15, [r3]
	_velo[1] = (float)receivebuffer[3] + (float)(((int16_t)receivebuffer[4]<<8)|(int16_t)receivebuffer[5])/10000.0F;
 800275a:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <Byte2Dec+0x7c>)
 800275c:	78db      	ldrb	r3, [r3, #3]
 800275e:	ee07 3a90 	vmov	s15, r3
 8002762:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002766:	4b0e      	ldr	r3, [pc, #56]	; (80027a0 <Byte2Dec+0x7c>)
 8002768:	791b      	ldrb	r3, [r3, #4]
 800276a:	021b      	lsls	r3, r3, #8
 800276c:	4a0c      	ldr	r2, [pc, #48]	; (80027a0 <Byte2Dec+0x7c>)
 800276e:	7952      	ldrb	r2, [r2, #5]
 8002770:	4313      	orrs	r3, r2
 8002772:	ee07 3a90 	vmov	s15, r3
 8002776:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800277a:	ed9f 6a0a 	vldr	s12, [pc, #40]	; 80027a4 <Byte2Dec+0x80>
 800277e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002786:	4b08      	ldr	r3, [pc, #32]	; (80027a8 <Byte2Dec+0x84>)
 8002788:	edc3 7a01 	vstr	s15, [r3, #4]
	_motor_dir = receivebuffer[6];
 800278c:	4b04      	ldr	r3, [pc, #16]	; (80027a0 <Byte2Dec+0x7c>)
 800278e:	799b      	ldrb	r3, [r3, #6]
 8002790:	461a      	mov	r2, r3
 8002792:	4b06      	ldr	r3, [pc, #24]	; (80027ac <Byte2Dec+0x88>)
 8002794:	601a      	str	r2, [r3, #0]
}
 8002796:	bf00      	nop
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	2000034c 	.word	0x2000034c
 80027a4:	461c4000 	.word	0x461c4000
 80027a8:	20000330 	.word	0x20000330
 80027ac:	200003a8 	.word	0x200003a8

080027b0 <UartTransmit>:
/*
 * Transmit from STM to RP3
 * GPIO: PA2 -> TX
 * 		 PA3 -> RX
*/
void UartTransmit(int16_t encA, int16_t encB, struct data_imu ss, uint8_t motor_dir){
 80027b0:	b082      	sub	sp, #8
 80027b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027b4:	b089      	sub	sp, #36	; 0x24
 80027b6:	af06      	add	r7, sp, #24
 80027b8:	f107 0420 	add.w	r4, r7, #32
 80027bc:	e884 000c 	stmia.w	r4, {r2, r3}
 80027c0:	4603      	mov	r3, r0
 80027c2:	80fb      	strh	r3, [r7, #6]
 80027c4:	460b      	mov	r3, r1
 80027c6:	80bb      	strh	r3, [r7, #4]

	Dec2Bytes(encA,encB, ss, motor_dir);
 80027c8:	f9b7 c004 	ldrsh.w	ip, [r7, #4]
 80027cc:	f9b7 6006 	ldrsh.w	r6, [r7, #6]
 80027d0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80027d4:	9305      	str	r3, [sp, #20]
 80027d6:	466d      	mov	r5, sp
 80027d8:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80027dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027e0:	6823      	ldr	r3, [r4, #0]
 80027e2:	602b      	str	r3, [r5, #0]
 80027e4:	f107 0320 	add.w	r3, r7, #32
 80027e8:	cb0c      	ldmia	r3, {r2, r3}
 80027ea:	4661      	mov	r1, ip
 80027ec:	4630      	mov	r0, r6
 80027ee:	f7ff feb5 	bl	800255c <Dec2Bytes>
	HAL_UART_Transmit(&huart2, &dataTransmit[0], sizeof(dataTransmit), 1);
 80027f2:	2301      	movs	r3, #1
 80027f4:	2210      	movs	r2, #16
 80027f6:	4906      	ldr	r1, [pc, #24]	; (8002810 <UartTransmit+0x60>)
 80027f8:	4806      	ldr	r0, [pc, #24]	; (8002814 <UartTransmit+0x64>)
 80027fa:	f003 fb2a 	bl	8005e52 <HAL_UART_Transmit>
	Byte2Dec();
 80027fe:	f7ff ff91 	bl	8002724 <Byte2Dec>
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800280c:	b002      	add	sp, #8
 800280e:	4770      	bx	lr
 8002810:	200003d4 	.word	0x200003d4
 8002814:	2000058c 	.word	0x2000058c

08002818 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800281c:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <HAL_Init+0x40>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a0d      	ldr	r2, [pc, #52]	; (8002858 <HAL_Init+0x40>)
 8002822:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002826:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002828:	4b0b      	ldr	r3, [pc, #44]	; (8002858 <HAL_Init+0x40>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <HAL_Init+0x40>)
 800282e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002832:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002834:	4b08      	ldr	r3, [pc, #32]	; (8002858 <HAL_Init+0x40>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a07      	ldr	r2, [pc, #28]	; (8002858 <HAL_Init+0x40>)
 800283a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800283e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002840:	2003      	movs	r0, #3
 8002842:	f000 f94d 	bl	8002ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002846:	2000      	movs	r0, #0
 8002848:	f000 f808 	bl	800285c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800284c:	f7fe fdde 	bl	800140c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023c00 	.word	0x40023c00

0800285c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <HAL_InitTick+0x54>)
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4b12      	ldr	r3, [pc, #72]	; (80028b4 <HAL_InitTick+0x58>)
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	4619      	mov	r1, r3
 800286e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002872:	fbb3 f3f1 	udiv	r3, r3, r1
 8002876:	fbb2 f3f3 	udiv	r3, r2, r3
 800287a:	4618      	mov	r0, r3
 800287c:	f000 f965 	bl	8002b4a <HAL_SYSTICK_Config>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e00e      	b.n	80028a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2b0f      	cmp	r3, #15
 800288e:	d80a      	bhi.n	80028a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002890:	2200      	movs	r2, #0
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002898:	f000 f92d 	bl	8002af6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800289c:	4a06      	ldr	r2, [pc, #24]	; (80028b8 <HAL_InitTick+0x5c>)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	e000      	b.n	80028a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20000018 	.word	0x20000018
 80028b4:	20000028 	.word	0x20000028
 80028b8:	20000024 	.word	0x20000024

080028bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028c0:	4b06      	ldr	r3, [pc, #24]	; (80028dc <HAL_IncTick+0x20>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <HAL_IncTick+0x24>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4413      	add	r3, r2
 80028cc:	4a04      	ldr	r2, [pc, #16]	; (80028e0 <HAL_IncTick+0x24>)
 80028ce:	6013      	str	r3, [r2, #0]
}
 80028d0:	bf00      	nop
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	20000028 	.word	0x20000028
 80028e0:	200005cc 	.word	0x200005cc

080028e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  return uwTick;
 80028e8:	4b03      	ldr	r3, [pc, #12]	; (80028f8 <HAL_GetTick+0x14>)
 80028ea:	681b      	ldr	r3, [r3, #0]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	200005cc 	.word	0x200005cc

080028fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002904:	f7ff ffee 	bl	80028e4 <HAL_GetTick>
 8002908:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002914:	d005      	beq.n	8002922 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002916:	4b09      	ldr	r3, [pc, #36]	; (800293c <HAL_Delay+0x40>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	461a      	mov	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4413      	add	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002922:	bf00      	nop
 8002924:	f7ff ffde 	bl	80028e4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	429a      	cmp	r2, r3
 8002932:	d8f7      	bhi.n	8002924 <HAL_Delay+0x28>
  {
  }
}
 8002934:	bf00      	nop
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}
 800293c:	20000028 	.word	0x20000028

08002940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <__NVIC_SetPriorityGrouping+0x44>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800295c:	4013      	ands	r3, r2
 800295e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002968:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800296c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002972:	4a04      	ldr	r2, [pc, #16]	; (8002984 <__NVIC_SetPriorityGrouping+0x44>)
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	60d3      	str	r3, [r2, #12]
}
 8002978:	bf00      	nop
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800298c:	4b04      	ldr	r3, [pc, #16]	; (80029a0 <__NVIC_GetPriorityGrouping+0x18>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	0a1b      	lsrs	r3, r3, #8
 8002992:	f003 0307 	and.w	r3, r3, #7
}
 8002996:	4618      	mov	r0, r3
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	db0b      	blt.n	80029ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	f003 021f 	and.w	r2, r3, #31
 80029bc:	4907      	ldr	r1, [pc, #28]	; (80029dc <__NVIC_EnableIRQ+0x38>)
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	095b      	lsrs	r3, r3, #5
 80029c4:	2001      	movs	r0, #1
 80029c6:	fa00 f202 	lsl.w	r2, r0, r2
 80029ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	e000e100 	.word	0xe000e100

080029e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b083      	sub	sp, #12
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	4603      	mov	r3, r0
 80029e8:	6039      	str	r1, [r7, #0]
 80029ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	db0a      	blt.n	8002a0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	b2da      	uxtb	r2, r3
 80029f8:	490c      	ldr	r1, [pc, #48]	; (8002a2c <__NVIC_SetPriority+0x4c>)
 80029fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fe:	0112      	lsls	r2, r2, #4
 8002a00:	b2d2      	uxtb	r2, r2
 8002a02:	440b      	add	r3, r1
 8002a04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a08:	e00a      	b.n	8002a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	4908      	ldr	r1, [pc, #32]	; (8002a30 <__NVIC_SetPriority+0x50>)
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	f003 030f 	and.w	r3, r3, #15
 8002a16:	3b04      	subs	r3, #4
 8002a18:	0112      	lsls	r2, r2, #4
 8002a1a:	b2d2      	uxtb	r2, r2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	761a      	strb	r2, [r3, #24]
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr
 8002a2c:	e000e100 	.word	0xe000e100
 8002a30:	e000ed00 	.word	0xe000ed00

08002a34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b089      	sub	sp, #36	; 0x24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	f1c3 0307 	rsb	r3, r3, #7
 8002a4e:	2b04      	cmp	r3, #4
 8002a50:	bf28      	it	cs
 8002a52:	2304      	movcs	r3, #4
 8002a54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	3304      	adds	r3, #4
 8002a5a:	2b06      	cmp	r3, #6
 8002a5c:	d902      	bls.n	8002a64 <NVIC_EncodePriority+0x30>
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	3b03      	subs	r3, #3
 8002a62:	e000      	b.n	8002a66 <NVIC_EncodePriority+0x32>
 8002a64:	2300      	movs	r3, #0
 8002a66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43da      	mvns	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	401a      	ands	r2, r3
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a7c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	fa01 f303 	lsl.w	r3, r1, r3
 8002a86:	43d9      	mvns	r1, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a8c:	4313      	orrs	r3, r2
         );
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3724      	adds	r7, #36	; 0x24
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
	...

08002a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002aac:	d301      	bcc.n	8002ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00f      	b.n	8002ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ab2:	4a0a      	ldr	r2, [pc, #40]	; (8002adc <SysTick_Config+0x40>)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aba:	210f      	movs	r1, #15
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ac0:	f7ff ff8e 	bl	80029e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ac4:	4b05      	ldr	r3, [pc, #20]	; (8002adc <SysTick_Config+0x40>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002aca:	4b04      	ldr	r3, [pc, #16]	; (8002adc <SysTick_Config+0x40>)
 8002acc:	2207      	movs	r2, #7
 8002ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	e000e010 	.word	0xe000e010

08002ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f7ff ff29 	bl	8002940 <__NVIC_SetPriorityGrouping>
}
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}

08002af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002af6:	b580      	push	{r7, lr}
 8002af8:	b086      	sub	sp, #24
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	4603      	mov	r3, r0
 8002afe:	60b9      	str	r1, [r7, #8]
 8002b00:	607a      	str	r2, [r7, #4]
 8002b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b08:	f7ff ff3e 	bl	8002988 <__NVIC_GetPriorityGrouping>
 8002b0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	68b9      	ldr	r1, [r7, #8]
 8002b12:	6978      	ldr	r0, [r7, #20]
 8002b14:	f7ff ff8e 	bl	8002a34 <NVIC_EncodePriority>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b1e:	4611      	mov	r1, r2
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff5d 	bl	80029e0 <__NVIC_SetPriority>
}
 8002b26:	bf00      	nop
 8002b28:	3718      	adds	r7, #24
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bd80      	pop	{r7, pc}

08002b2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	4603      	mov	r3, r0
 8002b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff ff31 	bl	80029a4 <__NVIC_EnableIRQ>
}
 8002b42:	bf00      	nop
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b082      	sub	sp, #8
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7ff ffa2 	bl	8002a9c <SysTick_Config>
 8002b58:	4603      	mov	r3, r0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
	...

08002b64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b70:	f7ff feb8 	bl	80028e4 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d101      	bne.n	8002b80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e099      	b.n	8002cb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2202      	movs	r2, #2
 8002b8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 0201 	bic.w	r2, r2, #1
 8002b9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ba0:	e00f      	b.n	8002bc2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ba2:	f7ff fe9f 	bl	80028e4 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b05      	cmp	r3, #5
 8002bae:	d908      	bls.n	8002bc2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2203      	movs	r2, #3
 8002bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	e078      	b.n	8002cb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d1e8      	bne.n	8002ba2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	4b38      	ldr	r3, [pc, #224]	; (8002cbc <HAL_DMA_Init+0x158>)
 8002bdc:	4013      	ands	r3, r2
 8002bde:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691b      	ldr	r3, [r3, #16]
 8002bf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a1b      	ldr	r3, [r3, #32]
 8002c0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c18:	2b04      	cmp	r3, #4
 8002c1a:	d107      	bne.n	8002c2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c24:	4313      	orrs	r3, r2
 8002c26:	697a      	ldr	r2, [r7, #20]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	f023 0307 	bic.w	r3, r3, #7
 8002c42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	697a      	ldr	r2, [r7, #20]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c52:	2b04      	cmp	r3, #4
 8002c54:	d117      	bne.n	8002c86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d00e      	beq.n	8002c86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f000 fa91 	bl	8003190 <DMA_CheckFifoParam>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d008      	beq.n	8002c86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2240      	movs	r2, #64	; 0x40
 8002c78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c82:	2301      	movs	r3, #1
 8002c84:	e016      	b.n	8002cb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f000 fa48 	bl	8003124 <DMA_CalcBaseAndBitshift>
 8002c94:	4603      	mov	r3, r0
 8002c96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c9c:	223f      	movs	r2, #63	; 0x3f
 8002c9e:	409a      	lsls	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	f010803f 	.word	0xf010803f

08002cc0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	607a      	str	r2, [r7, #4]
 8002ccc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_DMA_Start_IT+0x26>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e040      	b.n	8002d68 <HAL_DMA_Start_IT+0xa8>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d12f      	bne.n	8002d5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2200      	movs	r2, #0
 8002d06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	68b9      	ldr	r1, [r7, #8]
 8002d0e:	68f8      	ldr	r0, [r7, #12]
 8002d10:	f000 f9da 	bl	80030c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d18:	223f      	movs	r2, #63	; 0x3f
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0216 	orr.w	r2, r2, #22
 8002d2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d007      	beq.n	8002d48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0208 	orr.w	r2, r2, #8
 8002d46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	e005      	b.n	8002d66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d62:	2302      	movs	r3, #2
 8002d64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d004      	beq.n	8002d8e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2280      	movs	r2, #128	; 0x80
 8002d88:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e00c      	b.n	8002da8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2205      	movs	r2, #5
 8002d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f022 0201 	bic.w	r2, r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b086      	sub	sp, #24
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002dc0:	4b92      	ldr	r3, [pc, #584]	; (800300c <HAL_DMA_IRQHandler+0x258>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a92      	ldr	r2, [pc, #584]	; (8003010 <HAL_DMA_IRQHandler+0x25c>)
 8002dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dca:	0a9b      	lsrs	r3, r3, #10
 8002dcc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dde:	2208      	movs	r2, #8
 8002de0:	409a      	lsls	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d01a      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d013      	beq.n	8002e20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0204 	bic.w	r2, r2, #4
 8002e06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e0c:	2208      	movs	r2, #8
 8002e0e:	409a      	lsls	r2, r3
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e18:	f043 0201 	orr.w	r2, r3, #1
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e24:	2201      	movs	r2, #1
 8002e26:	409a      	lsls	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d012      	beq.n	8002e56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00b      	beq.n	8002e56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e42:	2201      	movs	r2, #1
 8002e44:	409a      	lsls	r2, r3
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e4e:	f043 0202 	orr.w	r2, r3, #2
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e5a:	2204      	movs	r2, #4
 8002e5c:	409a      	lsls	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	4013      	ands	r3, r2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d012      	beq.n	8002e8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00b      	beq.n	8002e8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e78:	2204      	movs	r2, #4
 8002e7a:	409a      	lsls	r2, r3
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e84:	f043 0204 	orr.w	r2, r3, #4
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e90:	2210      	movs	r2, #16
 8002e92:	409a      	lsls	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d043      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d03c      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eae:	2210      	movs	r2, #16
 8002eb0:	409a      	lsls	r2, r3
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d018      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d108      	bne.n	8002ee4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d024      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	4798      	blx	r3
 8002ee2:	e01f      	b.n	8002f24 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d01b      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	4798      	blx	r3
 8002ef4:	e016      	b.n	8002f24 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d107      	bne.n	8002f14 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0208 	bic.w	r2, r2, #8
 8002f12:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f28:	2220      	movs	r2, #32
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f000 808e 	beq.w	8003052 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0310 	and.w	r3, r3, #16
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 8086 	beq.w	8003052 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	409a      	lsls	r2, r3
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b05      	cmp	r3, #5
 8002f5c:	d136      	bne.n	8002fcc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0216 	bic.w	r2, r2, #22
 8002f6c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	695a      	ldr	r2, [r3, #20]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f7c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d103      	bne.n	8002f8e <HAL_DMA_IRQHandler+0x1da>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d007      	beq.n	8002f9e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f022 0208 	bic.w	r2, r2, #8
 8002f9c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa2:	223f      	movs	r2, #63	; 0x3f
 8002fa4:	409a      	lsls	r2, r3
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d07d      	beq.n	80030be <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	4798      	blx	r3
        }
        return;
 8002fca:	e078      	b.n	80030be <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d01c      	beq.n	8003014 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d108      	bne.n	8002ffa <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d030      	beq.n	8003052 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	4798      	blx	r3
 8002ff8:	e02b      	b.n	8003052 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d027      	beq.n	8003052 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	4798      	blx	r3
 800300a:	e022      	b.n	8003052 <HAL_DMA_IRQHandler+0x29e>
 800300c:	20000018 	.word	0x20000018
 8003010:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10f      	bne.n	8003042 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f022 0210 	bic.w	r2, r2, #16
 8003030:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003056:	2b00      	cmp	r3, #0
 8003058:	d032      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d022      	beq.n	80030ac <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2205      	movs	r2, #5
 800306a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0201 	bic.w	r2, r2, #1
 800307c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	3301      	adds	r3, #1
 8003082:	60bb      	str	r3, [r7, #8]
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	429a      	cmp	r2, r3
 8003088:	d307      	bcc.n	800309a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1f2      	bne.n	800307e <HAL_DMA_IRQHandler+0x2ca>
 8003098:	e000      	b.n	800309c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800309a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	4798      	blx	r3
 80030bc:	e000      	b.n	80030c0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80030be:	bf00      	nop
    }
  }
}
 80030c0:	3718      	adds	r7, #24
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop

080030c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
 80030d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	683a      	ldr	r2, [r7, #0]
 80030ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	2b40      	cmp	r3, #64	; 0x40
 80030f4:	d108      	bne.n	8003108 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003106:	e007      	b.n	8003118 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68ba      	ldr	r2, [r7, #8]
 800310e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	60da      	str	r2, [r3, #12]
}
 8003118:	bf00      	nop
 800311a:	3714      	adds	r7, #20
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	b2db      	uxtb	r3, r3
 8003132:	3b10      	subs	r3, #16
 8003134:	4a14      	ldr	r2, [pc, #80]	; (8003188 <DMA_CalcBaseAndBitshift+0x64>)
 8003136:	fba2 2303 	umull	r2, r3, r2, r3
 800313a:	091b      	lsrs	r3, r3, #4
 800313c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800313e:	4a13      	ldr	r2, [pc, #76]	; (800318c <DMA_CalcBaseAndBitshift+0x68>)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4413      	add	r3, r2
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	461a      	mov	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2b03      	cmp	r3, #3
 8003150:	d909      	bls.n	8003166 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800315a:	f023 0303 	bic.w	r3, r3, #3
 800315e:	1d1a      	adds	r2, r3, #4
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	659a      	str	r2, [r3, #88]	; 0x58
 8003164:	e007      	b.n	8003176 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800316e:	f023 0303 	bic.w	r3, r3, #3
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800317a:	4618      	mov	r0, r3
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	aaaaaaab 	.word	0xaaaaaaab
 800318c:	08008e30 	.word	0x08008e30

08003190 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003198:	2300      	movs	r3, #0
 800319a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	699b      	ldr	r3, [r3, #24]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d11f      	bne.n	80031ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b03      	cmp	r3, #3
 80031ae:	d855      	bhi.n	800325c <DMA_CheckFifoParam+0xcc>
 80031b0:	a201      	add	r2, pc, #4	; (adr r2, 80031b8 <DMA_CheckFifoParam+0x28>)
 80031b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b6:	bf00      	nop
 80031b8:	080031c9 	.word	0x080031c9
 80031bc:	080031db 	.word	0x080031db
 80031c0:	080031c9 	.word	0x080031c9
 80031c4:	0800325d 	.word	0x0800325d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d045      	beq.n	8003260 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031d8:	e042      	b.n	8003260 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031de:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031e2:	d13f      	bne.n	8003264 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031e8:	e03c      	b.n	8003264 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	699b      	ldr	r3, [r3, #24]
 80031ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031f2:	d121      	bne.n	8003238 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d836      	bhi.n	8003268 <DMA_CheckFifoParam+0xd8>
 80031fa:	a201      	add	r2, pc, #4	; (adr r2, 8003200 <DMA_CheckFifoParam+0x70>)
 80031fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003200:	08003211 	.word	0x08003211
 8003204:	08003217 	.word	0x08003217
 8003208:	08003211 	.word	0x08003211
 800320c:	08003229 	.word	0x08003229
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
      break;
 8003214:	e02f      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d024      	beq.n	800326c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003226:	e021      	b.n	800326c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003230:	d11e      	bne.n	8003270 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003236:	e01b      	b.n	8003270 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b02      	cmp	r3, #2
 800323c:	d902      	bls.n	8003244 <DMA_CheckFifoParam+0xb4>
 800323e:	2b03      	cmp	r3, #3
 8003240:	d003      	beq.n	800324a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003242:	e018      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	73fb      	strb	r3, [r7, #15]
      break;
 8003248:	e015      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00e      	beq.n	8003274 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	73fb      	strb	r3, [r7, #15]
      break;
 800325a:	e00b      	b.n	8003274 <DMA_CheckFifoParam+0xe4>
      break;
 800325c:	bf00      	nop
 800325e:	e00a      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      break;
 8003260:	bf00      	nop
 8003262:	e008      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      break;
 8003264:	bf00      	nop
 8003266:	e006      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      break;
 8003268:	bf00      	nop
 800326a:	e004      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      break;
 800326c:	bf00      	nop
 800326e:	e002      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      break;   
 8003270:	bf00      	nop
 8003272:	e000      	b.n	8003276 <DMA_CheckFifoParam+0xe6>
      break;
 8003274:	bf00      	nop
    }
  } 
  
  return status; 
 8003276:	7bfb      	ldrb	r3, [r7, #15]
}
 8003278:	4618      	mov	r0, r3
 800327a:	3714      	adds	r7, #20
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003284:	b480      	push	{r7}
 8003286:	b089      	sub	sp, #36	; 0x24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800328e:	2300      	movs	r3, #0
 8003290:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003292:	2300      	movs	r3, #0
 8003294:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003296:	2300      	movs	r3, #0
 8003298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800329a:	2300      	movs	r3, #0
 800329c:	61fb      	str	r3, [r7, #28]
 800329e:	e159      	b.n	8003554 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032a0:	2201      	movs	r2, #1
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
 80032a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	697a      	ldr	r2, [r7, #20]
 80032b0:	4013      	ands	r3, r2
 80032b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	f040 8148 	bne.w	800354e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d00b      	beq.n	80032de <HAL_GPIO_Init+0x5a>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b02      	cmp	r3, #2
 80032cc:	d007      	beq.n	80032de <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032d2:	2b11      	cmp	r3, #17
 80032d4:	d003      	beq.n	80032de <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	2b12      	cmp	r3, #18
 80032dc:	d130      	bne.n	8003340 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	2203      	movs	r2, #3
 80032ea:	fa02 f303 	lsl.w	r3, r2, r3
 80032ee:	43db      	mvns	r3, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4013      	ands	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	68da      	ldr	r2, [r3, #12]
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	4313      	orrs	r3, r2
 8003306:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	69ba      	ldr	r2, [r7, #24]
 800330c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003314:	2201      	movs	r2, #1
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	43db      	mvns	r3, r3
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	4013      	ands	r3, r2
 8003322:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	091b      	lsrs	r3, r3, #4
 800332a:	f003 0201 	and.w	r2, r3, #1
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	69ba      	ldr	r2, [r7, #24]
 8003336:	4313      	orrs	r3, r2
 8003338:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	2203      	movs	r2, #3
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	005b      	lsls	r3, r3, #1
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4313      	orrs	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	2b02      	cmp	r3, #2
 8003376:	d003      	beq.n	8003380 <HAL_GPIO_Init+0xfc>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	2b12      	cmp	r3, #18
 800337e:	d123      	bne.n	80033c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	08da      	lsrs	r2, r3, #3
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3208      	adds	r2, #8
 8003388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800338c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	220f      	movs	r2, #15
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	69ba      	ldr	r2, [r7, #24]
 80033a0:	4013      	ands	r3, r2
 80033a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	691a      	ldr	r2, [r3, #16]
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	08da      	lsrs	r2, r3, #3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	3208      	adds	r2, #8
 80033c2:	69b9      	ldr	r1, [r7, #24]
 80033c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	2203      	movs	r2, #3
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43db      	mvns	r3, r3
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4013      	ands	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 0203 	and.w	r2, r3, #3
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 80a2 	beq.w	800354e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800340a:	2300      	movs	r3, #0
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	4b56      	ldr	r3, [pc, #344]	; (8003568 <HAL_GPIO_Init+0x2e4>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003412:	4a55      	ldr	r2, [pc, #340]	; (8003568 <HAL_GPIO_Init+0x2e4>)
 8003414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003418:	6453      	str	r3, [r2, #68]	; 0x44
 800341a:	4b53      	ldr	r3, [pc, #332]	; (8003568 <HAL_GPIO_Init+0x2e4>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003426:	4a51      	ldr	r2, [pc, #324]	; (800356c <HAL_GPIO_Init+0x2e8>)
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	089b      	lsrs	r3, r3, #2
 800342c:	3302      	adds	r3, #2
 800342e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003432:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	220f      	movs	r2, #15
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4013      	ands	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a48      	ldr	r2, [pc, #288]	; (8003570 <HAL_GPIO_Init+0x2ec>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d019      	beq.n	8003486 <HAL_GPIO_Init+0x202>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a47      	ldr	r2, [pc, #284]	; (8003574 <HAL_GPIO_Init+0x2f0>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d013      	beq.n	8003482 <HAL_GPIO_Init+0x1fe>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a46      	ldr	r2, [pc, #280]	; (8003578 <HAL_GPIO_Init+0x2f4>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00d      	beq.n	800347e <HAL_GPIO_Init+0x1fa>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a45      	ldr	r2, [pc, #276]	; (800357c <HAL_GPIO_Init+0x2f8>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d007      	beq.n	800347a <HAL_GPIO_Init+0x1f6>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a44      	ldr	r2, [pc, #272]	; (8003580 <HAL_GPIO_Init+0x2fc>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d101      	bne.n	8003476 <HAL_GPIO_Init+0x1f2>
 8003472:	2304      	movs	r3, #4
 8003474:	e008      	b.n	8003488 <HAL_GPIO_Init+0x204>
 8003476:	2307      	movs	r3, #7
 8003478:	e006      	b.n	8003488 <HAL_GPIO_Init+0x204>
 800347a:	2303      	movs	r3, #3
 800347c:	e004      	b.n	8003488 <HAL_GPIO_Init+0x204>
 800347e:	2302      	movs	r3, #2
 8003480:	e002      	b.n	8003488 <HAL_GPIO_Init+0x204>
 8003482:	2301      	movs	r3, #1
 8003484:	e000      	b.n	8003488 <HAL_GPIO_Init+0x204>
 8003486:	2300      	movs	r3, #0
 8003488:	69fa      	ldr	r2, [r7, #28]
 800348a:	f002 0203 	and.w	r2, r2, #3
 800348e:	0092      	lsls	r2, r2, #2
 8003490:	4093      	lsls	r3, r2
 8003492:	69ba      	ldr	r2, [r7, #24]
 8003494:	4313      	orrs	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003498:	4934      	ldr	r1, [pc, #208]	; (800356c <HAL_GPIO_Init+0x2e8>)
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	089b      	lsrs	r3, r3, #2
 800349e:	3302      	adds	r3, #2
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034a6:	4b37      	ldr	r3, [pc, #220]	; (8003584 <HAL_GPIO_Init+0x300>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	43db      	mvns	r3, r3
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	4013      	ands	r3, r2
 80034b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80034c2:	69ba      	ldr	r2, [r7, #24]
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034ca:	4a2e      	ldr	r2, [pc, #184]	; (8003584 <HAL_GPIO_Init+0x300>)
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034d0:	4b2c      	ldr	r3, [pc, #176]	; (8003584 <HAL_GPIO_Init+0x300>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d003      	beq.n	80034f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034f4:	4a23      	ldr	r2, [pc, #140]	; (8003584 <HAL_GPIO_Init+0x300>)
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034fa:	4b22      	ldr	r3, [pc, #136]	; (8003584 <HAL_GPIO_Init+0x300>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	43db      	mvns	r3, r3
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	4013      	ands	r3, r2
 8003508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d003      	beq.n	800351e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	4313      	orrs	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800351e:	4a19      	ldr	r2, [pc, #100]	; (8003584 <HAL_GPIO_Init+0x300>)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003524:	4b17      	ldr	r3, [pc, #92]	; (8003584 <HAL_GPIO_Init+0x300>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	43db      	mvns	r3, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4013      	ands	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d003      	beq.n	8003548 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	4313      	orrs	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003548:	4a0e      	ldr	r2, [pc, #56]	; (8003584 <HAL_GPIO_Init+0x300>)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	3301      	adds	r3, #1
 8003552:	61fb      	str	r3, [r7, #28]
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b0f      	cmp	r3, #15
 8003558:	f67f aea2 	bls.w	80032a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800355c:	bf00      	nop
 800355e:	3724      	adds	r7, #36	; 0x24
 8003560:	46bd      	mov	sp, r7
 8003562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003566:	4770      	bx	lr
 8003568:	40023800 	.word	0x40023800
 800356c:	40013800 	.word	0x40013800
 8003570:	40020000 	.word	0x40020000
 8003574:	40020400 	.word	0x40020400
 8003578:	40020800 	.word	0x40020800
 800357c:	40020c00 	.word	0x40020c00
 8003580:	40021000 	.word	0x40021000
 8003584:	40013c00 	.word	0x40013c00

08003588 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	460b      	mov	r3, r1
 8003592:	807b      	strh	r3, [r7, #2]
 8003594:	4613      	mov	r3, r2
 8003596:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003598:	787b      	ldrb	r3, [r7, #1]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800359e:	887a      	ldrh	r2, [r7, #2]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035a4:	e003      	b.n	80035ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035a6:	887b      	ldrh	r3, [r7, #2]
 80035a8:	041a      	lsls	r2, r3, #16
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	619a      	str	r2, [r3, #24]
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr

080035ba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
 80035c2:	460b      	mov	r3, r1
 80035c4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	695a      	ldr	r2, [r3, #20]
 80035ca:	887b      	ldrh	r3, [r7, #2]
 80035cc:	401a      	ands	r2, r3
 80035ce:	887b      	ldrh	r3, [r7, #2]
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d104      	bne.n	80035de <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80035d4:	887b      	ldrh	r3, [r7, #2]
 80035d6:	041a      	lsls	r2, r3, #16
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80035dc:	e002      	b.n	80035e4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80035de:	887a      	ldrh	r2, [r7, #2]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	619a      	str	r2, [r3, #24]
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e11f      	b.n	8003842 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7fd fd46 	bl	80010a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2224      	movs	r2, #36	; 0x24
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 0201 	bic.w	r2, r2, #1
 8003632:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003642:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003652:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003654:	f001 fbba 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8003658:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	4a7b      	ldr	r2, [pc, #492]	; (800384c <HAL_I2C_Init+0x25c>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d807      	bhi.n	8003674 <HAL_I2C_Init+0x84>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4a7a      	ldr	r2, [pc, #488]	; (8003850 <HAL_I2C_Init+0x260>)
 8003668:	4293      	cmp	r3, r2
 800366a:	bf94      	ite	ls
 800366c:	2301      	movls	r3, #1
 800366e:	2300      	movhi	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	e006      	b.n	8003682 <HAL_I2C_Init+0x92>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	4a77      	ldr	r2, [pc, #476]	; (8003854 <HAL_I2C_Init+0x264>)
 8003678:	4293      	cmp	r3, r2
 800367a:	bf94      	ite	ls
 800367c:	2301      	movls	r3, #1
 800367e:	2300      	movhi	r3, #0
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e0db      	b.n	8003842 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	4a72      	ldr	r2, [pc, #456]	; (8003858 <HAL_I2C_Init+0x268>)
 800368e:	fba2 2303 	umull	r2, r3, r2, r3
 8003692:	0c9b      	lsrs	r3, r3, #18
 8003694:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68ba      	ldr	r2, [r7, #8]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	4a64      	ldr	r2, [pc, #400]	; (800384c <HAL_I2C_Init+0x25c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d802      	bhi.n	80036c4 <HAL_I2C_Init+0xd4>
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	3301      	adds	r3, #1
 80036c2:	e009      	b.n	80036d8 <HAL_I2C_Init+0xe8>
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	4a63      	ldr	r2, [pc, #396]	; (800385c <HAL_I2C_Init+0x26c>)
 80036d0:	fba2 2303 	umull	r2, r3, r2, r3
 80036d4:	099b      	lsrs	r3, r3, #6
 80036d6:	3301      	adds	r3, #1
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	430b      	orrs	r3, r1
 80036de:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80036ea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	4956      	ldr	r1, [pc, #344]	; (800384c <HAL_I2C_Init+0x25c>)
 80036f4:	428b      	cmp	r3, r1
 80036f6:	d80d      	bhi.n	8003714 <HAL_I2C_Init+0x124>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	1e59      	subs	r1, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	005b      	lsls	r3, r3, #1
 8003702:	fbb1 f3f3 	udiv	r3, r1, r3
 8003706:	3301      	adds	r3, #1
 8003708:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800370c:	2b04      	cmp	r3, #4
 800370e:	bf38      	it	cc
 8003710:	2304      	movcc	r3, #4
 8003712:	e04f      	b.n	80037b4 <HAL_I2C_Init+0x1c4>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d111      	bne.n	8003740 <HAL_I2C_Init+0x150>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	1e58      	subs	r0, r3, #1
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6859      	ldr	r1, [r3, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	440b      	add	r3, r1
 800372a:	fbb0 f3f3 	udiv	r3, r0, r3
 800372e:	3301      	adds	r3, #1
 8003730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003734:	2b00      	cmp	r3, #0
 8003736:	bf0c      	ite	eq
 8003738:	2301      	moveq	r3, #1
 800373a:	2300      	movne	r3, #0
 800373c:	b2db      	uxtb	r3, r3
 800373e:	e012      	b.n	8003766 <HAL_I2C_Init+0x176>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1e58      	subs	r0, r3, #1
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6859      	ldr	r1, [r3, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	0099      	lsls	r1, r3, #2
 8003750:	440b      	add	r3, r1
 8003752:	fbb0 f3f3 	udiv	r3, r0, r3
 8003756:	3301      	adds	r3, #1
 8003758:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800375c:	2b00      	cmp	r3, #0
 800375e:	bf0c      	ite	eq
 8003760:	2301      	moveq	r3, #1
 8003762:	2300      	movne	r3, #0
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <HAL_I2C_Init+0x17e>
 800376a:	2301      	movs	r3, #1
 800376c:	e022      	b.n	80037b4 <HAL_I2C_Init+0x1c4>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10e      	bne.n	8003794 <HAL_I2C_Init+0x1a4>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	1e58      	subs	r0, r3, #1
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6859      	ldr	r1, [r3, #4]
 800377e:	460b      	mov	r3, r1
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	440b      	add	r3, r1
 8003784:	fbb0 f3f3 	udiv	r3, r0, r3
 8003788:	3301      	adds	r3, #1
 800378a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800378e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003792:	e00f      	b.n	80037b4 <HAL_I2C_Init+0x1c4>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1e58      	subs	r0, r3, #1
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6859      	ldr	r1, [r3, #4]
 800379c:	460b      	mov	r3, r1
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	440b      	add	r3, r1
 80037a2:	0099      	lsls	r1, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037aa:	3301      	adds	r3, #1
 80037ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	6809      	ldr	r1, [r1, #0]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	69da      	ldr	r2, [r3, #28]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	431a      	orrs	r2, r3
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	430a      	orrs	r2, r1
 80037d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80037e2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	6911      	ldr	r1, [r2, #16]
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68d2      	ldr	r2, [r2, #12]
 80037ee:	4311      	orrs	r1, r2
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	430b      	orrs	r3, r1
 80037f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	695a      	ldr	r2, [r3, #20]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	699b      	ldr	r3, [r3, #24]
 800380a:	431a      	orrs	r2, r3
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	430a      	orrs	r2, r1
 8003812:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f042 0201 	orr.w	r2, r2, #1
 8003822:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2220      	movs	r2, #32
 800382e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	000186a0 	.word	0x000186a0
 8003850:	001e847f 	.word	0x001e847f
 8003854:	003d08ff 	.word	0x003d08ff
 8003858:	431bde83 	.word	0x431bde83
 800385c:	10624dd3 	.word	0x10624dd3

08003860 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b088      	sub	sp, #32
 8003864:	af02      	add	r7, sp, #8
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	4608      	mov	r0, r1
 800386a:	4611      	mov	r1, r2
 800386c:	461a      	mov	r2, r3
 800386e:	4603      	mov	r3, r0
 8003870:	817b      	strh	r3, [r7, #10]
 8003872:	460b      	mov	r3, r1
 8003874:	813b      	strh	r3, [r7, #8]
 8003876:	4613      	mov	r3, r2
 8003878:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800387a:	f7ff f833 	bl	80028e4 <HAL_GetTick>
 800387e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b20      	cmp	r3, #32
 800388a:	f040 80d9 	bne.w	8003a40 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	2319      	movs	r3, #25
 8003894:	2201      	movs	r2, #1
 8003896:	496d      	ldr	r1, [pc, #436]	; (8003a4c <HAL_I2C_Mem_Write+0x1ec>)
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f000 fc7f 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 800389e:	4603      	mov	r3, r0
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d001      	beq.n	80038a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80038a4:	2302      	movs	r3, #2
 80038a6:	e0cc      	b.n	8003a42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d101      	bne.n	80038b6 <HAL_I2C_Mem_Write+0x56>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e0c5      	b.n	8003a42 <HAL_I2C_Mem_Write+0x1e2>
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d007      	beq.n	80038dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2221      	movs	r2, #33	; 0x21
 80038f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2240      	movs	r2, #64	; 0x40
 80038f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6a3a      	ldr	r2, [r7, #32]
 8003906:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800390c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003912:	b29a      	uxth	r2, r3
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	4a4d      	ldr	r2, [pc, #308]	; (8003a50 <HAL_I2C_Mem_Write+0x1f0>)
 800391c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800391e:	88f8      	ldrh	r0, [r7, #6]
 8003920:	893a      	ldrh	r2, [r7, #8]
 8003922:	8979      	ldrh	r1, [r7, #10]
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	9301      	str	r3, [sp, #4]
 8003928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	4603      	mov	r3, r0
 800392e:	68f8      	ldr	r0, [r7, #12]
 8003930:	f000 fab6 	bl	8003ea0 <I2C_RequestMemoryWrite>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d052      	beq.n	80039e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e081      	b.n	8003a42 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 fd00 	bl	8004348 <I2C_WaitOnTXEFlagUntilTimeout>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00d      	beq.n	800396a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003952:	2b04      	cmp	r3, #4
 8003954:	d107      	bne.n	8003966 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003964:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e06b      	b.n	8003a42 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	781a      	ldrb	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003984:	3b01      	subs	r3, #1
 8003986:	b29a      	uxth	r2, r3
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003990:	b29b      	uxth	r3, r3
 8003992:	3b01      	subs	r3, #1
 8003994:	b29a      	uxth	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	f003 0304 	and.w	r3, r3, #4
 80039a4:	2b04      	cmp	r3, #4
 80039a6:	d11b      	bne.n	80039e0 <HAL_I2C_Mem_Write+0x180>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d017      	beq.n	80039e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b4:	781a      	ldrb	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039ca:	3b01      	subs	r3, #1
 80039cc:	b29a      	uxth	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1aa      	bne.n	800393e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f000 fcec 	bl	80043ca <I2C_WaitOnBTFFlagUntilTimeout>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00d      	beq.n	8003a14 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d107      	bne.n	8003a10 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a0e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e016      	b.n	8003a42 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	e000      	b.n	8003a42 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003a40:	2302      	movs	r3, #2
  }
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3718      	adds	r7, #24
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	00100002 	.word	0x00100002
 8003a50:	ffff0000 	.word	0xffff0000

08003a54 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b08c      	sub	sp, #48	; 0x30
 8003a58:	af02      	add	r7, sp, #8
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	4608      	mov	r0, r1
 8003a5e:	4611      	mov	r1, r2
 8003a60:	461a      	mov	r2, r3
 8003a62:	4603      	mov	r3, r0
 8003a64:	817b      	strh	r3, [r7, #10]
 8003a66:	460b      	mov	r3, r1
 8003a68:	813b      	strh	r3, [r7, #8]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a6e:	f7fe ff39 	bl	80028e4 <HAL_GetTick>
 8003a72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	f040 8208 	bne.w	8003e92 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a84:	9300      	str	r3, [sp, #0]
 8003a86:	2319      	movs	r3, #25
 8003a88:	2201      	movs	r2, #1
 8003a8a:	497b      	ldr	r1, [pc, #492]	; (8003c78 <HAL_I2C_Mem_Read+0x224>)
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	f000 fb85 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e1fb      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d101      	bne.n	8003aaa <HAL_I2C_Mem_Read+0x56>
 8003aa6:	2302      	movs	r3, #2
 8003aa8:	e1f4      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d007      	beq.n	8003ad0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ade:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2222      	movs	r2, #34	; 0x22
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2240      	movs	r2, #64	; 0x40
 8003aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003afa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003b00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	4a5b      	ldr	r2, [pc, #364]	; (8003c7c <HAL_I2C_Mem_Read+0x228>)
 8003b10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b12:	88f8      	ldrh	r0, [r7, #6]
 8003b14:	893a      	ldrh	r2, [r7, #8]
 8003b16:	8979      	ldrh	r1, [r7, #10]
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	9301      	str	r3, [sp, #4]
 8003b1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	4603      	mov	r3, r0
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 fa52 	bl	8003fcc <I2C_RequestMemoryRead>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d001      	beq.n	8003b32 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e1b0      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d113      	bne.n	8003b62 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	623b      	str	r3, [r7, #32]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	623b      	str	r3, [r7, #32]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	623b      	str	r3, [r7, #32]
 8003b4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	e184      	b.n	8003e6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d11b      	bne.n	8003ba2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61fb      	str	r3, [r7, #28]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	695b      	ldr	r3, [r3, #20]
 8003b84:	61fb      	str	r3, [r7, #28]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	61fb      	str	r3, [r7, #28]
 8003b8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	e164      	b.n	8003e6c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ba6:	2b02      	cmp	r3, #2
 8003ba8:	d11b      	bne.n	8003be2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bb8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bc8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61bb      	str	r3, [r7, #24]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	61bb      	str	r3, [r7, #24]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	699b      	ldr	r3, [r3, #24]
 8003bdc:	61bb      	str	r3, [r7, #24]
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	e144      	b.n	8003e6c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	617b      	str	r3, [r7, #20]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	617b      	str	r3, [r7, #20]
 8003bf6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003bf8:	e138      	b.n	8003e6c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bfe:	2b03      	cmp	r3, #3
 8003c00:	f200 80f1 	bhi.w	8003de6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d123      	bne.n	8003c54 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f000 fc1b 	bl	800444c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e139      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	691a      	ldr	r2, [r3, #16]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	b2d2      	uxtb	r2, r2
 8003c2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	1c5a      	adds	r2, r3, #1
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c52:	e10b      	b.n	8003e6c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d14e      	bne.n	8003cfa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c62:	2200      	movs	r2, #0
 8003c64:	4906      	ldr	r1, [pc, #24]	; (8003c80 <HAL_I2C_Mem_Read+0x22c>)
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	f000 fa98 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d008      	beq.n	8003c84 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e10e      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
 8003c76:	bf00      	nop
 8003c78:	00100002 	.word	0x00100002
 8003c7c:	ffff0000 	.word	0xffff0000
 8003c80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691a      	ldr	r2, [r3, #16]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	691a      	ldr	r2, [r3, #16]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	b2d2      	uxtb	r2, r2
 8003cd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	1c5a      	adds	r2, r3, #1
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cf8:	e0b8      	b.n	8003e6c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d00:	2200      	movs	r2, #0
 8003d02:	4966      	ldr	r1, [pc, #408]	; (8003e9c <HAL_I2C_Mem_Read+0x448>)
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 fa49 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e0bf      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	691a      	ldr	r2, [r3, #16]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d36:	1c5a      	adds	r2, r3, #1
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d40:	3b01      	subs	r3, #1
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	b29a      	uxth	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	9300      	str	r3, [sp, #0]
 8003d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	494f      	ldr	r1, [pc, #316]	; (8003e9c <HAL_I2C_Mem_Read+0x448>)
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 fa1b 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e091      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	691a      	ldr	r2, [r3, #16]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	b2d2      	uxtb	r2, r2
 8003dbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc4:	1c5a      	adds	r2, r3, #1
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dce:	3b01      	subs	r3, #1
 8003dd0:	b29a      	uxth	r2, r3
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003de4:	e042      	b.n	8003e6c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003de8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003dea:	68f8      	ldr	r0, [r7, #12]
 8003dec:	f000 fb2e 	bl	800444c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e04c      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	691a      	ldr	r2, [r3, #16]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e04:	b2d2      	uxtb	r2, r2
 8003e06:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	1c5a      	adds	r2, r3, #1
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e16:	3b01      	subs	r3, #1
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	3b01      	subs	r3, #1
 8003e26:	b29a      	uxth	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	f003 0304 	and.w	r3, r3, #4
 8003e36:	2b04      	cmp	r3, #4
 8003e38:	d118      	bne.n	8003e6c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	691a      	ldr	r2, [r3, #16]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4c:	1c5a      	adds	r2, r3, #1
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e56:	3b01      	subs	r3, #1
 8003e58:	b29a      	uxth	r2, r3
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f47f aec2 	bne.w	8003bfa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	e000      	b.n	8003e94 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e92:	2302      	movs	r3, #2
  }
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3728      	adds	r7, #40	; 0x28
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	00010004 	.word	0x00010004

08003ea0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af02      	add	r7, sp, #8
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	4608      	mov	r0, r1
 8003eaa:	4611      	mov	r1, r2
 8003eac:	461a      	mov	r2, r3
 8003eae:	4603      	mov	r3, r0
 8003eb0:	817b      	strh	r3, [r7, #10]
 8003eb2:	460b      	mov	r3, r1
 8003eb4:	813b      	strh	r3, [r7, #8]
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ec8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	6a3b      	ldr	r3, [r7, #32]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f960 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00d      	beq.n	8003efe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ef0:	d103      	bne.n	8003efa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ef8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003efa:	2303      	movs	r3, #3
 8003efc:	e05f      	b.n	8003fbe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003efe:	897b      	ldrh	r3, [r7, #10]
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	461a      	mov	r2, r3
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f10:	6a3a      	ldr	r2, [r7, #32]
 8003f12:	492d      	ldr	r1, [pc, #180]	; (8003fc8 <I2C_RequestMemoryWrite+0x128>)
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 f998 	bl	800424a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e04c      	b.n	8003fbe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f24:	2300      	movs	r3, #0
 8003f26:	617b      	str	r3, [r7, #20]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	617b      	str	r3, [r7, #20]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	699b      	ldr	r3, [r3, #24]
 8003f36:	617b      	str	r3, [r7, #20]
 8003f38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f3c:	6a39      	ldr	r1, [r7, #32]
 8003f3e:	68f8      	ldr	r0, [r7, #12]
 8003f40:	f000 fa02 	bl	8004348 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00d      	beq.n	8003f66 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	d107      	bne.n	8003f62 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e02b      	b.n	8003fbe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d105      	bne.n	8003f78 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f6c:	893b      	ldrh	r3, [r7, #8]
 8003f6e:	b2da      	uxtb	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	611a      	str	r2, [r3, #16]
 8003f76:	e021      	b.n	8003fbc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f78:	893b      	ldrh	r3, [r7, #8]
 8003f7a:	0a1b      	lsrs	r3, r3, #8
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f88:	6a39      	ldr	r1, [r7, #32]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 f9dc 	bl	8004348 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d00d      	beq.n	8003fb2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f9a:	2b04      	cmp	r3, #4
 8003f9c:	d107      	bne.n	8003fae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681a      	ldr	r2, [r3, #0]
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e005      	b.n	8003fbe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fb2:	893b      	ldrh	r3, [r7, #8]
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3718      	adds	r7, #24
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	00010002 	.word	0x00010002

08003fcc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b088      	sub	sp, #32
 8003fd0:	af02      	add	r7, sp, #8
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	4608      	mov	r0, r1
 8003fd6:	4611      	mov	r1, r2
 8003fd8:	461a      	mov	r2, r3
 8003fda:	4603      	mov	r3, r0
 8003fdc:	817b      	strh	r3, [r7, #10]
 8003fde:	460b      	mov	r3, r1
 8003fe0:	813b      	strh	r3, [r7, #8]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ff4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004004:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	2200      	movs	r2, #0
 800400e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004012:	68f8      	ldr	r0, [r7, #12]
 8004014:	f000 f8c2 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 8004018:	4603      	mov	r3, r0
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00d      	beq.n	800403a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004028:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800402c:	d103      	bne.n	8004036 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004034:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e0aa      	b.n	8004190 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800403a:	897b      	ldrh	r3, [r7, #10]
 800403c:	b2db      	uxtb	r3, r3
 800403e:	461a      	mov	r2, r3
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004048:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800404a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800404c:	6a3a      	ldr	r2, [r7, #32]
 800404e:	4952      	ldr	r1, [pc, #328]	; (8004198 <I2C_RequestMemoryRead+0x1cc>)
 8004050:	68f8      	ldr	r0, [r7, #12]
 8004052:	f000 f8fa 	bl	800424a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d001      	beq.n	8004060 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e097      	b.n	8004190 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004060:	2300      	movs	r3, #0
 8004062:	617b      	str	r3, [r7, #20]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	617b      	str	r3, [r7, #20]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	617b      	str	r3, [r7, #20]
 8004074:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004076:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004078:	6a39      	ldr	r1, [r7, #32]
 800407a:	68f8      	ldr	r0, [r7, #12]
 800407c:	f000 f964 	bl	8004348 <I2C_WaitOnTXEFlagUntilTimeout>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d00d      	beq.n	80040a2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408a:	2b04      	cmp	r3, #4
 800408c:	d107      	bne.n	800409e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800409c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e076      	b.n	8004190 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d105      	bne.n	80040b4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040a8:	893b      	ldrh	r3, [r7, #8]
 80040aa:	b2da      	uxtb	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	611a      	str	r2, [r3, #16]
 80040b2:	e021      	b.n	80040f8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040b4:	893b      	ldrh	r3, [r7, #8]
 80040b6:	0a1b      	lsrs	r3, r3, #8
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c4:	6a39      	ldr	r1, [r7, #32]
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f000 f93e 	bl	8004348 <I2C_WaitOnTXEFlagUntilTimeout>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d00d      	beq.n	80040ee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	2b04      	cmp	r3, #4
 80040d8:	d107      	bne.n	80040ea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681a      	ldr	r2, [r3, #0]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e050      	b.n	8004190 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040ee:	893b      	ldrh	r3, [r7, #8]
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040fa:	6a39      	ldr	r1, [r7, #32]
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 f923 	bl	8004348 <I2C_WaitOnTXEFlagUntilTimeout>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d00d      	beq.n	8004124 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800410c:	2b04      	cmp	r3, #4
 800410e:	d107      	bne.n	8004120 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800411e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e035      	b.n	8004190 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004132:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	9300      	str	r3, [sp, #0]
 8004138:	6a3b      	ldr	r3, [r7, #32]
 800413a:	2200      	movs	r2, #0
 800413c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004140:	68f8      	ldr	r0, [r7, #12]
 8004142:	f000 f82b 	bl	800419c <I2C_WaitOnFlagUntilTimeout>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00d      	beq.n	8004168 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004156:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800415a:	d103      	bne.n	8004164 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004162:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e013      	b.n	8004190 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004168:	897b      	ldrh	r3, [r7, #10]
 800416a:	b2db      	uxtb	r3, r3
 800416c:	f043 0301 	orr.w	r3, r3, #1
 8004170:	b2da      	uxtb	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800417a:	6a3a      	ldr	r2, [r7, #32]
 800417c:	4906      	ldr	r1, [pc, #24]	; (8004198 <I2C_RequestMemoryRead+0x1cc>)
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 f863 	bl	800424a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004184:	4603      	mov	r3, r0
 8004186:	2b00      	cmp	r3, #0
 8004188:	d001      	beq.n	800418e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800418a:	2301      	movs	r3, #1
 800418c:	e000      	b.n	8004190 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	00010002 	.word	0x00010002

0800419c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b084      	sub	sp, #16
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	603b      	str	r3, [r7, #0]
 80041a8:	4613      	mov	r3, r2
 80041aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041ac:	e025      	b.n	80041fa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041b4:	d021      	beq.n	80041fa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041b6:	f7fe fb95 	bl	80028e4 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	69bb      	ldr	r3, [r7, #24]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d302      	bcc.n	80041cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d116      	bne.n	80041fa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	f043 0220 	orr.w	r2, r3, #32
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e023      	b.n	8004242 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	0c1b      	lsrs	r3, r3, #16
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b01      	cmp	r3, #1
 8004202:	d10d      	bne.n	8004220 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	43da      	mvns	r2, r3
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	4013      	ands	r3, r2
 8004210:	b29b      	uxth	r3, r3
 8004212:	2b00      	cmp	r3, #0
 8004214:	bf0c      	ite	eq
 8004216:	2301      	moveq	r3, #1
 8004218:	2300      	movne	r3, #0
 800421a:	b2db      	uxtb	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	e00c      	b.n	800423a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	43da      	mvns	r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	4013      	ands	r3, r2
 800422c:	b29b      	uxth	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	bf0c      	ite	eq
 8004232:	2301      	moveq	r3, #1
 8004234:	2300      	movne	r3, #0
 8004236:	b2db      	uxtb	r3, r3
 8004238:	461a      	mov	r2, r3
 800423a:	79fb      	ldrb	r3, [r7, #7]
 800423c:	429a      	cmp	r2, r3
 800423e:	d0b6      	beq.n	80041ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	4618      	mov	r0, r3
 8004244:	3710      	adds	r7, #16
 8004246:	46bd      	mov	sp, r7
 8004248:	bd80      	pop	{r7, pc}

0800424a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800424a:	b580      	push	{r7, lr}
 800424c:	b084      	sub	sp, #16
 800424e:	af00      	add	r7, sp, #0
 8004250:	60f8      	str	r0, [r7, #12]
 8004252:	60b9      	str	r1, [r7, #8]
 8004254:	607a      	str	r2, [r7, #4]
 8004256:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004258:	e051      	b.n	80042fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004268:	d123      	bne.n	80042b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004278:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004282:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	f043 0204 	orr.w	r2, r3, #4
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e046      	b.n	8004340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042b8:	d021      	beq.n	80042fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042ba:	f7fe fb13 	bl	80028e4 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d302      	bcc.n	80042d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d116      	bne.n	80042fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2220      	movs	r2, #32
 80042da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	f043 0220 	orr.w	r2, r3, #32
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e020      	b.n	8004340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	0c1b      	lsrs	r3, r3, #16
 8004302:	b2db      	uxtb	r3, r3
 8004304:	2b01      	cmp	r3, #1
 8004306:	d10c      	bne.n	8004322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	43da      	mvns	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	4013      	ands	r3, r2
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	bf14      	ite	ne
 800431a:	2301      	movne	r3, #1
 800431c:	2300      	moveq	r3, #0
 800431e:	b2db      	uxtb	r3, r3
 8004320:	e00b      	b.n	800433a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	43da      	mvns	r2, r3
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	4013      	ands	r3, r2
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	bf14      	ite	ne
 8004334:	2301      	movne	r3, #1
 8004336:	2300      	moveq	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d18d      	bne.n	800425a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004354:	e02d      	b.n	80043b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 f8ce 	bl	80044f8 <I2C_IsAcknowledgeFailed>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e02d      	b.n	80043c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800436c:	d021      	beq.n	80043b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800436e:	f7fe fab9 	bl	80028e4 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	429a      	cmp	r2, r3
 800437c:	d302      	bcc.n	8004384 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d116      	bne.n	80043b2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2200      	movs	r2, #0
 8004388:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2220      	movs	r2, #32
 800438e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	f043 0220 	orr.w	r2, r3, #32
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e007      	b.n	80043c2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043bc:	2b80      	cmp	r3, #128	; 0x80
 80043be:	d1ca      	bne.n	8004356 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b084      	sub	sp, #16
 80043ce:	af00      	add	r7, sp, #0
 80043d0:	60f8      	str	r0, [r7, #12]
 80043d2:	60b9      	str	r1, [r7, #8]
 80043d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043d6:	e02d      	b.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043d8:	68f8      	ldr	r0, [r7, #12]
 80043da:	f000 f88d 	bl	80044f8 <I2C_IsAcknowledgeFailed>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d001      	beq.n	80043e8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e02d      	b.n	8004444 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043ee:	d021      	beq.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f0:	f7fe fa78 	bl	80028e4 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	68ba      	ldr	r2, [r7, #8]
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d302      	bcc.n	8004406 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d116      	bne.n	8004434 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2220      	movs	r2, #32
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2200      	movs	r2, #0
 8004418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004420:	f043 0220 	orr.w	r2, r3, #32
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e007      	b.n	8004444 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	f003 0304 	and.w	r3, r3, #4
 800443e:	2b04      	cmp	r3, #4
 8004440:	d1ca      	bne.n	80043d8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004458:	e042      	b.n	80044e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	f003 0310 	and.w	r3, r3, #16
 8004464:	2b10      	cmp	r3, #16
 8004466:	d119      	bne.n	800449c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f06f 0210 	mvn.w	r2, #16
 8004470:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e029      	b.n	80044f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800449c:	f7fe fa22 	bl	80028e4 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d302      	bcc.n	80044b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d116      	bne.n	80044e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2200      	movs	r2, #0
 80044b6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044cc:	f043 0220 	orr.w	r2, r3, #32
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e007      	b.n	80044f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ea:	2b40      	cmp	r3, #64	; 0x40
 80044ec:	d1b5      	bne.n	800445a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044f8:	b480      	push	{r7}
 80044fa:	b083      	sub	sp, #12
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800450a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800450e:	d11b      	bne.n	8004548 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004518:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004534:	f043 0204 	orr.w	r2, r3, #4
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e000      	b.n	800454a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e25b      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d075      	beq.n	8004662 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004576:	4ba3      	ldr	r3, [pc, #652]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	f003 030c 	and.w	r3, r3, #12
 800457e:	2b04      	cmp	r3, #4
 8004580:	d00c      	beq.n	800459c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004582:	4ba0      	ldr	r3, [pc, #640]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800458a:	2b08      	cmp	r3, #8
 800458c:	d112      	bne.n	80045b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800458e:	4b9d      	ldr	r3, [pc, #628]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004596:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800459a:	d10b      	bne.n	80045b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800459c:	4b99      	ldr	r3, [pc, #612]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d05b      	beq.n	8004660 <HAL_RCC_OscConfig+0x108>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d157      	bne.n	8004660 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e236      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045bc:	d106      	bne.n	80045cc <HAL_RCC_OscConfig+0x74>
 80045be:	4b91      	ldr	r3, [pc, #580]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a90      	ldr	r2, [pc, #576]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045c8:	6013      	str	r3, [r2, #0]
 80045ca:	e01d      	b.n	8004608 <HAL_RCC_OscConfig+0xb0>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045d4:	d10c      	bne.n	80045f0 <HAL_RCC_OscConfig+0x98>
 80045d6:	4b8b      	ldr	r3, [pc, #556]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a8a      	ldr	r2, [pc, #552]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	4b88      	ldr	r3, [pc, #544]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a87      	ldr	r2, [pc, #540]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ec:	6013      	str	r3, [r2, #0]
 80045ee:	e00b      	b.n	8004608 <HAL_RCC_OscConfig+0xb0>
 80045f0:	4b84      	ldr	r3, [pc, #528]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a83      	ldr	r2, [pc, #524]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045fa:	6013      	str	r3, [r2, #0]
 80045fc:	4b81      	ldr	r3, [pc, #516]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a80      	ldr	r2, [pc, #512]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004602:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004606:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d013      	beq.n	8004638 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004610:	f7fe f968 	bl	80028e4 <HAL_GetTick>
 8004614:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004616:	e008      	b.n	800462a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004618:	f7fe f964 	bl	80028e4 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	2b64      	cmp	r3, #100	; 0x64
 8004624:	d901      	bls.n	800462a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e1fb      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	4b76      	ldr	r3, [pc, #472]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d0f0      	beq.n	8004618 <HAL_RCC_OscConfig+0xc0>
 8004636:	e014      	b.n	8004662 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004638:	f7fe f954 	bl	80028e4 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800463e:	e008      	b.n	8004652 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004640:	f7fe f950 	bl	80028e4 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b64      	cmp	r3, #100	; 0x64
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e1e7      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004652:	4b6c      	ldr	r3, [pc, #432]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f0      	bne.n	8004640 <HAL_RCC_OscConfig+0xe8>
 800465e:	e000      	b.n	8004662 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004660:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d063      	beq.n	8004736 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800466e:	4b65      	ldr	r3, [pc, #404]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f003 030c 	and.w	r3, r3, #12
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00b      	beq.n	8004692 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800467a:	4b62      	ldr	r3, [pc, #392]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004682:	2b08      	cmp	r3, #8
 8004684:	d11c      	bne.n	80046c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004686:	4b5f      	ldr	r3, [pc, #380]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d116      	bne.n	80046c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004692:	4b5c      	ldr	r3, [pc, #368]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d005      	beq.n	80046aa <HAL_RCC_OscConfig+0x152>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d001      	beq.n	80046aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e1bb      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046aa:	4b56      	ldr	r3, [pc, #344]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	00db      	lsls	r3, r3, #3
 80046b8:	4952      	ldr	r1, [pc, #328]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046be:	e03a      	b.n	8004736 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d020      	beq.n	800470a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046c8:	4b4f      	ldr	r3, [pc, #316]	; (8004808 <HAL_RCC_OscConfig+0x2b0>)
 80046ca:	2201      	movs	r2, #1
 80046cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ce:	f7fe f909 	bl	80028e4 <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046d6:	f7fe f905 	bl	80028e4 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e19c      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046e8:	4b46      	ldr	r3, [pc, #280]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d0f0      	beq.n	80046d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f4:	4b43      	ldr	r3, [pc, #268]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	00db      	lsls	r3, r3, #3
 8004702:	4940      	ldr	r1, [pc, #256]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 8004704:	4313      	orrs	r3, r2
 8004706:	600b      	str	r3, [r1, #0]
 8004708:	e015      	b.n	8004736 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800470a:	4b3f      	ldr	r3, [pc, #252]	; (8004808 <HAL_RCC_OscConfig+0x2b0>)
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004710:	f7fe f8e8 	bl	80028e4 <HAL_GetTick>
 8004714:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004716:	e008      	b.n	800472a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004718:	f7fe f8e4 	bl	80028e4 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	2b02      	cmp	r3, #2
 8004724:	d901      	bls.n	800472a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e17b      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800472a:	4b36      	ldr	r3, [pc, #216]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1f0      	bne.n	8004718 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0308 	and.w	r3, r3, #8
 800473e:	2b00      	cmp	r3, #0
 8004740:	d030      	beq.n	80047a4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d016      	beq.n	8004778 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800474a:	4b30      	ldr	r3, [pc, #192]	; (800480c <HAL_RCC_OscConfig+0x2b4>)
 800474c:	2201      	movs	r2, #1
 800474e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004750:	f7fe f8c8 	bl	80028e4 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004758:	f7fe f8c4 	bl	80028e4 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e15b      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800476a:	4b26      	ldr	r3, [pc, #152]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 800476c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d0f0      	beq.n	8004758 <HAL_RCC_OscConfig+0x200>
 8004776:	e015      	b.n	80047a4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004778:	4b24      	ldr	r3, [pc, #144]	; (800480c <HAL_RCC_OscConfig+0x2b4>)
 800477a:	2200      	movs	r2, #0
 800477c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800477e:	f7fe f8b1 	bl	80028e4 <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004786:	f7fe f8ad 	bl	80028e4 <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e144      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004798:	4b1a      	ldr	r3, [pc, #104]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 800479a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1f0      	bne.n	8004786 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 80a0 	beq.w	80048f2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047b2:	2300      	movs	r3, #0
 80047b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047b6:	4b13      	ldr	r3, [pc, #76]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80047b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10f      	bne.n	80047e2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047c2:	2300      	movs	r3, #0
 80047c4:	60bb      	str	r3, [r7, #8]
 80047c6:	4b0f      	ldr	r3, [pc, #60]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ca:	4a0e      	ldr	r2, [pc, #56]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80047cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047d0:	6413      	str	r3, [r2, #64]	; 0x40
 80047d2:	4b0c      	ldr	r3, [pc, #48]	; (8004804 <HAL_RCC_OscConfig+0x2ac>)
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047da:	60bb      	str	r3, [r7, #8]
 80047dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047de:	2301      	movs	r3, #1
 80047e0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e2:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <HAL_RCC_OscConfig+0x2b8>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d121      	bne.n	8004832 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ee:	4b08      	ldr	r3, [pc, #32]	; (8004810 <HAL_RCC_OscConfig+0x2b8>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a07      	ldr	r2, [pc, #28]	; (8004810 <HAL_RCC_OscConfig+0x2b8>)
 80047f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047fa:	f7fe f873 	bl	80028e4 <HAL_GetTick>
 80047fe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004800:	e011      	b.n	8004826 <HAL_RCC_OscConfig+0x2ce>
 8004802:	bf00      	nop
 8004804:	40023800 	.word	0x40023800
 8004808:	42470000 	.word	0x42470000
 800480c:	42470e80 	.word	0x42470e80
 8004810:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004814:	f7fe f866 	bl	80028e4 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e0fd      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004826:	4b81      	ldr	r3, [pc, #516]	; (8004a2c <HAL_RCC_OscConfig+0x4d4>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800482e:	2b00      	cmp	r3, #0
 8004830:	d0f0      	beq.n	8004814 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d106      	bne.n	8004848 <HAL_RCC_OscConfig+0x2f0>
 800483a:	4b7d      	ldr	r3, [pc, #500]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 800483c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483e:	4a7c      	ldr	r2, [pc, #496]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	6713      	str	r3, [r2, #112]	; 0x70
 8004846:	e01c      	b.n	8004882 <HAL_RCC_OscConfig+0x32a>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	2b05      	cmp	r3, #5
 800484e:	d10c      	bne.n	800486a <HAL_RCC_OscConfig+0x312>
 8004850:	4b77      	ldr	r3, [pc, #476]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004854:	4a76      	ldr	r2, [pc, #472]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004856:	f043 0304 	orr.w	r3, r3, #4
 800485a:	6713      	str	r3, [r2, #112]	; 0x70
 800485c:	4b74      	ldr	r3, [pc, #464]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004860:	4a73      	ldr	r2, [pc, #460]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004862:	f043 0301 	orr.w	r3, r3, #1
 8004866:	6713      	str	r3, [r2, #112]	; 0x70
 8004868:	e00b      	b.n	8004882 <HAL_RCC_OscConfig+0x32a>
 800486a:	4b71      	ldr	r3, [pc, #452]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 800486c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800486e:	4a70      	ldr	r2, [pc, #448]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004870:	f023 0301 	bic.w	r3, r3, #1
 8004874:	6713      	str	r3, [r2, #112]	; 0x70
 8004876:	4b6e      	ldr	r3, [pc, #440]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487a:	4a6d      	ldr	r2, [pc, #436]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 800487c:	f023 0304 	bic.w	r3, r3, #4
 8004880:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d015      	beq.n	80048b6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800488a:	f7fe f82b 	bl	80028e4 <HAL_GetTick>
 800488e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004890:	e00a      	b.n	80048a8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004892:	f7fe f827 	bl	80028e4 <HAL_GetTick>
 8004896:	4602      	mov	r2, r0
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e0bc      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048a8:	4b61      	ldr	r3, [pc, #388]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 80048aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0ee      	beq.n	8004892 <HAL_RCC_OscConfig+0x33a>
 80048b4:	e014      	b.n	80048e0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048b6:	f7fe f815 	bl	80028e4 <HAL_GetTick>
 80048ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048bc:	e00a      	b.n	80048d4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048be:	f7fe f811 	bl	80028e4 <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	1ad3      	subs	r3, r2, r3
 80048c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d901      	bls.n	80048d4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e0a6      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048d4:	4b56      	ldr	r3, [pc, #344]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 80048d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1ee      	bne.n	80048be <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048e0:	7dfb      	ldrb	r3, [r7, #23]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d105      	bne.n	80048f2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048e6:	4b52      	ldr	r3, [pc, #328]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 80048e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ea:	4a51      	ldr	r2, [pc, #324]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 80048ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048f0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f000 8092 	beq.w	8004a20 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048fc:	4b4c      	ldr	r3, [pc, #304]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f003 030c 	and.w	r3, r3, #12
 8004904:	2b08      	cmp	r3, #8
 8004906:	d05c      	beq.n	80049c2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	699b      	ldr	r3, [r3, #24]
 800490c:	2b02      	cmp	r3, #2
 800490e:	d141      	bne.n	8004994 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004910:	4b48      	ldr	r3, [pc, #288]	; (8004a34 <HAL_RCC_OscConfig+0x4dc>)
 8004912:	2200      	movs	r2, #0
 8004914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004916:	f7fd ffe5 	bl	80028e4 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800491c:	e008      	b.n	8004930 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800491e:	f7fd ffe1 	bl	80028e4 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e078      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004930:	4b3f      	ldr	r3, [pc, #252]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d1f0      	bne.n	800491e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	69da      	ldr	r2, [r3, #28]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a1b      	ldr	r3, [r3, #32]
 8004944:	431a      	orrs	r2, r3
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494a:	019b      	lsls	r3, r3, #6
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004952:	085b      	lsrs	r3, r3, #1
 8004954:	3b01      	subs	r3, #1
 8004956:	041b      	lsls	r3, r3, #16
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800495e:	061b      	lsls	r3, r3, #24
 8004960:	4933      	ldr	r1, [pc, #204]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004962:	4313      	orrs	r3, r2
 8004964:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004966:	4b33      	ldr	r3, [pc, #204]	; (8004a34 <HAL_RCC_OscConfig+0x4dc>)
 8004968:	2201      	movs	r2, #1
 800496a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800496c:	f7fd ffba 	bl	80028e4 <HAL_GetTick>
 8004970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004972:	e008      	b.n	8004986 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004974:	f7fd ffb6 	bl	80028e4 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	2b02      	cmp	r3, #2
 8004980:	d901      	bls.n	8004986 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e04d      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004986:	4b2a      	ldr	r3, [pc, #168]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d0f0      	beq.n	8004974 <HAL_RCC_OscConfig+0x41c>
 8004992:	e045      	b.n	8004a20 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004994:	4b27      	ldr	r3, [pc, #156]	; (8004a34 <HAL_RCC_OscConfig+0x4dc>)
 8004996:	2200      	movs	r2, #0
 8004998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800499a:	f7fd ffa3 	bl	80028e4 <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049a2:	f7fd ff9f 	bl	80028e4 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e036      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049b4:	4b1e      	ldr	r3, [pc, #120]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1f0      	bne.n	80049a2 <HAL_RCC_OscConfig+0x44a>
 80049c0:	e02e      	b.n	8004a20 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d101      	bne.n	80049ce <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e029      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049ce:	4b18      	ldr	r3, [pc, #96]	; (8004a30 <HAL_RCC_OscConfig+0x4d8>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	69db      	ldr	r3, [r3, #28]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d11c      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d115      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049f6:	4013      	ands	r3, r2
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d10d      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d106      	bne.n	8004a1c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d001      	beq.n	8004a20 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	40007000 	.word	0x40007000
 8004a30:	40023800 	.word	0x40023800
 8004a34:	42470060 	.word	0x42470060

08004a38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e0cc      	b.n	8004be6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a4c:	4b68      	ldr	r3, [pc, #416]	; (8004bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 030f 	and.w	r3, r3, #15
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d90c      	bls.n	8004a74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a5a:	4b65      	ldr	r3, [pc, #404]	; (8004bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	b2d2      	uxtb	r2, r2
 8004a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a62:	4b63      	ldr	r3, [pc, #396]	; (8004bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d001      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e0b8      	b.n	8004be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0302 	and.w	r3, r3, #2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d020      	beq.n	8004ac2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0304 	and.w	r3, r3, #4
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a8c:	4b59      	ldr	r3, [pc, #356]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	4a58      	ldr	r2, [pc, #352]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0308 	and.w	r3, r3, #8
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d005      	beq.n	8004ab0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aa4:	4b53      	ldr	r3, [pc, #332]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa6:	689b      	ldr	r3, [r3, #8]
 8004aa8:	4a52      	ldr	r2, [pc, #328]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004aaa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004aae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ab0:	4b50      	ldr	r3, [pc, #320]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	494d      	ldr	r1, [pc, #308]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0301 	and.w	r3, r3, #1
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d044      	beq.n	8004b58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d107      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ad6:	4b47      	ldr	r3, [pc, #284]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d119      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e07f      	b.n	8004be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d003      	beq.n	8004af6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d107      	bne.n	8004b06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004af6:	4b3f      	ldr	r3, [pc, #252]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d109      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e06f      	b.n	8004be6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b06:	4b3b      	ldr	r3, [pc, #236]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0302 	and.w	r3, r3, #2
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e067      	b.n	8004be6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b16:	4b37      	ldr	r3, [pc, #220]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f023 0203 	bic.w	r2, r3, #3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	4934      	ldr	r1, [pc, #208]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b28:	f7fd fedc 	bl	80028e4 <HAL_GetTick>
 8004b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b2e:	e00a      	b.n	8004b46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b30:	f7fd fed8 	bl	80028e4 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e04f      	b.n	8004be6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b46:	4b2b      	ldr	r3, [pc, #172]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f003 020c 	and.w	r2, r3, #12
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d1eb      	bne.n	8004b30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b58:	4b25      	ldr	r3, [pc, #148]	; (8004bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 030f 	and.w	r3, r3, #15
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d20c      	bcs.n	8004b80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b66:	4b22      	ldr	r3, [pc, #136]	; (8004bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	b2d2      	uxtb	r2, r2
 8004b6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b6e:	4b20      	ldr	r3, [pc, #128]	; (8004bf0 <HAL_RCC_ClockConfig+0x1b8>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 030f 	and.w	r3, r3, #15
 8004b76:	683a      	ldr	r2, [r7, #0]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d001      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	e032      	b.n	8004be6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0304 	and.w	r3, r3, #4
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d008      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b8c:	4b19      	ldr	r3, [pc, #100]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	4916      	ldr	r1, [pc, #88]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0308 	and.w	r3, r3, #8
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d009      	beq.n	8004bbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004baa:	4b12      	ldr	r3, [pc, #72]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	00db      	lsls	r3, r3, #3
 8004bb8:	490e      	ldr	r1, [pc, #56]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004bbe:	f000 f821 	bl	8004c04 <HAL_RCC_GetSysClockFreq>
 8004bc2:	4601      	mov	r1, r0
 8004bc4:	4b0b      	ldr	r3, [pc, #44]	; (8004bf4 <HAL_RCC_ClockConfig+0x1bc>)
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	091b      	lsrs	r3, r3, #4
 8004bca:	f003 030f 	and.w	r3, r3, #15
 8004bce:	4a0a      	ldr	r2, [pc, #40]	; (8004bf8 <HAL_RCC_ClockConfig+0x1c0>)
 8004bd0:	5cd3      	ldrb	r3, [r2, r3]
 8004bd2:	fa21 f303 	lsr.w	r3, r1, r3
 8004bd6:	4a09      	ldr	r2, [pc, #36]	; (8004bfc <HAL_RCC_ClockConfig+0x1c4>)
 8004bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004bda:	4b09      	ldr	r3, [pc, #36]	; (8004c00 <HAL_RCC_ClockConfig+0x1c8>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4618      	mov	r0, r3
 8004be0:	f7fd fe3c 	bl	800285c <HAL_InitTick>

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3710      	adds	r7, #16
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	bf00      	nop
 8004bf0:	40023c00 	.word	0x40023c00
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	08008e18 	.word	0x08008e18
 8004bfc:	20000018 	.word	0x20000018
 8004c00:	20000024 	.word	0x20000024

08004c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	607b      	str	r3, [r7, #4]
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]
 8004c12:	2300      	movs	r3, #0
 8004c14:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004c16:	2300      	movs	r3, #0
 8004c18:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c1a:	4b63      	ldr	r3, [pc, #396]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 030c 	and.w	r3, r3, #12
 8004c22:	2b04      	cmp	r3, #4
 8004c24:	d007      	beq.n	8004c36 <HAL_RCC_GetSysClockFreq+0x32>
 8004c26:	2b08      	cmp	r3, #8
 8004c28:	d008      	beq.n	8004c3c <HAL_RCC_GetSysClockFreq+0x38>
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f040 80b4 	bne.w	8004d98 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c30:	4b5e      	ldr	r3, [pc, #376]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004c32:	60bb      	str	r3, [r7, #8]
       break;
 8004c34:	e0b3      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c36:	4b5e      	ldr	r3, [pc, #376]	; (8004db0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004c38:	60bb      	str	r3, [r7, #8]
      break;
 8004c3a:	e0b0      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c3c:	4b5a      	ldr	r3, [pc, #360]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c44:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c46:	4b58      	ldr	r3, [pc, #352]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d04a      	beq.n	8004ce8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c52:	4b55      	ldr	r3, [pc, #340]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	099b      	lsrs	r3, r3, #6
 8004c58:	f04f 0400 	mov.w	r4, #0
 8004c5c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	ea03 0501 	and.w	r5, r3, r1
 8004c68:	ea04 0602 	and.w	r6, r4, r2
 8004c6c:	4629      	mov	r1, r5
 8004c6e:	4632      	mov	r2, r6
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	f04f 0400 	mov.w	r4, #0
 8004c78:	0154      	lsls	r4, r2, #5
 8004c7a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004c7e:	014b      	lsls	r3, r1, #5
 8004c80:	4619      	mov	r1, r3
 8004c82:	4622      	mov	r2, r4
 8004c84:	1b49      	subs	r1, r1, r5
 8004c86:	eb62 0206 	sbc.w	r2, r2, r6
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	f04f 0400 	mov.w	r4, #0
 8004c92:	0194      	lsls	r4, r2, #6
 8004c94:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004c98:	018b      	lsls	r3, r1, #6
 8004c9a:	1a5b      	subs	r3, r3, r1
 8004c9c:	eb64 0402 	sbc.w	r4, r4, r2
 8004ca0:	f04f 0100 	mov.w	r1, #0
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	00e2      	lsls	r2, r4, #3
 8004caa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004cae:	00d9      	lsls	r1, r3, #3
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4614      	mov	r4, r2
 8004cb4:	195b      	adds	r3, r3, r5
 8004cb6:	eb44 0406 	adc.w	r4, r4, r6
 8004cba:	f04f 0100 	mov.w	r1, #0
 8004cbe:	f04f 0200 	mov.w	r2, #0
 8004cc2:	0262      	lsls	r2, r4, #9
 8004cc4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004cc8:	0259      	lsls	r1, r3, #9
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4614      	mov	r4, r2
 8004cce:	4618      	mov	r0, r3
 8004cd0:	4621      	mov	r1, r4
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	f04f 0400 	mov.w	r4, #0
 8004cd8:	461a      	mov	r2, r3
 8004cda:	4623      	mov	r3, r4
 8004cdc:	f7fb ff68 	bl	8000bb0 <__aeabi_uldivmod>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	460c      	mov	r4, r1
 8004ce4:	60fb      	str	r3, [r7, #12]
 8004ce6:	e049      	b.n	8004d7c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ce8:	4b2f      	ldr	r3, [pc, #188]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	099b      	lsrs	r3, r3, #6
 8004cee:	f04f 0400 	mov.w	r4, #0
 8004cf2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004cf6:	f04f 0200 	mov.w	r2, #0
 8004cfa:	ea03 0501 	and.w	r5, r3, r1
 8004cfe:	ea04 0602 	and.w	r6, r4, r2
 8004d02:	4629      	mov	r1, r5
 8004d04:	4632      	mov	r2, r6
 8004d06:	f04f 0300 	mov.w	r3, #0
 8004d0a:	f04f 0400 	mov.w	r4, #0
 8004d0e:	0154      	lsls	r4, r2, #5
 8004d10:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004d14:	014b      	lsls	r3, r1, #5
 8004d16:	4619      	mov	r1, r3
 8004d18:	4622      	mov	r2, r4
 8004d1a:	1b49      	subs	r1, r1, r5
 8004d1c:	eb62 0206 	sbc.w	r2, r2, r6
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	f04f 0400 	mov.w	r4, #0
 8004d28:	0194      	lsls	r4, r2, #6
 8004d2a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004d2e:	018b      	lsls	r3, r1, #6
 8004d30:	1a5b      	subs	r3, r3, r1
 8004d32:	eb64 0402 	sbc.w	r4, r4, r2
 8004d36:	f04f 0100 	mov.w	r1, #0
 8004d3a:	f04f 0200 	mov.w	r2, #0
 8004d3e:	00e2      	lsls	r2, r4, #3
 8004d40:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004d44:	00d9      	lsls	r1, r3, #3
 8004d46:	460b      	mov	r3, r1
 8004d48:	4614      	mov	r4, r2
 8004d4a:	195b      	adds	r3, r3, r5
 8004d4c:	eb44 0406 	adc.w	r4, r4, r6
 8004d50:	f04f 0100 	mov.w	r1, #0
 8004d54:	f04f 0200 	mov.w	r2, #0
 8004d58:	02a2      	lsls	r2, r4, #10
 8004d5a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004d5e:	0299      	lsls	r1, r3, #10
 8004d60:	460b      	mov	r3, r1
 8004d62:	4614      	mov	r4, r2
 8004d64:	4618      	mov	r0, r3
 8004d66:	4621      	mov	r1, r4
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f04f 0400 	mov.w	r4, #0
 8004d6e:	461a      	mov	r2, r3
 8004d70:	4623      	mov	r3, r4
 8004d72:	f7fb ff1d 	bl	8000bb0 <__aeabi_uldivmod>
 8004d76:	4603      	mov	r3, r0
 8004d78:	460c      	mov	r4, r1
 8004d7a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004d7c:	4b0a      	ldr	r3, [pc, #40]	; (8004da8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	0c1b      	lsrs	r3, r3, #16
 8004d82:	f003 0303 	and.w	r3, r3, #3
 8004d86:	3301      	adds	r3, #1
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d94:	60bb      	str	r3, [r7, #8]
      break;
 8004d96:	e002      	b.n	8004d9e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d98:	4b04      	ldr	r3, [pc, #16]	; (8004dac <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d9a:	60bb      	str	r3, [r7, #8]
      break;
 8004d9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d9e:	68bb      	ldr	r3, [r7, #8]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004da8:	40023800 	.word	0x40023800
 8004dac:	00f42400 	.word	0x00f42400
 8004db0:	007a1200 	.word	0x007a1200

08004db4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004db8:	4b03      	ldr	r3, [pc, #12]	; (8004dc8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004dba:	681b      	ldr	r3, [r3, #0]
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	20000018 	.word	0x20000018

08004dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004dd0:	f7ff fff0 	bl	8004db4 <HAL_RCC_GetHCLKFreq>
 8004dd4:	4601      	mov	r1, r0
 8004dd6:	4b05      	ldr	r3, [pc, #20]	; (8004dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	0a9b      	lsrs	r3, r3, #10
 8004ddc:	f003 0307 	and.w	r3, r3, #7
 8004de0:	4a03      	ldr	r2, [pc, #12]	; (8004df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004de2:	5cd3      	ldrb	r3, [r2, r3]
 8004de4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	40023800 	.word	0x40023800
 8004df0:	08008e28 	.word	0x08008e28

08004df4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004df8:	f7ff ffdc 	bl	8004db4 <HAL_RCC_GetHCLKFreq>
 8004dfc:	4601      	mov	r1, r0
 8004dfe:	4b05      	ldr	r3, [pc, #20]	; (8004e14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	0b5b      	lsrs	r3, r3, #13
 8004e04:	f003 0307 	and.w	r3, r3, #7
 8004e08:	4a03      	ldr	r2, [pc, #12]	; (8004e18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e0a:	5cd3      	ldrb	r3, [r2, r3]
 8004e0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	bd80      	pop	{r7, pc}
 8004e14:	40023800 	.word	0x40023800
 8004e18:	08008e28 	.word	0x08008e28

08004e1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b082      	sub	sp, #8
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d101      	bne.n	8004e2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e01d      	b.n	8004e6a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d106      	bne.n	8004e48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7fc fd96 	bl	8001974 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	3304      	adds	r3, #4
 8004e58:	4619      	mov	r1, r3
 8004e5a:	4610      	mov	r0, r2
 8004e5c:	f000 fc0c 	bl	8005678 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b085      	sub	sp, #20
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f042 0201 	orr.w	r2, r2, #1
 8004e88:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	f003 0307 	and.w	r3, r3, #7
 8004e94:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2b06      	cmp	r3, #6
 8004e9a:	d007      	beq.n	8004eac <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f042 0201 	orr.w	r2, r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3714      	adds	r7, #20
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b082      	sub	sp, #8
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e01d      	b.n	8004f08 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed2:	b2db      	uxtb	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2200      	movs	r2, #0
 8004edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 f815 	bl	8004f10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2202      	movs	r2, #2
 8004eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	3304      	adds	r3, #4
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	4610      	mov	r0, r2
 8004efa:	f000 fbbd 	bl	8005678 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3708      	adds	r7, #8
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2201      	movs	r2, #1
 8004f34:	6839      	ldr	r1, [r7, #0]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 fe44 	bl	8005bc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a10      	ldr	r2, [pc, #64]	; (8004f84 <HAL_TIM_PWM_Start+0x60>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d107      	bne.n	8004f56 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f54:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2b06      	cmp	r3, #6
 8004f66:	d007      	beq.n	8004f78 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
 8004f82:	bf00      	nop
 8004f84:	40010000 	.word	0x40010000

08004f88 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e083      	b.n	80050a4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d106      	bne.n	8004fb6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f7fc fd43 	bl	8001a3c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2202      	movs	r2, #2
 8004fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	6812      	ldr	r2, [r2, #0]
 8004fc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fcc:	f023 0307 	bic.w	r3, r3, #7
 8004fd0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	3304      	adds	r3, #4
 8004fda:	4619      	mov	r1, r3
 8004fdc:	4610      	mov	r0, r2
 8004fde:	f000 fb4b 	bl	8005678 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	699b      	ldr	r3, [r3, #24]
 8004ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	4313      	orrs	r3, r2
 8005002:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800500a:	f023 0303 	bic.w	r3, r3, #3
 800500e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	021b      	lsls	r3, r3, #8
 800501a:	4313      	orrs	r3, r2
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4313      	orrs	r3, r2
 8005020:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005028:	f023 030c 	bic.w	r3, r3, #12
 800502c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005034:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005038:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	68da      	ldr	r2, [r3, #12]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	69db      	ldr	r3, [r3, #28]
 8005042:	021b      	lsls	r3, r3, #8
 8005044:	4313      	orrs	r3, r2
 8005046:	693a      	ldr	r2, [r7, #16]
 8005048:	4313      	orrs	r3, r2
 800504a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	011a      	lsls	r2, r3, #4
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	031b      	lsls	r3, r3, #12
 8005058:	4313      	orrs	r3, r2
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	4313      	orrs	r3, r2
 800505e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005066:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800506e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	685a      	ldr	r2, [r3, #4]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	4313      	orrs	r3, r2
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3718      	adds	r7, #24
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d002      	beq.n	80050c2 <HAL_TIM_Encoder_Start+0x16>
 80050bc:	2b04      	cmp	r3, #4
 80050be:	d008      	beq.n	80050d2 <HAL_TIM_Encoder_Start+0x26>
 80050c0:	e00f      	b.n	80050e2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2201      	movs	r2, #1
 80050c8:	2100      	movs	r1, #0
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 fd7a 	bl	8005bc4 <TIM_CCxChannelCmd>
      break;
 80050d0:	e016      	b.n	8005100 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2201      	movs	r2, #1
 80050d8:	2104      	movs	r1, #4
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 fd72 	bl	8005bc4 <TIM_CCxChannelCmd>
      break;
 80050e0:	e00e      	b.n	8005100 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	2201      	movs	r2, #1
 80050e8:	2100      	movs	r1, #0
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fd6a 	bl	8005bc4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2201      	movs	r2, #1
 80050f6:	2104      	movs	r1, #4
 80050f8:	4618      	mov	r0, r3
 80050fa:	f000 fd63 	bl	8005bc4 <TIM_CCxChannelCmd>
      break;
 80050fe:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0201 	orr.w	r2, r2, #1
 800510e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800511a:	b580      	push	{r7, lr}
 800511c:	b082      	sub	sp, #8
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	691b      	ldr	r3, [r3, #16]
 8005128:	f003 0302 	and.w	r3, r3, #2
 800512c:	2b02      	cmp	r3, #2
 800512e:	d122      	bne.n	8005176 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	2b02      	cmp	r3, #2
 800513c:	d11b      	bne.n	8005176 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f06f 0202 	mvn.w	r2, #2
 8005146:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	f003 0303 	and.w	r3, r3, #3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 fa6c 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 8005162:	e005      	b.n	8005170 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005164:	6878      	ldr	r0, [r7, #4]
 8005166:	f000 fa5e 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f000 fa6f 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	f003 0304 	and.w	r3, r3, #4
 8005180:	2b04      	cmp	r3, #4
 8005182:	d122      	bne.n	80051ca <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	f003 0304 	and.w	r3, r3, #4
 800518e:	2b04      	cmp	r3, #4
 8005190:	d11b      	bne.n	80051ca <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f06f 0204 	mvn.w	r2, #4
 800519a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d003      	beq.n	80051b8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 fa42 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 80051b6:	e005      	b.n	80051c4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	f000 fa34 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 fa45 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	f003 0308 	and.w	r3, r3, #8
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d122      	bne.n	800521e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68db      	ldr	r3, [r3, #12]
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b08      	cmp	r3, #8
 80051e4:	d11b      	bne.n	800521e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f06f 0208 	mvn.w	r2, #8
 80051ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2204      	movs	r2, #4
 80051f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	69db      	ldr	r3, [r3, #28]
 80051fc:	f003 0303 	and.w	r3, r3, #3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 fa18 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 800520a:	e005      	b.n	8005218 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f000 fa0a 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 fa1b 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	f003 0310 	and.w	r3, r3, #16
 8005228:	2b10      	cmp	r3, #16
 800522a:	d122      	bne.n	8005272 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f003 0310 	and.w	r3, r3, #16
 8005236:	2b10      	cmp	r3, #16
 8005238:	d11b      	bne.n	8005272 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f06f 0210 	mvn.w	r2, #16
 8005242:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2208      	movs	r2, #8
 8005248:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	69db      	ldr	r3, [r3, #28]
 8005250:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005254:	2b00      	cmp	r3, #0
 8005256:	d003      	beq.n	8005260 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f9ee 	bl	800563a <HAL_TIM_IC_CaptureCallback>
 800525e:	e005      	b.n	800526c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 f9e0 	bl	8005626 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f9f1 	bl	800564e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	f003 0301 	and.w	r3, r3, #1
 800527c:	2b01      	cmp	r3, #1
 800527e:	d10e      	bne.n	800529e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	2b01      	cmp	r3, #1
 800528c:	d107      	bne.n	800529e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f06f 0201 	mvn.w	r2, #1
 8005296:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7fc f82f 	bl	80012fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052a8:	2b80      	cmp	r3, #128	; 0x80
 80052aa:	d10e      	bne.n	80052ca <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052b6:	2b80      	cmp	r3, #128	; 0x80
 80052b8:	d107      	bne.n	80052ca <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80052c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 fd6d 	bl	8005da4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	691b      	ldr	r3, [r3, #16]
 80052d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052d4:	2b40      	cmp	r3, #64	; 0x40
 80052d6:	d10e      	bne.n	80052f6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052e2:	2b40      	cmp	r3, #64	; 0x40
 80052e4:	d107      	bne.n	80052f6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f9b6 	bl	8005662 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	f003 0320 	and.w	r3, r3, #32
 8005300:	2b20      	cmp	r3, #32
 8005302:	d10e      	bne.n	8005322 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	f003 0320 	and.w	r3, r3, #32
 800530e:	2b20      	cmp	r3, #32
 8005310:	d107      	bne.n	8005322 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f06f 0220 	mvn.w	r2, #32
 800531a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 fd37 	bl	8005d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005322:	bf00      	nop
 8005324:	3708      	adds	r7, #8
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
	...

0800532c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800533e:	2b01      	cmp	r3, #1
 8005340:	d101      	bne.n	8005346 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005342:	2302      	movs	r3, #2
 8005344:	e0b4      	b.n	80054b0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2202      	movs	r2, #2
 8005352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b0c      	cmp	r3, #12
 800535a:	f200 809f 	bhi.w	800549c <HAL_TIM_PWM_ConfigChannel+0x170>
 800535e:	a201      	add	r2, pc, #4	; (adr r2, 8005364 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005364:	08005399 	.word	0x08005399
 8005368:	0800549d 	.word	0x0800549d
 800536c:	0800549d 	.word	0x0800549d
 8005370:	0800549d 	.word	0x0800549d
 8005374:	080053d9 	.word	0x080053d9
 8005378:	0800549d 	.word	0x0800549d
 800537c:	0800549d 	.word	0x0800549d
 8005380:	0800549d 	.word	0x0800549d
 8005384:	0800541b 	.word	0x0800541b
 8005388:	0800549d 	.word	0x0800549d
 800538c:	0800549d 	.word	0x0800549d
 8005390:	0800549d 	.word	0x0800549d
 8005394:	0800545b 	.word	0x0800545b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68b9      	ldr	r1, [r7, #8]
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 f9ea 	bl	8005778 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	699a      	ldr	r2, [r3, #24]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0208 	orr.w	r2, r2, #8
 80053b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	699a      	ldr	r2, [r3, #24]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f022 0204 	bic.w	r2, r2, #4
 80053c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	6999      	ldr	r1, [r3, #24]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	691a      	ldr	r2, [r3, #16]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	430a      	orrs	r2, r1
 80053d4:	619a      	str	r2, [r3, #24]
      break;
 80053d6:	e062      	b.n	800549e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68b9      	ldr	r1, [r7, #8]
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 fa30 	bl	8005844 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	699a      	ldr	r2, [r3, #24]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	699a      	ldr	r2, [r3, #24]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6999      	ldr	r1, [r3, #24]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	021a      	lsls	r2, r3, #8
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	430a      	orrs	r2, r1
 8005416:	619a      	str	r2, [r3, #24]
      break;
 8005418:	e041      	b.n	800549e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	68b9      	ldr	r1, [r7, #8]
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fa7b 	bl	800591c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69da      	ldr	r2, [r3, #28]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0208 	orr.w	r2, r2, #8
 8005434:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	69da      	ldr	r2, [r3, #28]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f022 0204 	bic.w	r2, r2, #4
 8005444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	69d9      	ldr	r1, [r3, #28]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	691a      	ldr	r2, [r3, #16]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	61da      	str	r2, [r3, #28]
      break;
 8005458:	e021      	b.n	800549e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68b9      	ldr	r1, [r7, #8]
 8005460:	4618      	mov	r0, r3
 8005462:	f000 fac5 	bl	80059f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69da      	ldr	r2, [r3, #28]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005474:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	69da      	ldr	r2, [r3, #28]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005484:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	69d9      	ldr	r1, [r3, #28]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	021a      	lsls	r2, r3, #8
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	61da      	str	r2, [r3, #28]
      break;
 800549a:	e000      	b.n	800549e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800549c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d101      	bne.n	80054d0 <HAL_TIM_ConfigClockSource+0x18>
 80054cc:	2302      	movs	r3, #2
 80054ce:	e0a6      	b.n	800561e <HAL_TIM_ConfigClockSource+0x166>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2b40      	cmp	r3, #64	; 0x40
 8005506:	d067      	beq.n	80055d8 <HAL_TIM_ConfigClockSource+0x120>
 8005508:	2b40      	cmp	r3, #64	; 0x40
 800550a:	d80b      	bhi.n	8005524 <HAL_TIM_ConfigClockSource+0x6c>
 800550c:	2b10      	cmp	r3, #16
 800550e:	d073      	beq.n	80055f8 <HAL_TIM_ConfigClockSource+0x140>
 8005510:	2b10      	cmp	r3, #16
 8005512:	d802      	bhi.n	800551a <HAL_TIM_ConfigClockSource+0x62>
 8005514:	2b00      	cmp	r3, #0
 8005516:	d06f      	beq.n	80055f8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005518:	e078      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800551a:	2b20      	cmp	r3, #32
 800551c:	d06c      	beq.n	80055f8 <HAL_TIM_ConfigClockSource+0x140>
 800551e:	2b30      	cmp	r3, #48	; 0x30
 8005520:	d06a      	beq.n	80055f8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005522:	e073      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005524:	2b70      	cmp	r3, #112	; 0x70
 8005526:	d00d      	beq.n	8005544 <HAL_TIM_ConfigClockSource+0x8c>
 8005528:	2b70      	cmp	r3, #112	; 0x70
 800552a:	d804      	bhi.n	8005536 <HAL_TIM_ConfigClockSource+0x7e>
 800552c:	2b50      	cmp	r3, #80	; 0x50
 800552e:	d033      	beq.n	8005598 <HAL_TIM_ConfigClockSource+0xe0>
 8005530:	2b60      	cmp	r3, #96	; 0x60
 8005532:	d041      	beq.n	80055b8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005534:	e06a      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005536:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800553a:	d066      	beq.n	800560a <HAL_TIM_ConfigClockSource+0x152>
 800553c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005540:	d017      	beq.n	8005572 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005542:	e063      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6818      	ldr	r0, [r3, #0]
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	6899      	ldr	r1, [r3, #8]
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	685a      	ldr	r2, [r3, #4]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f000 fb16 	bl	8005b84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005566:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	609a      	str	r2, [r3, #8]
      break;
 8005570:	e04c      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6818      	ldr	r0, [r3, #0]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	6899      	ldr	r1, [r3, #8]
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	685a      	ldr	r2, [r3, #4]
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f000 faff 	bl	8005b84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	689a      	ldr	r2, [r3, #8]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005594:	609a      	str	r2, [r3, #8]
      break;
 8005596:	e039      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6818      	ldr	r0, [r3, #0]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	6859      	ldr	r1, [r3, #4]
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	461a      	mov	r2, r3
 80055a6:	f000 fa73 	bl	8005a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2150      	movs	r1, #80	; 0x50
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 facc 	bl	8005b4e <TIM_ITRx_SetConfig>
      break;
 80055b6:	e029      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6818      	ldr	r0, [r3, #0]
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	6859      	ldr	r1, [r3, #4]
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	461a      	mov	r2, r3
 80055c6:	f000 fa92 	bl	8005aee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2160      	movs	r1, #96	; 0x60
 80055d0:	4618      	mov	r0, r3
 80055d2:	f000 fabc 	bl	8005b4e <TIM_ITRx_SetConfig>
      break;
 80055d6:	e019      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6818      	ldr	r0, [r3, #0]
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	6859      	ldr	r1, [r3, #4]
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	68db      	ldr	r3, [r3, #12]
 80055e4:	461a      	mov	r2, r3
 80055e6:	f000 fa53 	bl	8005a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2140      	movs	r1, #64	; 0x40
 80055f0:	4618      	mov	r0, r3
 80055f2:	f000 faac 	bl	8005b4e <TIM_ITRx_SetConfig>
      break;
 80055f6:	e009      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4619      	mov	r1, r3
 8005602:	4610      	mov	r0, r2
 8005604:	f000 faa3 	bl	8005b4e <TIM_ITRx_SetConfig>
      break;
 8005608:	e000      	b.n	800560c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800560a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005626:	b480      	push	{r7}
 8005628:	b083      	sub	sp, #12
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800562e:	bf00      	nop
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr

0800563a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005642:	bf00      	nop
 8005644:	370c      	adds	r7, #12
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr

0800564e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
	...

08005678 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a34      	ldr	r2, [pc, #208]	; (800575c <TIM_Base_SetConfig+0xe4>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d00f      	beq.n	80056b0 <TIM_Base_SetConfig+0x38>
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005696:	d00b      	beq.n	80056b0 <TIM_Base_SetConfig+0x38>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	4a31      	ldr	r2, [pc, #196]	; (8005760 <TIM_Base_SetConfig+0xe8>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d007      	beq.n	80056b0 <TIM_Base_SetConfig+0x38>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a30      	ldr	r2, [pc, #192]	; (8005764 <TIM_Base_SetConfig+0xec>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d003      	beq.n	80056b0 <TIM_Base_SetConfig+0x38>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	4a2f      	ldr	r2, [pc, #188]	; (8005768 <TIM_Base_SetConfig+0xf0>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d108      	bne.n	80056c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	4313      	orrs	r3, r2
 80056c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a25      	ldr	r2, [pc, #148]	; (800575c <TIM_Base_SetConfig+0xe4>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d01b      	beq.n	8005702 <TIM_Base_SetConfig+0x8a>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d0:	d017      	beq.n	8005702 <TIM_Base_SetConfig+0x8a>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a22      	ldr	r2, [pc, #136]	; (8005760 <TIM_Base_SetConfig+0xe8>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d013      	beq.n	8005702 <TIM_Base_SetConfig+0x8a>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a21      	ldr	r2, [pc, #132]	; (8005764 <TIM_Base_SetConfig+0xec>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d00f      	beq.n	8005702 <TIM_Base_SetConfig+0x8a>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	4a20      	ldr	r2, [pc, #128]	; (8005768 <TIM_Base_SetConfig+0xf0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d00b      	beq.n	8005702 <TIM_Base_SetConfig+0x8a>
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4a1f      	ldr	r2, [pc, #124]	; (800576c <TIM_Base_SetConfig+0xf4>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d007      	beq.n	8005702 <TIM_Base_SetConfig+0x8a>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a1e      	ldr	r2, [pc, #120]	; (8005770 <TIM_Base_SetConfig+0xf8>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d003      	beq.n	8005702 <TIM_Base_SetConfig+0x8a>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4a1d      	ldr	r2, [pc, #116]	; (8005774 <TIM_Base_SetConfig+0xfc>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d108      	bne.n	8005714 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	4313      	orrs	r3, r2
 8005712:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	4313      	orrs	r3, r2
 8005720:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	689a      	ldr	r2, [r3, #8]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a08      	ldr	r2, [pc, #32]	; (800575c <TIM_Base_SetConfig+0xe4>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d103      	bne.n	8005748 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	691a      	ldr	r2, [r3, #16]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	615a      	str	r2, [r3, #20]
}
 800574e:	bf00      	nop
 8005750:	3714      	adds	r7, #20
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	40010000 	.word	0x40010000
 8005760:	40000400 	.word	0x40000400
 8005764:	40000800 	.word	0x40000800
 8005768:	40000c00 	.word	0x40000c00
 800576c:	40014000 	.word	0x40014000
 8005770:	40014400 	.word	0x40014400
 8005774:	40014800 	.word	0x40014800

08005778 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005778:	b480      	push	{r7}
 800577a:	b087      	sub	sp, #28
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a1b      	ldr	r3, [r3, #32]
 8005786:	f023 0201 	bic.w	r2, r3, #1
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f023 0303 	bic.w	r3, r3, #3
 80057ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	4313      	orrs	r3, r2
 80057b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f023 0302 	bic.w	r3, r3, #2
 80057c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	697a      	ldr	r2, [r7, #20]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a1c      	ldr	r2, [pc, #112]	; (8005840 <TIM_OC1_SetConfig+0xc8>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d10c      	bne.n	80057ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f023 0308 	bic.w	r3, r3, #8
 80057da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	697a      	ldr	r2, [r7, #20]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f023 0304 	bic.w	r3, r3, #4
 80057ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	4a13      	ldr	r2, [pc, #76]	; (8005840 <TIM_OC1_SetConfig+0xc8>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d111      	bne.n	800581a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005804:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	693a      	ldr	r2, [r7, #16]
 800580c:	4313      	orrs	r3, r2
 800580e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	699b      	ldr	r3, [r3, #24]
 8005814:	693a      	ldr	r2, [r7, #16]
 8005816:	4313      	orrs	r3, r2
 8005818:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	693a      	ldr	r2, [r7, #16]
 800581e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	685a      	ldr	r2, [r3, #4]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	621a      	str	r2, [r3, #32]
}
 8005834:	bf00      	nop
 8005836:	371c      	adds	r7, #28
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	40010000 	.word	0x40010000

08005844 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005844:	b480      	push	{r7}
 8005846:	b087      	sub	sp, #28
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	f023 0210 	bic.w	r2, r3, #16
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800587a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	4313      	orrs	r3, r2
 8005886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	f023 0320 	bic.w	r3, r3, #32
 800588e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	011b      	lsls	r3, r3, #4
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a1e      	ldr	r2, [pc, #120]	; (8005918 <TIM_OC2_SetConfig+0xd4>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d10d      	bne.n	80058c0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	011b      	lsls	r3, r3, #4
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a15      	ldr	r2, [pc, #84]	; (8005918 <TIM_OC2_SetConfig+0xd4>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d113      	bne.n	80058f0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	695b      	ldr	r3, [r3, #20]
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	699b      	ldr	r3, [r3, #24]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	621a      	str	r2, [r3, #32]
}
 800590a:	bf00      	nop
 800590c:	371c      	adds	r7, #28
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	40010000 	.word	0x40010000

0800591c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800591c:	b480      	push	{r7}
 800591e:	b087      	sub	sp, #28
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	69db      	ldr	r3, [r3, #28]
 8005942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800594a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f023 0303 	bic.w	r3, r3, #3
 8005952:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	4313      	orrs	r3, r2
 800595c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005964:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	021b      	lsls	r3, r3, #8
 800596c:	697a      	ldr	r2, [r7, #20]
 800596e:	4313      	orrs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a1d      	ldr	r2, [pc, #116]	; (80059ec <TIM_OC3_SetConfig+0xd0>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d10d      	bne.n	8005996 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005980:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	021b      	lsls	r3, r3, #8
 8005988:	697a      	ldr	r2, [r7, #20]
 800598a:	4313      	orrs	r3, r2
 800598c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005994:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a14      	ldr	r2, [pc, #80]	; (80059ec <TIM_OC3_SetConfig+0xd0>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d113      	bne.n	80059c6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80059a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	695b      	ldr	r3, [r3, #20]
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	011b      	lsls	r3, r3, #4
 80059c0:	693a      	ldr	r2, [r7, #16]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	693a      	ldr	r2, [r7, #16]
 80059ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	68fa      	ldr	r2, [r7, #12]
 80059d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	685a      	ldr	r2, [r3, #4]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	621a      	str	r2, [r3, #32]
}
 80059e0:	bf00      	nop
 80059e2:	371c      	adds	r7, #28
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr
 80059ec:	40010000 	.word	0x40010000

080059f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b087      	sub	sp, #28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	021b      	lsls	r3, r3, #8
 8005a2e:	68fa      	ldr	r2, [r7, #12]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	031b      	lsls	r3, r3, #12
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	4a10      	ldr	r2, [pc, #64]	; (8005a8c <TIM_OC4_SetConfig+0x9c>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d109      	bne.n	8005a64 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a56:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	019b      	lsls	r3, r3, #6
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685a      	ldr	r2, [r3, #4]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	621a      	str	r2, [r3, #32]
}
 8005a7e:	bf00      	nop
 8005a80:	371c      	adds	r7, #28
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
 8005a8a:	bf00      	nop
 8005a8c:	40010000 	.word	0x40010000

08005a90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6a1b      	ldr	r3, [r3, #32]
 8005aa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6a1b      	ldr	r3, [r3, #32]
 8005aa6:	f023 0201 	bic.w	r2, r3, #1
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005aba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	011b      	lsls	r3, r3, #4
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	f023 030a 	bic.w	r3, r3, #10
 8005acc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ace:	697a      	ldr	r2, [r7, #20]
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	693a      	ldr	r2, [r7, #16]
 8005ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	621a      	str	r2, [r3, #32]
}
 8005ae2:	bf00      	nop
 8005ae4:	371c      	adds	r7, #28
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr

08005aee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005aee:	b480      	push	{r7}
 8005af0:	b087      	sub	sp, #28
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	60f8      	str	r0, [r7, #12]
 8005af6:	60b9      	str	r1, [r7, #8]
 8005af8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6a1b      	ldr	r3, [r3, #32]
 8005afe:	f023 0210 	bic.w	r2, r3, #16
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	699b      	ldr	r3, [r3, #24]
 8005b0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	031b      	lsls	r3, r3, #12
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	011b      	lsls	r3, r3, #4
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	697a      	ldr	r2, [r7, #20]
 8005b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	621a      	str	r2, [r3, #32]
}
 8005b42:	bf00      	nop
 8005b44:	371c      	adds	r7, #28
 8005b46:	46bd      	mov	sp, r7
 8005b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4c:	4770      	bx	lr

08005b4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005b4e:	b480      	push	{r7}
 8005b50:	b085      	sub	sp, #20
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b66:	683a      	ldr	r2, [r7, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	f043 0307 	orr.w	r3, r3, #7
 8005b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	609a      	str	r2, [r3, #8]
}
 8005b78:	bf00      	nop
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b087      	sub	sp, #28
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
 8005b90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	021a      	lsls	r2, r3, #8
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	697a      	ldr	r2, [r7, #20]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	609a      	str	r2, [r3, #8]
}
 8005bb8:	bf00      	nop
 8005bba:	371c      	adds	r7, #28
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc2:	4770      	bx	lr

08005bc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b087      	sub	sp, #28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	f003 031f 	and.w	r3, r3, #31
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a1a      	ldr	r2, [r3, #32]
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	43db      	mvns	r3, r3
 8005be6:	401a      	ands	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	6a1a      	ldr	r2, [r3, #32]
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	f003 031f 	and.w	r3, r3, #31
 8005bf6:	6879      	ldr	r1, [r7, #4]
 8005bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8005bfc:	431a      	orrs	r2, r3
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	621a      	str	r2, [r3, #32]
}
 8005c02:	bf00      	nop
 8005c04:	371c      	adds	r7, #28
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
	...

08005c10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b085      	sub	sp, #20
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d101      	bne.n	8005c28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c24:	2302      	movs	r3, #2
 8005c26:	e050      	b.n	8005cca <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2202      	movs	r2, #2
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	689b      	ldr	r3, [r3, #8]
 8005c46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68fa      	ldr	r2, [r7, #12]
 8005c60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a1c      	ldr	r2, [pc, #112]	; (8005cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d018      	beq.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c74:	d013      	beq.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a18      	ldr	r2, [pc, #96]	; (8005cdc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d00e      	beq.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a16      	ldr	r2, [pc, #88]	; (8005ce0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d009      	beq.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a15      	ldr	r2, [pc, #84]	; (8005ce4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d004      	beq.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a13      	ldr	r2, [pc, #76]	; (8005ce8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d10c      	bne.n	8005cb8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ca4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	68ba      	ldr	r2, [r7, #8]
 8005cac:	4313      	orrs	r3, r2
 8005cae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	40010000 	.word	0x40010000
 8005cdc:	40000400 	.word	0x40000400
 8005ce0:	40000800 	.word	0x40000800
 8005ce4:	40000c00 	.word	0x40000c00
 8005ce8:	40014000 	.word	0x40014000

08005cec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b085      	sub	sp, #20
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d101      	bne.n	8005d08 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e03d      	b.n	8005d84 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	4313      	orrs	r3, r2
 8005d54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	695b      	ldr	r3, [r3, #20]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	69db      	ldr	r3, [r3, #28]
 8005d6e:	4313      	orrs	r3, r2
 8005d70:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d82:	2300      	movs	r3, #0
}
 8005d84:	4618      	mov	r0, r3
 8005d86:	3714      	adds	r7, #20
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e03f      	b.n	8005e4a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d106      	bne.n	8005de4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f7fb ff2a 	bl	8001c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2224      	movs	r2, #36	; 0x24
 8005de8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	68da      	ldr	r2, [r3, #12]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 fc77 	bl	80066f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	691a      	ldr	r2, [r3, #16]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	695a      	ldr	r2, [r3, #20]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	68da      	ldr	r2, [r3, #12]
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2220      	movs	r2, #32
 8005e44:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	3708      	adds	r7, #8
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd80      	pop	{r7, pc}

08005e52 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e52:	b580      	push	{r7, lr}
 8005e54:	b088      	sub	sp, #32
 8005e56:	af02      	add	r7, sp, #8
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	603b      	str	r3, [r7, #0]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b20      	cmp	r3, #32
 8005e70:	f040 8083 	bne.w	8005f7a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d002      	beq.n	8005e80 <HAL_UART_Transmit+0x2e>
 8005e7a:	88fb      	ldrh	r3, [r7, #6]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d101      	bne.n	8005e84 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e07b      	b.n	8005f7c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d101      	bne.n	8005e92 <HAL_UART_Transmit+0x40>
 8005e8e:	2302      	movs	r3, #2
 8005e90:	e074      	b.n	8005f7c <HAL_UART_Transmit+0x12a>
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2221      	movs	r2, #33	; 0x21
 8005ea4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005ea8:	f7fc fd1c 	bl	80028e4 <HAL_GetTick>
 8005eac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	88fa      	ldrh	r2, [r7, #6]
 8005eb2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	88fa      	ldrh	r2, [r7, #6]
 8005eb8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005ec2:	e042      	b.n	8005f4a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29a      	uxth	r2, r3
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eda:	d122      	bne.n	8005f22 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2180      	movs	r1, #128	; 0x80
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 fa80 	bl	80063ec <UART_WaitOnFlagUntilTimeout>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d001      	beq.n	8005ef6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	e042      	b.n	8005f7c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	881b      	ldrh	r3, [r3, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f08:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d103      	bne.n	8005f1a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	3302      	adds	r3, #2
 8005f16:	60bb      	str	r3, [r7, #8]
 8005f18:	e017      	b.n	8005f4a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	60bb      	str	r3, [r7, #8]
 8005f20:	e013      	b.n	8005f4a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	697b      	ldr	r3, [r7, #20]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	2180      	movs	r1, #128	; 0x80
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 fa5d 	bl	80063ec <UART_WaitOnFlagUntilTimeout>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e01f      	b.n	8005f7c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	1c5a      	adds	r2, r3, #1
 8005f40:	60ba      	str	r2, [r7, #8]
 8005f42:	781a      	ldrb	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1b7      	bne.n	8005ec4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	9300      	str	r3, [sp, #0]
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	2140      	movs	r1, #64	; 0x40
 8005f5e:	68f8      	ldr	r0, [r7, #12]
 8005f60:	f000 fa44 	bl	80063ec <UART_WaitOnFlagUntilTimeout>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d001      	beq.n	8005f6e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005f6a:	2303      	movs	r3, #3
 8005f6c:	e006      	b.n	8005f7c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2220      	movs	r2, #32
 8005f72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005f76:	2300      	movs	r3, #0
 8005f78:	e000      	b.n	8005f7c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005f7a:	2302      	movs	r3, #2
  }
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3718      	adds	r7, #24
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b20      	cmp	r3, #32
 8005f9c:	d166      	bne.n	800606c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d002      	beq.n	8005faa <HAL_UART_Receive_DMA+0x26>
 8005fa4:	88fb      	ldrh	r3, [r7, #6]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d101      	bne.n	8005fae <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	e05f      	b.n	800606e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d101      	bne.n	8005fbc <HAL_UART_Receive_DMA+0x38>
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e058      	b.n	800606e <HAL_UART_Receive_DMA+0xea>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	88fa      	ldrh	r2, [r7, #6]
 8005fce:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2222      	movs	r2, #34	; 0x22
 8005fda:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fe2:	4a25      	ldr	r2, [pc, #148]	; (8006078 <HAL_UART_Receive_DMA+0xf4>)
 8005fe4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fea:	4a24      	ldr	r2, [pc, #144]	; (800607c <HAL_UART_Receive_DMA+0xf8>)
 8005fec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ff2:	4a23      	ldr	r2, [pc, #140]	; (8006080 <HAL_UART_Receive_DMA+0xfc>)
 8005ff4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8005ffe:	f107 0308 	add.w	r3, r7, #8
 8006002:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3304      	adds	r3, #4
 800600e:	4619      	mov	r1, r3
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	88fb      	ldrh	r3, [r7, #6]
 8006016:	f7fc fe53 	bl	8002cc0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800601a:	2300      	movs	r3, #0
 800601c:	613b      	str	r3, [r7, #16]
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	613b      	str	r3, [r7, #16]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	613b      	str	r3, [r7, #16]
 800602e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	68da      	ldr	r2, [r3, #12]
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006046:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	695a      	ldr	r2, [r3, #20]
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f042 0201 	orr.w	r2, r2, #1
 8006056:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	695a      	ldr	r2, [r3, #20]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006066:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006068:	2300      	movs	r3, #0
 800606a:	e000      	b.n	800606e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800606c:	2302      	movs	r3, #2
  }
}
 800606e:	4618      	mov	r0, r3
 8006070:	3718      	adds	r7, #24
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	080062d5 	.word	0x080062d5
 800607c:	0800633d 	.word	0x0800633d
 8006080:	08006359 	.word	0x08006359

08006084 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b088      	sub	sp, #32
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80060a4:	2300      	movs	r3, #0
 80060a6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80060a8:	2300      	movs	r3, #0
 80060aa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	f003 030f 	and.w	r3, r3, #15
 80060b2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10d      	bne.n	80060d6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	f003 0320 	and.w	r3, r3, #32
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d008      	beq.n	80060d6 <HAL_UART_IRQHandler+0x52>
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	f003 0320 	and.w	r3, r3, #32
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d003      	beq.n	80060d6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 fa8c 	bl	80065ec <UART_Receive_IT>
      return;
 80060d4:	e0d1      	b.n	800627a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 80b0 	beq.w	800623e <HAL_UART_IRQHandler+0x1ba>
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d105      	bne.n	80060f4 <HAL_UART_IRQHandler+0x70>
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f000 80a5 	beq.w	800623e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <HAL_UART_IRQHandler+0x90>
 80060fe:	69bb      	ldr	r3, [r7, #24]
 8006100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006104:	2b00      	cmp	r3, #0
 8006106:	d005      	beq.n	8006114 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800610c:	f043 0201 	orr.w	r2, r3, #1
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f003 0304 	and.w	r3, r3, #4
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00a      	beq.n	8006134 <HAL_UART_IRQHandler+0xb0>
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f003 0301 	and.w	r3, r3, #1
 8006124:	2b00      	cmp	r3, #0
 8006126:	d005      	beq.n	8006134 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800612c:	f043 0202 	orr.w	r2, r3, #2
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <HAL_UART_IRQHandler+0xd0>
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	f003 0301 	and.w	r3, r3, #1
 8006144:	2b00      	cmp	r3, #0
 8006146:	d005      	beq.n	8006154 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800614c:	f043 0204 	orr.w	r2, r3, #4
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	f003 0308 	and.w	r3, r3, #8
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00f      	beq.n	800617e <HAL_UART_IRQHandler+0xfa>
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	f003 0320 	and.w	r3, r3, #32
 8006164:	2b00      	cmp	r3, #0
 8006166:	d104      	bne.n	8006172 <HAL_UART_IRQHandler+0xee>
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d005      	beq.n	800617e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006176:	f043 0208 	orr.w	r2, r3, #8
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006182:	2b00      	cmp	r3, #0
 8006184:	d078      	beq.n	8006278 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	f003 0320 	and.w	r3, r3, #32
 800618c:	2b00      	cmp	r3, #0
 800618e:	d007      	beq.n	80061a0 <HAL_UART_IRQHandler+0x11c>
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	f003 0320 	and.w	r3, r3, #32
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 fa26 	bl	80065ec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061aa:	2b40      	cmp	r3, #64	; 0x40
 80061ac:	bf0c      	ite	eq
 80061ae:	2301      	moveq	r3, #1
 80061b0:	2300      	movne	r3, #0
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ba:	f003 0308 	and.w	r3, r3, #8
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d102      	bne.n	80061c8 <HAL_UART_IRQHandler+0x144>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d031      	beq.n	800622c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 f96f 	bl	80064ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d8:	2b40      	cmp	r3, #64	; 0x40
 80061da:	d123      	bne.n	8006224 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	695a      	ldr	r2, [r3, #20]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061ea:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d013      	beq.n	800621c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f8:	4a21      	ldr	r2, [pc, #132]	; (8006280 <HAL_UART_IRQHandler+0x1fc>)
 80061fa:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006200:	4618      	mov	r0, r3
 8006202:	f7fc fdb5 	bl	8002d70 <HAL_DMA_Abort_IT>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d016      	beq.n	800623a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006216:	4610      	mov	r0, r2
 8006218:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800621a:	e00e      	b.n	800623a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 f84f 	bl	80062c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006222:	e00a      	b.n	800623a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 f84b 	bl	80062c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800622a:	e006      	b.n	800623a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f000 f847 	bl	80062c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006238:	e01e      	b.n	8006278 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800623a:	bf00      	nop
    return;
 800623c:	e01c      	b.n	8006278 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800623e:	69fb      	ldr	r3, [r7, #28]
 8006240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006244:	2b00      	cmp	r3, #0
 8006246:	d008      	beq.n	800625a <HAL_UART_IRQHandler+0x1d6>
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f95c 	bl	8006510 <UART_Transmit_IT>
    return;
 8006258:	e00f      	b.n	800627a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00a      	beq.n	800627a <HAL_UART_IRQHandler+0x1f6>
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800626a:	2b00      	cmp	r3, #0
 800626c:	d005      	beq.n	800627a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f9a4 	bl	80065bc <UART_EndTransmit_IT>
    return;
 8006274:	bf00      	nop
 8006276:	e000      	b.n	800627a <HAL_UART_IRQHandler+0x1f6>
    return;
 8006278:	bf00      	nop
  }
}
 800627a:	3720      	adds	r7, #32
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	080064e9 	.word	0x080064e9

08006284 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800628c:	bf00      	nop
 800628e:	370c      	adds	r7, #12
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr

08006298 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80062a0:	bf00      	nop
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80062c8:	bf00      	nop
 80062ca:	370c      	adds	r7, #12
 80062cc:	46bd      	mov	sp, r7
 80062ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d2:	4770      	bx	lr

080062d4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d11e      	bne.n	800632e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2200      	movs	r2, #0
 80062f4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68da      	ldr	r2, [r3, #12]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006304:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	695a      	ldr	r2, [r3, #20]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f022 0201 	bic.w	r2, r2, #1
 8006314:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	695a      	ldr	r2, [r3, #20]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006324:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2220      	movs	r2, #32
 800632a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f7ff ffb2 	bl	8006298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006334:	bf00      	nop
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006348:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f7ff ffae 	bl	80062ac <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006350:	bf00      	nop
 8006352:	3710      	adds	r7, #16
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006360:	2300      	movs	r3, #0
 8006362:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006368:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	695b      	ldr	r3, [r3, #20]
 8006370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006374:	2b80      	cmp	r3, #128	; 0x80
 8006376:	bf0c      	ite	eq
 8006378:	2301      	moveq	r3, #1
 800637a:	2300      	movne	r3, #0
 800637c:	b2db      	uxtb	r3, r3
 800637e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006386:	b2db      	uxtb	r3, r3
 8006388:	2b21      	cmp	r3, #33	; 0x21
 800638a:	d108      	bne.n	800639e <UART_DMAError+0x46>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d005      	beq.n	800639e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	2200      	movs	r2, #0
 8006396:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006398:	68b8      	ldr	r0, [r7, #8]
 800639a:	f000 f871 	bl	8006480 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063a8:	2b40      	cmp	r3, #64	; 0x40
 80063aa:	bf0c      	ite	eq
 80063ac:	2301      	moveq	r3, #1
 80063ae:	2300      	movne	r3, #0
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80063ba:	b2db      	uxtb	r3, r3
 80063bc:	2b22      	cmp	r3, #34	; 0x22
 80063be:	d108      	bne.n	80063d2 <UART_DMAError+0x7a>
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d005      	beq.n	80063d2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	2200      	movs	r2, #0
 80063ca:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80063cc:	68b8      	ldr	r0, [r7, #8]
 80063ce:	f000 f86d 	bl	80064ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063d6:	f043 0210 	orr.w	r2, r3, #16
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063de:	68b8      	ldr	r0, [r7, #8]
 80063e0:	f7ff ff6e 	bl	80062c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063e4:	bf00      	nop
 80063e6:	3710      	adds	r7, #16
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	4613      	mov	r3, r2
 80063fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063fc:	e02c      	b.n	8006458 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006404:	d028      	beq.n	8006458 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d007      	beq.n	800641c <UART_WaitOnFlagUntilTimeout+0x30>
 800640c:	f7fc fa6a 	bl	80028e4 <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	69ba      	ldr	r2, [r7, #24]
 8006418:	429a      	cmp	r2, r3
 800641a:	d21d      	bcs.n	8006458 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	68da      	ldr	r2, [r3, #12]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800642a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	695a      	ldr	r2, [r3, #20]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 0201 	bic.w	r2, r2, #1
 800643a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2220      	movs	r2, #32
 8006440:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2220      	movs	r2, #32
 8006448:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006454:	2303      	movs	r3, #3
 8006456:	e00f      	b.n	8006478 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	4013      	ands	r3, r2
 8006462:	68ba      	ldr	r2, [r7, #8]
 8006464:	429a      	cmp	r2, r3
 8006466:	bf0c      	ite	eq
 8006468:	2301      	moveq	r3, #1
 800646a:	2300      	movne	r3, #0
 800646c:	b2db      	uxtb	r3, r3
 800646e:	461a      	mov	r2, r3
 8006470:	79fb      	ldrb	r3, [r7, #7]
 8006472:	429a      	cmp	r2, r3
 8006474:	d0c3      	beq.n	80063fe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3710      	adds	r7, #16
 800647c:	46bd      	mov	sp, r7
 800647e:	bd80      	pop	{r7, pc}

08006480 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006480:	b480      	push	{r7}
 8006482:	b083      	sub	sp, #12
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68da      	ldr	r2, [r3, #12]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006496:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2220      	movs	r2, #32
 800649c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80064a0:	bf00      	nop
 80064a2:	370c      	adds	r7, #12
 80064a4:	46bd      	mov	sp, r7
 80064a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064aa:	4770      	bx	lr

080064ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80064ac:	b480      	push	{r7}
 80064ae:	b083      	sub	sp, #12
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	68da      	ldr	r2, [r3, #12]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064c2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	695a      	ldr	r2, [r3, #20]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0201 	bic.w	r2, r2, #1
 80064d2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2220      	movs	r2, #32
 80064d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2200      	movs	r2, #0
 8006500:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006502:	68f8      	ldr	r0, [r7, #12]
 8006504:	f7ff fedc 	bl	80062c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006508:	bf00      	nop
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006510:	b480      	push	{r7}
 8006512:	b085      	sub	sp, #20
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b21      	cmp	r3, #33	; 0x21
 8006522:	d144      	bne.n	80065ae <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800652c:	d11a      	bne.n	8006564 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a1b      	ldr	r3, [r3, #32]
 8006532:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	881b      	ldrh	r3, [r3, #0]
 8006538:	461a      	mov	r2, r3
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006542:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d105      	bne.n	8006558 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a1b      	ldr	r3, [r3, #32]
 8006550:	1c9a      	adds	r2, r3, #2
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	621a      	str	r2, [r3, #32]
 8006556:	e00e      	b.n	8006576 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	1c5a      	adds	r2, r3, #1
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	621a      	str	r2, [r3, #32]
 8006562:	e008      	b.n	8006576 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a1b      	ldr	r3, [r3, #32]
 8006568:	1c59      	adds	r1, r3, #1
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	6211      	str	r1, [r2, #32]
 800656e:	781a      	ldrb	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800657a:	b29b      	uxth	r3, r3
 800657c:	3b01      	subs	r3, #1
 800657e:	b29b      	uxth	r3, r3
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	4619      	mov	r1, r3
 8006584:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10f      	bne.n	80065aa <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006598:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065a8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065aa:	2300      	movs	r3, #0
 80065ac:	e000      	b.n	80065b0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80065ae:	2302      	movs	r3, #2
  }
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3714      	adds	r7, #20
 80065b4:	46bd      	mov	sp, r7
 80065b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ba:	4770      	bx	lr

080065bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	68da      	ldr	r2, [r3, #12]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2220      	movs	r2, #32
 80065d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f7ff fe51 	bl	8006284 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3708      	adds	r7, #8
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}

080065ec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	2b22      	cmp	r3, #34	; 0x22
 80065fe:	d171      	bne.n	80066e4 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006608:	d123      	bne.n	8006652 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d10e      	bne.n	8006636 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	b29b      	uxth	r3, r3
 8006620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006624:	b29a      	uxth	r2, r3
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800662e:	1c9a      	adds	r2, r3, #2
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	629a      	str	r2, [r3, #40]	; 0x28
 8006634:	e029      	b.n	800668a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	b29b      	uxth	r3, r3
 800663e:	b2db      	uxtb	r3, r3
 8006640:	b29a      	uxth	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800664a:	1c5a      	adds	r2, r3, #1
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	629a      	str	r2, [r3, #40]	; 0x28
 8006650:	e01b      	b.n	800668a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	691b      	ldr	r3, [r3, #16]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d10a      	bne.n	8006670 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6858      	ldr	r0, [r3, #4]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006664:	1c59      	adds	r1, r3, #1
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	6291      	str	r1, [r2, #40]	; 0x28
 800666a:	b2c2      	uxtb	r2, r0
 800666c:	701a      	strb	r2, [r3, #0]
 800666e:	e00c      	b.n	800668a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	b2da      	uxtb	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800667c:	1c58      	adds	r0, r3, #1
 800667e:	6879      	ldr	r1, [r7, #4]
 8006680:	6288      	str	r0, [r1, #40]	; 0x28
 8006682:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006686:	b2d2      	uxtb	r2, r2
 8006688:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800668e:	b29b      	uxth	r3, r3
 8006690:	3b01      	subs	r3, #1
 8006692:	b29b      	uxth	r3, r3
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	4619      	mov	r1, r3
 8006698:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800669a:	2b00      	cmp	r3, #0
 800669c:	d120      	bne.n	80066e0 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	68da      	ldr	r2, [r3, #12]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f022 0220 	bic.w	r2, r2, #32
 80066ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68da      	ldr	r2, [r3, #12]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	695a      	ldr	r2, [r3, #20]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0201 	bic.w	r2, r2, #1
 80066cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f7ff fdde 	bl	8006298 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80066dc:	2300      	movs	r3, #0
 80066de:	e002      	b.n	80066e6 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80066e0:	2300      	movs	r3, #0
 80066e2:	e000      	b.n	80066e6 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80066e4:	2302      	movs	r3, #2
  }
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
	...

080066f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f4:	b085      	sub	sp, #20
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	691b      	ldr	r3, [r3, #16]
 8006700:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	430a      	orrs	r2, r1
 800670e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	689a      	ldr	r2, [r3, #8]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	431a      	orrs	r2, r3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	431a      	orrs	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	69db      	ldr	r3, [r3, #28]
 8006724:	4313      	orrs	r3, r2
 8006726:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006732:	f023 030c 	bic.w	r3, r3, #12
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	6812      	ldr	r2, [r2, #0]
 800673a:	68f9      	ldr	r1, [r7, #12]
 800673c:	430b      	orrs	r3, r1
 800673e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	699a      	ldr	r2, [r3, #24]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	430a      	orrs	r2, r1
 8006754:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	69db      	ldr	r3, [r3, #28]
 800675a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800675e:	f040 818b 	bne.w	8006a78 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4ac1      	ldr	r2, [pc, #772]	; (8006a6c <UART_SetConfig+0x37c>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d005      	beq.n	8006778 <UART_SetConfig+0x88>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4abf      	ldr	r2, [pc, #764]	; (8006a70 <UART_SetConfig+0x380>)
 8006772:	4293      	cmp	r3, r2
 8006774:	f040 80bd 	bne.w	80068f2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006778:	f7fe fb3c 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 800677c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	461d      	mov	r5, r3
 8006782:	f04f 0600 	mov.w	r6, #0
 8006786:	46a8      	mov	r8, r5
 8006788:	46b1      	mov	r9, r6
 800678a:	eb18 0308 	adds.w	r3, r8, r8
 800678e:	eb49 0409 	adc.w	r4, r9, r9
 8006792:	4698      	mov	r8, r3
 8006794:	46a1      	mov	r9, r4
 8006796:	eb18 0805 	adds.w	r8, r8, r5
 800679a:	eb49 0906 	adc.w	r9, r9, r6
 800679e:	f04f 0100 	mov.w	r1, #0
 80067a2:	f04f 0200 	mov.w	r2, #0
 80067a6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80067aa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80067ae:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80067b2:	4688      	mov	r8, r1
 80067b4:	4691      	mov	r9, r2
 80067b6:	eb18 0005 	adds.w	r0, r8, r5
 80067ba:	eb49 0106 	adc.w	r1, r9, r6
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	461d      	mov	r5, r3
 80067c4:	f04f 0600 	mov.w	r6, #0
 80067c8:	196b      	adds	r3, r5, r5
 80067ca:	eb46 0406 	adc.w	r4, r6, r6
 80067ce:	461a      	mov	r2, r3
 80067d0:	4623      	mov	r3, r4
 80067d2:	f7fa f9ed 	bl	8000bb0 <__aeabi_uldivmod>
 80067d6:	4603      	mov	r3, r0
 80067d8:	460c      	mov	r4, r1
 80067da:	461a      	mov	r2, r3
 80067dc:	4ba5      	ldr	r3, [pc, #660]	; (8006a74 <UART_SetConfig+0x384>)
 80067de:	fba3 2302 	umull	r2, r3, r3, r2
 80067e2:	095b      	lsrs	r3, r3, #5
 80067e4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	461d      	mov	r5, r3
 80067ec:	f04f 0600 	mov.w	r6, #0
 80067f0:	46a9      	mov	r9, r5
 80067f2:	46b2      	mov	sl, r6
 80067f4:	eb19 0309 	adds.w	r3, r9, r9
 80067f8:	eb4a 040a 	adc.w	r4, sl, sl
 80067fc:	4699      	mov	r9, r3
 80067fe:	46a2      	mov	sl, r4
 8006800:	eb19 0905 	adds.w	r9, r9, r5
 8006804:	eb4a 0a06 	adc.w	sl, sl, r6
 8006808:	f04f 0100 	mov.w	r1, #0
 800680c:	f04f 0200 	mov.w	r2, #0
 8006810:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006814:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006818:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800681c:	4689      	mov	r9, r1
 800681e:	4692      	mov	sl, r2
 8006820:	eb19 0005 	adds.w	r0, r9, r5
 8006824:	eb4a 0106 	adc.w	r1, sl, r6
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	461d      	mov	r5, r3
 800682e:	f04f 0600 	mov.w	r6, #0
 8006832:	196b      	adds	r3, r5, r5
 8006834:	eb46 0406 	adc.w	r4, r6, r6
 8006838:	461a      	mov	r2, r3
 800683a:	4623      	mov	r3, r4
 800683c:	f7fa f9b8 	bl	8000bb0 <__aeabi_uldivmod>
 8006840:	4603      	mov	r3, r0
 8006842:	460c      	mov	r4, r1
 8006844:	461a      	mov	r2, r3
 8006846:	4b8b      	ldr	r3, [pc, #556]	; (8006a74 <UART_SetConfig+0x384>)
 8006848:	fba3 1302 	umull	r1, r3, r3, r2
 800684c:	095b      	lsrs	r3, r3, #5
 800684e:	2164      	movs	r1, #100	; 0x64
 8006850:	fb01 f303 	mul.w	r3, r1, r3
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	00db      	lsls	r3, r3, #3
 8006858:	3332      	adds	r3, #50	; 0x32
 800685a:	4a86      	ldr	r2, [pc, #536]	; (8006a74 <UART_SetConfig+0x384>)
 800685c:	fba2 2303 	umull	r2, r3, r2, r3
 8006860:	095b      	lsrs	r3, r3, #5
 8006862:	005b      	lsls	r3, r3, #1
 8006864:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006868:	4498      	add	r8, r3
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	461d      	mov	r5, r3
 800686e:	f04f 0600 	mov.w	r6, #0
 8006872:	46a9      	mov	r9, r5
 8006874:	46b2      	mov	sl, r6
 8006876:	eb19 0309 	adds.w	r3, r9, r9
 800687a:	eb4a 040a 	adc.w	r4, sl, sl
 800687e:	4699      	mov	r9, r3
 8006880:	46a2      	mov	sl, r4
 8006882:	eb19 0905 	adds.w	r9, r9, r5
 8006886:	eb4a 0a06 	adc.w	sl, sl, r6
 800688a:	f04f 0100 	mov.w	r1, #0
 800688e:	f04f 0200 	mov.w	r2, #0
 8006892:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006896:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800689a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800689e:	4689      	mov	r9, r1
 80068a0:	4692      	mov	sl, r2
 80068a2:	eb19 0005 	adds.w	r0, r9, r5
 80068a6:	eb4a 0106 	adc.w	r1, sl, r6
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	461d      	mov	r5, r3
 80068b0:	f04f 0600 	mov.w	r6, #0
 80068b4:	196b      	adds	r3, r5, r5
 80068b6:	eb46 0406 	adc.w	r4, r6, r6
 80068ba:	461a      	mov	r2, r3
 80068bc:	4623      	mov	r3, r4
 80068be:	f7fa f977 	bl	8000bb0 <__aeabi_uldivmod>
 80068c2:	4603      	mov	r3, r0
 80068c4:	460c      	mov	r4, r1
 80068c6:	461a      	mov	r2, r3
 80068c8:	4b6a      	ldr	r3, [pc, #424]	; (8006a74 <UART_SetConfig+0x384>)
 80068ca:	fba3 1302 	umull	r1, r3, r3, r2
 80068ce:	095b      	lsrs	r3, r3, #5
 80068d0:	2164      	movs	r1, #100	; 0x64
 80068d2:	fb01 f303 	mul.w	r3, r1, r3
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	00db      	lsls	r3, r3, #3
 80068da:	3332      	adds	r3, #50	; 0x32
 80068dc:	4a65      	ldr	r2, [pc, #404]	; (8006a74 <UART_SetConfig+0x384>)
 80068de:	fba2 2303 	umull	r2, r3, r2, r3
 80068e2:	095b      	lsrs	r3, r3, #5
 80068e4:	f003 0207 	and.w	r2, r3, #7
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4442      	add	r2, r8
 80068ee:	609a      	str	r2, [r3, #8]
 80068f0:	e26f      	b.n	8006dd2 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80068f2:	f7fe fa6b 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 80068f6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	461d      	mov	r5, r3
 80068fc:	f04f 0600 	mov.w	r6, #0
 8006900:	46a8      	mov	r8, r5
 8006902:	46b1      	mov	r9, r6
 8006904:	eb18 0308 	adds.w	r3, r8, r8
 8006908:	eb49 0409 	adc.w	r4, r9, r9
 800690c:	4698      	mov	r8, r3
 800690e:	46a1      	mov	r9, r4
 8006910:	eb18 0805 	adds.w	r8, r8, r5
 8006914:	eb49 0906 	adc.w	r9, r9, r6
 8006918:	f04f 0100 	mov.w	r1, #0
 800691c:	f04f 0200 	mov.w	r2, #0
 8006920:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006924:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006928:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800692c:	4688      	mov	r8, r1
 800692e:	4691      	mov	r9, r2
 8006930:	eb18 0005 	adds.w	r0, r8, r5
 8006934:	eb49 0106 	adc.w	r1, r9, r6
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	461d      	mov	r5, r3
 800693e:	f04f 0600 	mov.w	r6, #0
 8006942:	196b      	adds	r3, r5, r5
 8006944:	eb46 0406 	adc.w	r4, r6, r6
 8006948:	461a      	mov	r2, r3
 800694a:	4623      	mov	r3, r4
 800694c:	f7fa f930 	bl	8000bb0 <__aeabi_uldivmod>
 8006950:	4603      	mov	r3, r0
 8006952:	460c      	mov	r4, r1
 8006954:	461a      	mov	r2, r3
 8006956:	4b47      	ldr	r3, [pc, #284]	; (8006a74 <UART_SetConfig+0x384>)
 8006958:	fba3 2302 	umull	r2, r3, r3, r2
 800695c:	095b      	lsrs	r3, r3, #5
 800695e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	461d      	mov	r5, r3
 8006966:	f04f 0600 	mov.w	r6, #0
 800696a:	46a9      	mov	r9, r5
 800696c:	46b2      	mov	sl, r6
 800696e:	eb19 0309 	adds.w	r3, r9, r9
 8006972:	eb4a 040a 	adc.w	r4, sl, sl
 8006976:	4699      	mov	r9, r3
 8006978:	46a2      	mov	sl, r4
 800697a:	eb19 0905 	adds.w	r9, r9, r5
 800697e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006982:	f04f 0100 	mov.w	r1, #0
 8006986:	f04f 0200 	mov.w	r2, #0
 800698a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800698e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006992:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006996:	4689      	mov	r9, r1
 8006998:	4692      	mov	sl, r2
 800699a:	eb19 0005 	adds.w	r0, r9, r5
 800699e:	eb4a 0106 	adc.w	r1, sl, r6
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	461d      	mov	r5, r3
 80069a8:	f04f 0600 	mov.w	r6, #0
 80069ac:	196b      	adds	r3, r5, r5
 80069ae:	eb46 0406 	adc.w	r4, r6, r6
 80069b2:	461a      	mov	r2, r3
 80069b4:	4623      	mov	r3, r4
 80069b6:	f7fa f8fb 	bl	8000bb0 <__aeabi_uldivmod>
 80069ba:	4603      	mov	r3, r0
 80069bc:	460c      	mov	r4, r1
 80069be:	461a      	mov	r2, r3
 80069c0:	4b2c      	ldr	r3, [pc, #176]	; (8006a74 <UART_SetConfig+0x384>)
 80069c2:	fba3 1302 	umull	r1, r3, r3, r2
 80069c6:	095b      	lsrs	r3, r3, #5
 80069c8:	2164      	movs	r1, #100	; 0x64
 80069ca:	fb01 f303 	mul.w	r3, r1, r3
 80069ce:	1ad3      	subs	r3, r2, r3
 80069d0:	00db      	lsls	r3, r3, #3
 80069d2:	3332      	adds	r3, #50	; 0x32
 80069d4:	4a27      	ldr	r2, [pc, #156]	; (8006a74 <UART_SetConfig+0x384>)
 80069d6:	fba2 2303 	umull	r2, r3, r2, r3
 80069da:	095b      	lsrs	r3, r3, #5
 80069dc:	005b      	lsls	r3, r3, #1
 80069de:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80069e2:	4498      	add	r8, r3
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	461d      	mov	r5, r3
 80069e8:	f04f 0600 	mov.w	r6, #0
 80069ec:	46a9      	mov	r9, r5
 80069ee:	46b2      	mov	sl, r6
 80069f0:	eb19 0309 	adds.w	r3, r9, r9
 80069f4:	eb4a 040a 	adc.w	r4, sl, sl
 80069f8:	4699      	mov	r9, r3
 80069fa:	46a2      	mov	sl, r4
 80069fc:	eb19 0905 	adds.w	r9, r9, r5
 8006a00:	eb4a 0a06 	adc.w	sl, sl, r6
 8006a04:	f04f 0100 	mov.w	r1, #0
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a10:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006a14:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006a18:	4689      	mov	r9, r1
 8006a1a:	4692      	mov	sl, r2
 8006a1c:	eb19 0005 	adds.w	r0, r9, r5
 8006a20:	eb4a 0106 	adc.w	r1, sl, r6
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	461d      	mov	r5, r3
 8006a2a:	f04f 0600 	mov.w	r6, #0
 8006a2e:	196b      	adds	r3, r5, r5
 8006a30:	eb46 0406 	adc.w	r4, r6, r6
 8006a34:	461a      	mov	r2, r3
 8006a36:	4623      	mov	r3, r4
 8006a38:	f7fa f8ba 	bl	8000bb0 <__aeabi_uldivmod>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	460c      	mov	r4, r1
 8006a40:	461a      	mov	r2, r3
 8006a42:	4b0c      	ldr	r3, [pc, #48]	; (8006a74 <UART_SetConfig+0x384>)
 8006a44:	fba3 1302 	umull	r1, r3, r3, r2
 8006a48:	095b      	lsrs	r3, r3, #5
 8006a4a:	2164      	movs	r1, #100	; 0x64
 8006a4c:	fb01 f303 	mul.w	r3, r1, r3
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	00db      	lsls	r3, r3, #3
 8006a54:	3332      	adds	r3, #50	; 0x32
 8006a56:	4a07      	ldr	r2, [pc, #28]	; (8006a74 <UART_SetConfig+0x384>)
 8006a58:	fba2 2303 	umull	r2, r3, r2, r3
 8006a5c:	095b      	lsrs	r3, r3, #5
 8006a5e:	f003 0207 	and.w	r2, r3, #7
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4442      	add	r2, r8
 8006a68:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006a6a:	e1b2      	b.n	8006dd2 <UART_SetConfig+0x6e2>
 8006a6c:	40011000 	.word	0x40011000
 8006a70:	40011400 	.word	0x40011400
 8006a74:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4ad7      	ldr	r2, [pc, #860]	; (8006ddc <UART_SetConfig+0x6ec>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d005      	beq.n	8006a8e <UART_SetConfig+0x39e>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4ad6      	ldr	r2, [pc, #856]	; (8006de0 <UART_SetConfig+0x6f0>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	f040 80d1 	bne.w	8006c30 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006a8e:	f7fe f9b1 	bl	8004df4 <HAL_RCC_GetPCLK2Freq>
 8006a92:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	469a      	mov	sl, r3
 8006a98:	f04f 0b00 	mov.w	fp, #0
 8006a9c:	46d0      	mov	r8, sl
 8006a9e:	46d9      	mov	r9, fp
 8006aa0:	eb18 0308 	adds.w	r3, r8, r8
 8006aa4:	eb49 0409 	adc.w	r4, r9, r9
 8006aa8:	4698      	mov	r8, r3
 8006aaa:	46a1      	mov	r9, r4
 8006aac:	eb18 080a 	adds.w	r8, r8, sl
 8006ab0:	eb49 090b 	adc.w	r9, r9, fp
 8006ab4:	f04f 0100 	mov.w	r1, #0
 8006ab8:	f04f 0200 	mov.w	r2, #0
 8006abc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006ac0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006ac4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006ac8:	4688      	mov	r8, r1
 8006aca:	4691      	mov	r9, r2
 8006acc:	eb1a 0508 	adds.w	r5, sl, r8
 8006ad0:	eb4b 0609 	adc.w	r6, fp, r9
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	4619      	mov	r1, r3
 8006ada:	f04f 0200 	mov.w	r2, #0
 8006ade:	f04f 0300 	mov.w	r3, #0
 8006ae2:	f04f 0400 	mov.w	r4, #0
 8006ae6:	0094      	lsls	r4, r2, #2
 8006ae8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006aec:	008b      	lsls	r3, r1, #2
 8006aee:	461a      	mov	r2, r3
 8006af0:	4623      	mov	r3, r4
 8006af2:	4628      	mov	r0, r5
 8006af4:	4631      	mov	r1, r6
 8006af6:	f7fa f85b 	bl	8000bb0 <__aeabi_uldivmod>
 8006afa:	4603      	mov	r3, r0
 8006afc:	460c      	mov	r4, r1
 8006afe:	461a      	mov	r2, r3
 8006b00:	4bb8      	ldr	r3, [pc, #736]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006b02:	fba3 2302 	umull	r2, r3, r3, r2
 8006b06:	095b      	lsrs	r3, r3, #5
 8006b08:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	469b      	mov	fp, r3
 8006b10:	f04f 0c00 	mov.w	ip, #0
 8006b14:	46d9      	mov	r9, fp
 8006b16:	46e2      	mov	sl, ip
 8006b18:	eb19 0309 	adds.w	r3, r9, r9
 8006b1c:	eb4a 040a 	adc.w	r4, sl, sl
 8006b20:	4699      	mov	r9, r3
 8006b22:	46a2      	mov	sl, r4
 8006b24:	eb19 090b 	adds.w	r9, r9, fp
 8006b28:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006b2c:	f04f 0100 	mov.w	r1, #0
 8006b30:	f04f 0200 	mov.w	r2, #0
 8006b34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b38:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006b3c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006b40:	4689      	mov	r9, r1
 8006b42:	4692      	mov	sl, r2
 8006b44:	eb1b 0509 	adds.w	r5, fp, r9
 8006b48:	eb4c 060a 	adc.w	r6, ip, sl
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	4619      	mov	r1, r3
 8006b52:	f04f 0200 	mov.w	r2, #0
 8006b56:	f04f 0300 	mov.w	r3, #0
 8006b5a:	f04f 0400 	mov.w	r4, #0
 8006b5e:	0094      	lsls	r4, r2, #2
 8006b60:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006b64:	008b      	lsls	r3, r1, #2
 8006b66:	461a      	mov	r2, r3
 8006b68:	4623      	mov	r3, r4
 8006b6a:	4628      	mov	r0, r5
 8006b6c:	4631      	mov	r1, r6
 8006b6e:	f7fa f81f 	bl	8000bb0 <__aeabi_uldivmod>
 8006b72:	4603      	mov	r3, r0
 8006b74:	460c      	mov	r4, r1
 8006b76:	461a      	mov	r2, r3
 8006b78:	4b9a      	ldr	r3, [pc, #616]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006b7a:	fba3 1302 	umull	r1, r3, r3, r2
 8006b7e:	095b      	lsrs	r3, r3, #5
 8006b80:	2164      	movs	r1, #100	; 0x64
 8006b82:	fb01 f303 	mul.w	r3, r1, r3
 8006b86:	1ad3      	subs	r3, r2, r3
 8006b88:	011b      	lsls	r3, r3, #4
 8006b8a:	3332      	adds	r3, #50	; 0x32
 8006b8c:	4a95      	ldr	r2, [pc, #596]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b92:	095b      	lsrs	r3, r3, #5
 8006b94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b98:	4498      	add	r8, r3
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	469b      	mov	fp, r3
 8006b9e:	f04f 0c00 	mov.w	ip, #0
 8006ba2:	46d9      	mov	r9, fp
 8006ba4:	46e2      	mov	sl, ip
 8006ba6:	eb19 0309 	adds.w	r3, r9, r9
 8006baa:	eb4a 040a 	adc.w	r4, sl, sl
 8006bae:	4699      	mov	r9, r3
 8006bb0:	46a2      	mov	sl, r4
 8006bb2:	eb19 090b 	adds.w	r9, r9, fp
 8006bb6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006bba:	f04f 0100 	mov.w	r1, #0
 8006bbe:	f04f 0200 	mov.w	r2, #0
 8006bc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006bc6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006bca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006bce:	4689      	mov	r9, r1
 8006bd0:	4692      	mov	sl, r2
 8006bd2:	eb1b 0509 	adds.w	r5, fp, r9
 8006bd6:	eb4c 060a 	adc.w	r6, ip, sl
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	4619      	mov	r1, r3
 8006be0:	f04f 0200 	mov.w	r2, #0
 8006be4:	f04f 0300 	mov.w	r3, #0
 8006be8:	f04f 0400 	mov.w	r4, #0
 8006bec:	0094      	lsls	r4, r2, #2
 8006bee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006bf2:	008b      	lsls	r3, r1, #2
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	4623      	mov	r3, r4
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	f7f9 ffd8 	bl	8000bb0 <__aeabi_uldivmod>
 8006c00:	4603      	mov	r3, r0
 8006c02:	460c      	mov	r4, r1
 8006c04:	461a      	mov	r2, r3
 8006c06:	4b77      	ldr	r3, [pc, #476]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006c08:	fba3 1302 	umull	r1, r3, r3, r2
 8006c0c:	095b      	lsrs	r3, r3, #5
 8006c0e:	2164      	movs	r1, #100	; 0x64
 8006c10:	fb01 f303 	mul.w	r3, r1, r3
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	011b      	lsls	r3, r3, #4
 8006c18:	3332      	adds	r3, #50	; 0x32
 8006c1a:	4a72      	ldr	r2, [pc, #456]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c20:	095b      	lsrs	r3, r3, #5
 8006c22:	f003 020f 	and.w	r2, r3, #15
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4442      	add	r2, r8
 8006c2c:	609a      	str	r2, [r3, #8]
 8006c2e:	e0d0      	b.n	8006dd2 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c30:	f7fe f8cc 	bl	8004dcc <HAL_RCC_GetPCLK1Freq>
 8006c34:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	469a      	mov	sl, r3
 8006c3a:	f04f 0b00 	mov.w	fp, #0
 8006c3e:	46d0      	mov	r8, sl
 8006c40:	46d9      	mov	r9, fp
 8006c42:	eb18 0308 	adds.w	r3, r8, r8
 8006c46:	eb49 0409 	adc.w	r4, r9, r9
 8006c4a:	4698      	mov	r8, r3
 8006c4c:	46a1      	mov	r9, r4
 8006c4e:	eb18 080a 	adds.w	r8, r8, sl
 8006c52:	eb49 090b 	adc.w	r9, r9, fp
 8006c56:	f04f 0100 	mov.w	r1, #0
 8006c5a:	f04f 0200 	mov.w	r2, #0
 8006c5e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006c62:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006c66:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006c6a:	4688      	mov	r8, r1
 8006c6c:	4691      	mov	r9, r2
 8006c6e:	eb1a 0508 	adds.w	r5, sl, r8
 8006c72:	eb4b 0609 	adc.w	r6, fp, r9
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	f04f 0200 	mov.w	r2, #0
 8006c80:	f04f 0300 	mov.w	r3, #0
 8006c84:	f04f 0400 	mov.w	r4, #0
 8006c88:	0094      	lsls	r4, r2, #2
 8006c8a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006c8e:	008b      	lsls	r3, r1, #2
 8006c90:	461a      	mov	r2, r3
 8006c92:	4623      	mov	r3, r4
 8006c94:	4628      	mov	r0, r5
 8006c96:	4631      	mov	r1, r6
 8006c98:	f7f9 ff8a 	bl	8000bb0 <__aeabi_uldivmod>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	460c      	mov	r4, r1
 8006ca0:	461a      	mov	r2, r3
 8006ca2:	4b50      	ldr	r3, [pc, #320]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006ca4:	fba3 2302 	umull	r2, r3, r3, r2
 8006ca8:	095b      	lsrs	r3, r3, #5
 8006caa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	469b      	mov	fp, r3
 8006cb2:	f04f 0c00 	mov.w	ip, #0
 8006cb6:	46d9      	mov	r9, fp
 8006cb8:	46e2      	mov	sl, ip
 8006cba:	eb19 0309 	adds.w	r3, r9, r9
 8006cbe:	eb4a 040a 	adc.w	r4, sl, sl
 8006cc2:	4699      	mov	r9, r3
 8006cc4:	46a2      	mov	sl, r4
 8006cc6:	eb19 090b 	adds.w	r9, r9, fp
 8006cca:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006cce:	f04f 0100 	mov.w	r1, #0
 8006cd2:	f04f 0200 	mov.w	r2, #0
 8006cd6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006cda:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006cde:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ce2:	4689      	mov	r9, r1
 8006ce4:	4692      	mov	sl, r2
 8006ce6:	eb1b 0509 	adds.w	r5, fp, r9
 8006cea:	eb4c 060a 	adc.w	r6, ip, sl
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	f04f 0200 	mov.w	r2, #0
 8006cf8:	f04f 0300 	mov.w	r3, #0
 8006cfc:	f04f 0400 	mov.w	r4, #0
 8006d00:	0094      	lsls	r4, r2, #2
 8006d02:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006d06:	008b      	lsls	r3, r1, #2
 8006d08:	461a      	mov	r2, r3
 8006d0a:	4623      	mov	r3, r4
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	4631      	mov	r1, r6
 8006d10:	f7f9 ff4e 	bl	8000bb0 <__aeabi_uldivmod>
 8006d14:	4603      	mov	r3, r0
 8006d16:	460c      	mov	r4, r1
 8006d18:	461a      	mov	r2, r3
 8006d1a:	4b32      	ldr	r3, [pc, #200]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8006d20:	095b      	lsrs	r3, r3, #5
 8006d22:	2164      	movs	r1, #100	; 0x64
 8006d24:	fb01 f303 	mul.w	r3, r1, r3
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	011b      	lsls	r3, r3, #4
 8006d2c:	3332      	adds	r3, #50	; 0x32
 8006d2e:	4a2d      	ldr	r2, [pc, #180]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006d30:	fba2 2303 	umull	r2, r3, r2, r3
 8006d34:	095b      	lsrs	r3, r3, #5
 8006d36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d3a:	4498      	add	r8, r3
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	469b      	mov	fp, r3
 8006d40:	f04f 0c00 	mov.w	ip, #0
 8006d44:	46d9      	mov	r9, fp
 8006d46:	46e2      	mov	sl, ip
 8006d48:	eb19 0309 	adds.w	r3, r9, r9
 8006d4c:	eb4a 040a 	adc.w	r4, sl, sl
 8006d50:	4699      	mov	r9, r3
 8006d52:	46a2      	mov	sl, r4
 8006d54:	eb19 090b 	adds.w	r9, r9, fp
 8006d58:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006d5c:	f04f 0100 	mov.w	r1, #0
 8006d60:	f04f 0200 	mov.w	r2, #0
 8006d64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006d6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006d70:	4689      	mov	r9, r1
 8006d72:	4692      	mov	sl, r2
 8006d74:	eb1b 0509 	adds.w	r5, fp, r9
 8006d78:	eb4c 060a 	adc.w	r6, ip, sl
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	4619      	mov	r1, r3
 8006d82:	f04f 0200 	mov.w	r2, #0
 8006d86:	f04f 0300 	mov.w	r3, #0
 8006d8a:	f04f 0400 	mov.w	r4, #0
 8006d8e:	0094      	lsls	r4, r2, #2
 8006d90:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006d94:	008b      	lsls	r3, r1, #2
 8006d96:	461a      	mov	r2, r3
 8006d98:	4623      	mov	r3, r4
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	4631      	mov	r1, r6
 8006d9e:	f7f9 ff07 	bl	8000bb0 <__aeabi_uldivmod>
 8006da2:	4603      	mov	r3, r0
 8006da4:	460c      	mov	r4, r1
 8006da6:	461a      	mov	r2, r3
 8006da8:	4b0e      	ldr	r3, [pc, #56]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006daa:	fba3 1302 	umull	r1, r3, r3, r2
 8006dae:	095b      	lsrs	r3, r3, #5
 8006db0:	2164      	movs	r1, #100	; 0x64
 8006db2:	fb01 f303 	mul.w	r3, r1, r3
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	011b      	lsls	r3, r3, #4
 8006dba:	3332      	adds	r3, #50	; 0x32
 8006dbc:	4a09      	ldr	r2, [pc, #36]	; (8006de4 <UART_SetConfig+0x6f4>)
 8006dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc2:	095b      	lsrs	r3, r3, #5
 8006dc4:	f003 020f 	and.w	r2, r3, #15
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4442      	add	r2, r8
 8006dce:	609a      	str	r2, [r3, #8]
}
 8006dd0:	e7ff      	b.n	8006dd2 <UART_SetConfig+0x6e2>
 8006dd2:	bf00      	nop
 8006dd4:	3714      	adds	r7, #20
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	40011000 	.word	0x40011000
 8006de0:	40011400 	.word	0x40011400
 8006de4:	51eb851f 	.word	0x51eb851f

08006de8 <__errno>:
 8006de8:	4b01      	ldr	r3, [pc, #4]	; (8006df0 <__errno+0x8>)
 8006dea:	6818      	ldr	r0, [r3, #0]
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	2000002c 	.word	0x2000002c

08006df4 <__libc_init_array>:
 8006df4:	b570      	push	{r4, r5, r6, lr}
 8006df6:	4e0d      	ldr	r6, [pc, #52]	; (8006e2c <__libc_init_array+0x38>)
 8006df8:	4c0d      	ldr	r4, [pc, #52]	; (8006e30 <__libc_init_array+0x3c>)
 8006dfa:	1ba4      	subs	r4, r4, r6
 8006dfc:	10a4      	asrs	r4, r4, #2
 8006dfe:	2500      	movs	r5, #0
 8006e00:	42a5      	cmp	r5, r4
 8006e02:	d109      	bne.n	8006e18 <__libc_init_array+0x24>
 8006e04:	4e0b      	ldr	r6, [pc, #44]	; (8006e34 <__libc_init_array+0x40>)
 8006e06:	4c0c      	ldr	r4, [pc, #48]	; (8006e38 <__libc_init_array+0x44>)
 8006e08:	f001 fff8 	bl	8008dfc <_init>
 8006e0c:	1ba4      	subs	r4, r4, r6
 8006e0e:	10a4      	asrs	r4, r4, #2
 8006e10:	2500      	movs	r5, #0
 8006e12:	42a5      	cmp	r5, r4
 8006e14:	d105      	bne.n	8006e22 <__libc_init_array+0x2e>
 8006e16:	bd70      	pop	{r4, r5, r6, pc}
 8006e18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e1c:	4798      	blx	r3
 8006e1e:	3501      	adds	r5, #1
 8006e20:	e7ee      	b.n	8006e00 <__libc_init_array+0xc>
 8006e22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e26:	4798      	blx	r3
 8006e28:	3501      	adds	r5, #1
 8006e2a:	e7f2      	b.n	8006e12 <__libc_init_array+0x1e>
 8006e2c:	080090a8 	.word	0x080090a8
 8006e30:	080090a8 	.word	0x080090a8
 8006e34:	080090a8 	.word	0x080090a8
 8006e38:	080090ac 	.word	0x080090ac

08006e3c <memset>:
 8006e3c:	4402      	add	r2, r0
 8006e3e:	4603      	mov	r3, r0
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d100      	bne.n	8006e46 <memset+0xa>
 8006e44:	4770      	bx	lr
 8006e46:	f803 1b01 	strb.w	r1, [r3], #1
 8006e4a:	e7f9      	b.n	8006e40 <memset+0x4>

08006e4c <__cvt>:
 8006e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e50:	ec55 4b10 	vmov	r4, r5, d0
 8006e54:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006e56:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006e5a:	2d00      	cmp	r5, #0
 8006e5c:	460e      	mov	r6, r1
 8006e5e:	4691      	mov	r9, r2
 8006e60:	4619      	mov	r1, r3
 8006e62:	bfb8      	it	lt
 8006e64:	4622      	movlt	r2, r4
 8006e66:	462b      	mov	r3, r5
 8006e68:	f027 0720 	bic.w	r7, r7, #32
 8006e6c:	bfbb      	ittet	lt
 8006e6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006e72:	461d      	movlt	r5, r3
 8006e74:	2300      	movge	r3, #0
 8006e76:	232d      	movlt	r3, #45	; 0x2d
 8006e78:	bfb8      	it	lt
 8006e7a:	4614      	movlt	r4, r2
 8006e7c:	2f46      	cmp	r7, #70	; 0x46
 8006e7e:	700b      	strb	r3, [r1, #0]
 8006e80:	d004      	beq.n	8006e8c <__cvt+0x40>
 8006e82:	2f45      	cmp	r7, #69	; 0x45
 8006e84:	d100      	bne.n	8006e88 <__cvt+0x3c>
 8006e86:	3601      	adds	r6, #1
 8006e88:	2102      	movs	r1, #2
 8006e8a:	e000      	b.n	8006e8e <__cvt+0x42>
 8006e8c:	2103      	movs	r1, #3
 8006e8e:	ab03      	add	r3, sp, #12
 8006e90:	9301      	str	r3, [sp, #4]
 8006e92:	ab02      	add	r3, sp, #8
 8006e94:	9300      	str	r3, [sp, #0]
 8006e96:	4632      	mov	r2, r6
 8006e98:	4653      	mov	r3, sl
 8006e9a:	ec45 4b10 	vmov	d0, r4, r5
 8006e9e:	f000 fbab 	bl	80075f8 <_dtoa_r>
 8006ea2:	2f47      	cmp	r7, #71	; 0x47
 8006ea4:	4680      	mov	r8, r0
 8006ea6:	d102      	bne.n	8006eae <__cvt+0x62>
 8006ea8:	f019 0f01 	tst.w	r9, #1
 8006eac:	d026      	beq.n	8006efc <__cvt+0xb0>
 8006eae:	2f46      	cmp	r7, #70	; 0x46
 8006eb0:	eb08 0906 	add.w	r9, r8, r6
 8006eb4:	d111      	bne.n	8006eda <__cvt+0x8e>
 8006eb6:	f898 3000 	ldrb.w	r3, [r8]
 8006eba:	2b30      	cmp	r3, #48	; 0x30
 8006ebc:	d10a      	bne.n	8006ed4 <__cvt+0x88>
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	4629      	mov	r1, r5
 8006ec6:	f7f9 fdb3 	bl	8000a30 <__aeabi_dcmpeq>
 8006eca:	b918      	cbnz	r0, 8006ed4 <__cvt+0x88>
 8006ecc:	f1c6 0601 	rsb	r6, r6, #1
 8006ed0:	f8ca 6000 	str.w	r6, [sl]
 8006ed4:	f8da 3000 	ldr.w	r3, [sl]
 8006ed8:	4499      	add	r9, r3
 8006eda:	2200      	movs	r2, #0
 8006edc:	2300      	movs	r3, #0
 8006ede:	4620      	mov	r0, r4
 8006ee0:	4629      	mov	r1, r5
 8006ee2:	f7f9 fda5 	bl	8000a30 <__aeabi_dcmpeq>
 8006ee6:	b938      	cbnz	r0, 8006ef8 <__cvt+0xac>
 8006ee8:	2230      	movs	r2, #48	; 0x30
 8006eea:	9b03      	ldr	r3, [sp, #12]
 8006eec:	454b      	cmp	r3, r9
 8006eee:	d205      	bcs.n	8006efc <__cvt+0xb0>
 8006ef0:	1c59      	adds	r1, r3, #1
 8006ef2:	9103      	str	r1, [sp, #12]
 8006ef4:	701a      	strb	r2, [r3, #0]
 8006ef6:	e7f8      	b.n	8006eea <__cvt+0x9e>
 8006ef8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006efc:	9b03      	ldr	r3, [sp, #12]
 8006efe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f00:	eba3 0308 	sub.w	r3, r3, r8
 8006f04:	4640      	mov	r0, r8
 8006f06:	6013      	str	r3, [r2, #0]
 8006f08:	b004      	add	sp, #16
 8006f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006f0e <__exponent>:
 8006f0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f10:	2900      	cmp	r1, #0
 8006f12:	4604      	mov	r4, r0
 8006f14:	bfba      	itte	lt
 8006f16:	4249      	neglt	r1, r1
 8006f18:	232d      	movlt	r3, #45	; 0x2d
 8006f1a:	232b      	movge	r3, #43	; 0x2b
 8006f1c:	2909      	cmp	r1, #9
 8006f1e:	f804 2b02 	strb.w	r2, [r4], #2
 8006f22:	7043      	strb	r3, [r0, #1]
 8006f24:	dd20      	ble.n	8006f68 <__exponent+0x5a>
 8006f26:	f10d 0307 	add.w	r3, sp, #7
 8006f2a:	461f      	mov	r7, r3
 8006f2c:	260a      	movs	r6, #10
 8006f2e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006f32:	fb06 1115 	mls	r1, r6, r5, r1
 8006f36:	3130      	adds	r1, #48	; 0x30
 8006f38:	2d09      	cmp	r5, #9
 8006f3a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006f3e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8006f42:	4629      	mov	r1, r5
 8006f44:	dc09      	bgt.n	8006f5a <__exponent+0x4c>
 8006f46:	3130      	adds	r1, #48	; 0x30
 8006f48:	3b02      	subs	r3, #2
 8006f4a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006f4e:	42bb      	cmp	r3, r7
 8006f50:	4622      	mov	r2, r4
 8006f52:	d304      	bcc.n	8006f5e <__exponent+0x50>
 8006f54:	1a10      	subs	r0, r2, r0
 8006f56:	b003      	add	sp, #12
 8006f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	e7e7      	b.n	8006f2e <__exponent+0x20>
 8006f5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f62:	f804 2b01 	strb.w	r2, [r4], #1
 8006f66:	e7f2      	b.n	8006f4e <__exponent+0x40>
 8006f68:	2330      	movs	r3, #48	; 0x30
 8006f6a:	4419      	add	r1, r3
 8006f6c:	7083      	strb	r3, [r0, #2]
 8006f6e:	1d02      	adds	r2, r0, #4
 8006f70:	70c1      	strb	r1, [r0, #3]
 8006f72:	e7ef      	b.n	8006f54 <__exponent+0x46>

08006f74 <_printf_float>:
 8006f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f78:	b08d      	sub	sp, #52	; 0x34
 8006f7a:	460c      	mov	r4, r1
 8006f7c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006f80:	4616      	mov	r6, r2
 8006f82:	461f      	mov	r7, r3
 8006f84:	4605      	mov	r5, r0
 8006f86:	f001 f8ef 	bl	8008168 <_localeconv_r>
 8006f8a:	6803      	ldr	r3, [r0, #0]
 8006f8c:	9304      	str	r3, [sp, #16]
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7f9 f922 	bl	80001d8 <strlen>
 8006f94:	2300      	movs	r3, #0
 8006f96:	930a      	str	r3, [sp, #40]	; 0x28
 8006f98:	f8d8 3000 	ldr.w	r3, [r8]
 8006f9c:	9005      	str	r0, [sp, #20]
 8006f9e:	3307      	adds	r3, #7
 8006fa0:	f023 0307 	bic.w	r3, r3, #7
 8006fa4:	f103 0208 	add.w	r2, r3, #8
 8006fa8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006fac:	f8d4 b000 	ldr.w	fp, [r4]
 8006fb0:	f8c8 2000 	str.w	r2, [r8]
 8006fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006fbc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006fc0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006fc4:	9307      	str	r3, [sp, #28]
 8006fc6:	f8cd 8018 	str.w	r8, [sp, #24]
 8006fca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fce:	4ba7      	ldr	r3, [pc, #668]	; (800726c <_printf_float+0x2f8>)
 8006fd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fd4:	f7f9 fd5e 	bl	8000a94 <__aeabi_dcmpun>
 8006fd8:	bb70      	cbnz	r0, 8007038 <_printf_float+0xc4>
 8006fda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006fde:	4ba3      	ldr	r3, [pc, #652]	; (800726c <_printf_float+0x2f8>)
 8006fe0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006fe4:	f7f9 fd38 	bl	8000a58 <__aeabi_dcmple>
 8006fe8:	bb30      	cbnz	r0, 8007038 <_printf_float+0xc4>
 8006fea:	2200      	movs	r2, #0
 8006fec:	2300      	movs	r3, #0
 8006fee:	4640      	mov	r0, r8
 8006ff0:	4649      	mov	r1, r9
 8006ff2:	f7f9 fd27 	bl	8000a44 <__aeabi_dcmplt>
 8006ff6:	b110      	cbz	r0, 8006ffe <_printf_float+0x8a>
 8006ff8:	232d      	movs	r3, #45	; 0x2d
 8006ffa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ffe:	4a9c      	ldr	r2, [pc, #624]	; (8007270 <_printf_float+0x2fc>)
 8007000:	4b9c      	ldr	r3, [pc, #624]	; (8007274 <_printf_float+0x300>)
 8007002:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007006:	bf8c      	ite	hi
 8007008:	4690      	movhi	r8, r2
 800700a:	4698      	movls	r8, r3
 800700c:	2303      	movs	r3, #3
 800700e:	f02b 0204 	bic.w	r2, fp, #4
 8007012:	6123      	str	r3, [r4, #16]
 8007014:	6022      	str	r2, [r4, #0]
 8007016:	f04f 0900 	mov.w	r9, #0
 800701a:	9700      	str	r7, [sp, #0]
 800701c:	4633      	mov	r3, r6
 800701e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007020:	4621      	mov	r1, r4
 8007022:	4628      	mov	r0, r5
 8007024:	f000 f9e6 	bl	80073f4 <_printf_common>
 8007028:	3001      	adds	r0, #1
 800702a:	f040 808d 	bne.w	8007148 <_printf_float+0x1d4>
 800702e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007032:	b00d      	add	sp, #52	; 0x34
 8007034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007038:	4642      	mov	r2, r8
 800703a:	464b      	mov	r3, r9
 800703c:	4640      	mov	r0, r8
 800703e:	4649      	mov	r1, r9
 8007040:	f7f9 fd28 	bl	8000a94 <__aeabi_dcmpun>
 8007044:	b110      	cbz	r0, 800704c <_printf_float+0xd8>
 8007046:	4a8c      	ldr	r2, [pc, #560]	; (8007278 <_printf_float+0x304>)
 8007048:	4b8c      	ldr	r3, [pc, #560]	; (800727c <_printf_float+0x308>)
 800704a:	e7da      	b.n	8007002 <_printf_float+0x8e>
 800704c:	6861      	ldr	r1, [r4, #4]
 800704e:	1c4b      	adds	r3, r1, #1
 8007050:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007054:	a80a      	add	r0, sp, #40	; 0x28
 8007056:	d13e      	bne.n	80070d6 <_printf_float+0x162>
 8007058:	2306      	movs	r3, #6
 800705a:	6063      	str	r3, [r4, #4]
 800705c:	2300      	movs	r3, #0
 800705e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007062:	ab09      	add	r3, sp, #36	; 0x24
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	ec49 8b10 	vmov	d0, r8, r9
 800706a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800706e:	6022      	str	r2, [r4, #0]
 8007070:	f8cd a004 	str.w	sl, [sp, #4]
 8007074:	6861      	ldr	r1, [r4, #4]
 8007076:	4628      	mov	r0, r5
 8007078:	f7ff fee8 	bl	8006e4c <__cvt>
 800707c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007080:	2b47      	cmp	r3, #71	; 0x47
 8007082:	4680      	mov	r8, r0
 8007084:	d109      	bne.n	800709a <_printf_float+0x126>
 8007086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007088:	1cd8      	adds	r0, r3, #3
 800708a:	db02      	blt.n	8007092 <_printf_float+0x11e>
 800708c:	6862      	ldr	r2, [r4, #4]
 800708e:	4293      	cmp	r3, r2
 8007090:	dd47      	ble.n	8007122 <_printf_float+0x1ae>
 8007092:	f1aa 0a02 	sub.w	sl, sl, #2
 8007096:	fa5f fa8a 	uxtb.w	sl, sl
 800709a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800709e:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070a0:	d824      	bhi.n	80070ec <_printf_float+0x178>
 80070a2:	3901      	subs	r1, #1
 80070a4:	4652      	mov	r2, sl
 80070a6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80070aa:	9109      	str	r1, [sp, #36]	; 0x24
 80070ac:	f7ff ff2f 	bl	8006f0e <__exponent>
 80070b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070b2:	1813      	adds	r3, r2, r0
 80070b4:	2a01      	cmp	r2, #1
 80070b6:	4681      	mov	r9, r0
 80070b8:	6123      	str	r3, [r4, #16]
 80070ba:	dc02      	bgt.n	80070c2 <_printf_float+0x14e>
 80070bc:	6822      	ldr	r2, [r4, #0]
 80070be:	07d1      	lsls	r1, r2, #31
 80070c0:	d501      	bpl.n	80070c6 <_printf_float+0x152>
 80070c2:	3301      	adds	r3, #1
 80070c4:	6123      	str	r3, [r4, #16]
 80070c6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d0a5      	beq.n	800701a <_printf_float+0xa6>
 80070ce:	232d      	movs	r3, #45	; 0x2d
 80070d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070d4:	e7a1      	b.n	800701a <_printf_float+0xa6>
 80070d6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80070da:	f000 8177 	beq.w	80073cc <_printf_float+0x458>
 80070de:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80070e2:	d1bb      	bne.n	800705c <_printf_float+0xe8>
 80070e4:	2900      	cmp	r1, #0
 80070e6:	d1b9      	bne.n	800705c <_printf_float+0xe8>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e7b6      	b.n	800705a <_printf_float+0xe6>
 80070ec:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80070f0:	d119      	bne.n	8007126 <_printf_float+0x1b2>
 80070f2:	2900      	cmp	r1, #0
 80070f4:	6863      	ldr	r3, [r4, #4]
 80070f6:	dd0c      	ble.n	8007112 <_printf_float+0x19e>
 80070f8:	6121      	str	r1, [r4, #16]
 80070fa:	b913      	cbnz	r3, 8007102 <_printf_float+0x18e>
 80070fc:	6822      	ldr	r2, [r4, #0]
 80070fe:	07d2      	lsls	r2, r2, #31
 8007100:	d502      	bpl.n	8007108 <_printf_float+0x194>
 8007102:	3301      	adds	r3, #1
 8007104:	440b      	add	r3, r1
 8007106:	6123      	str	r3, [r4, #16]
 8007108:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800710a:	65a3      	str	r3, [r4, #88]	; 0x58
 800710c:	f04f 0900 	mov.w	r9, #0
 8007110:	e7d9      	b.n	80070c6 <_printf_float+0x152>
 8007112:	b913      	cbnz	r3, 800711a <_printf_float+0x1a6>
 8007114:	6822      	ldr	r2, [r4, #0]
 8007116:	07d0      	lsls	r0, r2, #31
 8007118:	d501      	bpl.n	800711e <_printf_float+0x1aa>
 800711a:	3302      	adds	r3, #2
 800711c:	e7f3      	b.n	8007106 <_printf_float+0x192>
 800711e:	2301      	movs	r3, #1
 8007120:	e7f1      	b.n	8007106 <_printf_float+0x192>
 8007122:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007126:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800712a:	4293      	cmp	r3, r2
 800712c:	db05      	blt.n	800713a <_printf_float+0x1c6>
 800712e:	6822      	ldr	r2, [r4, #0]
 8007130:	6123      	str	r3, [r4, #16]
 8007132:	07d1      	lsls	r1, r2, #31
 8007134:	d5e8      	bpl.n	8007108 <_printf_float+0x194>
 8007136:	3301      	adds	r3, #1
 8007138:	e7e5      	b.n	8007106 <_printf_float+0x192>
 800713a:	2b00      	cmp	r3, #0
 800713c:	bfd4      	ite	le
 800713e:	f1c3 0302 	rsble	r3, r3, #2
 8007142:	2301      	movgt	r3, #1
 8007144:	4413      	add	r3, r2
 8007146:	e7de      	b.n	8007106 <_printf_float+0x192>
 8007148:	6823      	ldr	r3, [r4, #0]
 800714a:	055a      	lsls	r2, r3, #21
 800714c:	d407      	bmi.n	800715e <_printf_float+0x1ea>
 800714e:	6923      	ldr	r3, [r4, #16]
 8007150:	4642      	mov	r2, r8
 8007152:	4631      	mov	r1, r6
 8007154:	4628      	mov	r0, r5
 8007156:	47b8      	blx	r7
 8007158:	3001      	adds	r0, #1
 800715a:	d12b      	bne.n	80071b4 <_printf_float+0x240>
 800715c:	e767      	b.n	800702e <_printf_float+0xba>
 800715e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007162:	f240 80dc 	bls.w	800731e <_printf_float+0x3aa>
 8007166:	2200      	movs	r2, #0
 8007168:	2300      	movs	r3, #0
 800716a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800716e:	f7f9 fc5f 	bl	8000a30 <__aeabi_dcmpeq>
 8007172:	2800      	cmp	r0, #0
 8007174:	d033      	beq.n	80071de <_printf_float+0x26a>
 8007176:	2301      	movs	r3, #1
 8007178:	4a41      	ldr	r2, [pc, #260]	; (8007280 <_printf_float+0x30c>)
 800717a:	4631      	mov	r1, r6
 800717c:	4628      	mov	r0, r5
 800717e:	47b8      	blx	r7
 8007180:	3001      	adds	r0, #1
 8007182:	f43f af54 	beq.w	800702e <_printf_float+0xba>
 8007186:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800718a:	429a      	cmp	r2, r3
 800718c:	db02      	blt.n	8007194 <_printf_float+0x220>
 800718e:	6823      	ldr	r3, [r4, #0]
 8007190:	07d8      	lsls	r0, r3, #31
 8007192:	d50f      	bpl.n	80071b4 <_printf_float+0x240>
 8007194:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007198:	4631      	mov	r1, r6
 800719a:	4628      	mov	r0, r5
 800719c:	47b8      	blx	r7
 800719e:	3001      	adds	r0, #1
 80071a0:	f43f af45 	beq.w	800702e <_printf_float+0xba>
 80071a4:	f04f 0800 	mov.w	r8, #0
 80071a8:	f104 091a 	add.w	r9, r4, #26
 80071ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071ae:	3b01      	subs	r3, #1
 80071b0:	4543      	cmp	r3, r8
 80071b2:	dc09      	bgt.n	80071c8 <_printf_float+0x254>
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	079b      	lsls	r3, r3, #30
 80071b8:	f100 8103 	bmi.w	80073c2 <_printf_float+0x44e>
 80071bc:	68e0      	ldr	r0, [r4, #12]
 80071be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071c0:	4298      	cmp	r0, r3
 80071c2:	bfb8      	it	lt
 80071c4:	4618      	movlt	r0, r3
 80071c6:	e734      	b.n	8007032 <_printf_float+0xbe>
 80071c8:	2301      	movs	r3, #1
 80071ca:	464a      	mov	r2, r9
 80071cc:	4631      	mov	r1, r6
 80071ce:	4628      	mov	r0, r5
 80071d0:	47b8      	blx	r7
 80071d2:	3001      	adds	r0, #1
 80071d4:	f43f af2b 	beq.w	800702e <_printf_float+0xba>
 80071d8:	f108 0801 	add.w	r8, r8, #1
 80071dc:	e7e6      	b.n	80071ac <_printf_float+0x238>
 80071de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	dc2b      	bgt.n	800723c <_printf_float+0x2c8>
 80071e4:	2301      	movs	r3, #1
 80071e6:	4a26      	ldr	r2, [pc, #152]	; (8007280 <_printf_float+0x30c>)
 80071e8:	4631      	mov	r1, r6
 80071ea:	4628      	mov	r0, r5
 80071ec:	47b8      	blx	r7
 80071ee:	3001      	adds	r0, #1
 80071f0:	f43f af1d 	beq.w	800702e <_printf_float+0xba>
 80071f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f6:	b923      	cbnz	r3, 8007202 <_printf_float+0x28e>
 80071f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071fa:	b913      	cbnz	r3, 8007202 <_printf_float+0x28e>
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	07d9      	lsls	r1, r3, #31
 8007200:	d5d8      	bpl.n	80071b4 <_printf_float+0x240>
 8007202:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007206:	4631      	mov	r1, r6
 8007208:	4628      	mov	r0, r5
 800720a:	47b8      	blx	r7
 800720c:	3001      	adds	r0, #1
 800720e:	f43f af0e 	beq.w	800702e <_printf_float+0xba>
 8007212:	f04f 0900 	mov.w	r9, #0
 8007216:	f104 0a1a 	add.w	sl, r4, #26
 800721a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800721c:	425b      	negs	r3, r3
 800721e:	454b      	cmp	r3, r9
 8007220:	dc01      	bgt.n	8007226 <_printf_float+0x2b2>
 8007222:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007224:	e794      	b.n	8007150 <_printf_float+0x1dc>
 8007226:	2301      	movs	r3, #1
 8007228:	4652      	mov	r2, sl
 800722a:	4631      	mov	r1, r6
 800722c:	4628      	mov	r0, r5
 800722e:	47b8      	blx	r7
 8007230:	3001      	adds	r0, #1
 8007232:	f43f aefc 	beq.w	800702e <_printf_float+0xba>
 8007236:	f109 0901 	add.w	r9, r9, #1
 800723a:	e7ee      	b.n	800721a <_printf_float+0x2a6>
 800723c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800723e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007240:	429a      	cmp	r2, r3
 8007242:	bfa8      	it	ge
 8007244:	461a      	movge	r2, r3
 8007246:	2a00      	cmp	r2, #0
 8007248:	4691      	mov	r9, r2
 800724a:	dd07      	ble.n	800725c <_printf_float+0x2e8>
 800724c:	4613      	mov	r3, r2
 800724e:	4631      	mov	r1, r6
 8007250:	4642      	mov	r2, r8
 8007252:	4628      	mov	r0, r5
 8007254:	47b8      	blx	r7
 8007256:	3001      	adds	r0, #1
 8007258:	f43f aee9 	beq.w	800702e <_printf_float+0xba>
 800725c:	f104 031a 	add.w	r3, r4, #26
 8007260:	f04f 0b00 	mov.w	fp, #0
 8007264:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007268:	9306      	str	r3, [sp, #24]
 800726a:	e015      	b.n	8007298 <_printf_float+0x324>
 800726c:	7fefffff 	.word	0x7fefffff
 8007270:	08008e3c 	.word	0x08008e3c
 8007274:	08008e38 	.word	0x08008e38
 8007278:	08008e44 	.word	0x08008e44
 800727c:	08008e40 	.word	0x08008e40
 8007280:	08008e48 	.word	0x08008e48
 8007284:	2301      	movs	r3, #1
 8007286:	9a06      	ldr	r2, [sp, #24]
 8007288:	4631      	mov	r1, r6
 800728a:	4628      	mov	r0, r5
 800728c:	47b8      	blx	r7
 800728e:	3001      	adds	r0, #1
 8007290:	f43f aecd 	beq.w	800702e <_printf_float+0xba>
 8007294:	f10b 0b01 	add.w	fp, fp, #1
 8007298:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800729c:	ebaa 0309 	sub.w	r3, sl, r9
 80072a0:	455b      	cmp	r3, fp
 80072a2:	dcef      	bgt.n	8007284 <_printf_float+0x310>
 80072a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072a8:	429a      	cmp	r2, r3
 80072aa:	44d0      	add	r8, sl
 80072ac:	db15      	blt.n	80072da <_printf_float+0x366>
 80072ae:	6823      	ldr	r3, [r4, #0]
 80072b0:	07da      	lsls	r2, r3, #31
 80072b2:	d412      	bmi.n	80072da <_printf_float+0x366>
 80072b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072b8:	eba3 020a 	sub.w	r2, r3, sl
 80072bc:	eba3 0a01 	sub.w	sl, r3, r1
 80072c0:	4592      	cmp	sl, r2
 80072c2:	bfa8      	it	ge
 80072c4:	4692      	movge	sl, r2
 80072c6:	f1ba 0f00 	cmp.w	sl, #0
 80072ca:	dc0e      	bgt.n	80072ea <_printf_float+0x376>
 80072cc:	f04f 0800 	mov.w	r8, #0
 80072d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80072d4:	f104 091a 	add.w	r9, r4, #26
 80072d8:	e019      	b.n	800730e <_printf_float+0x39a>
 80072da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072de:	4631      	mov	r1, r6
 80072e0:	4628      	mov	r0, r5
 80072e2:	47b8      	blx	r7
 80072e4:	3001      	adds	r0, #1
 80072e6:	d1e5      	bne.n	80072b4 <_printf_float+0x340>
 80072e8:	e6a1      	b.n	800702e <_printf_float+0xba>
 80072ea:	4653      	mov	r3, sl
 80072ec:	4642      	mov	r2, r8
 80072ee:	4631      	mov	r1, r6
 80072f0:	4628      	mov	r0, r5
 80072f2:	47b8      	blx	r7
 80072f4:	3001      	adds	r0, #1
 80072f6:	d1e9      	bne.n	80072cc <_printf_float+0x358>
 80072f8:	e699      	b.n	800702e <_printf_float+0xba>
 80072fa:	2301      	movs	r3, #1
 80072fc:	464a      	mov	r2, r9
 80072fe:	4631      	mov	r1, r6
 8007300:	4628      	mov	r0, r5
 8007302:	47b8      	blx	r7
 8007304:	3001      	adds	r0, #1
 8007306:	f43f ae92 	beq.w	800702e <_printf_float+0xba>
 800730a:	f108 0801 	add.w	r8, r8, #1
 800730e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007312:	1a9b      	subs	r3, r3, r2
 8007314:	eba3 030a 	sub.w	r3, r3, sl
 8007318:	4543      	cmp	r3, r8
 800731a:	dcee      	bgt.n	80072fa <_printf_float+0x386>
 800731c:	e74a      	b.n	80071b4 <_printf_float+0x240>
 800731e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007320:	2a01      	cmp	r2, #1
 8007322:	dc01      	bgt.n	8007328 <_printf_float+0x3b4>
 8007324:	07db      	lsls	r3, r3, #31
 8007326:	d53a      	bpl.n	800739e <_printf_float+0x42a>
 8007328:	2301      	movs	r3, #1
 800732a:	4642      	mov	r2, r8
 800732c:	4631      	mov	r1, r6
 800732e:	4628      	mov	r0, r5
 8007330:	47b8      	blx	r7
 8007332:	3001      	adds	r0, #1
 8007334:	f43f ae7b 	beq.w	800702e <_printf_float+0xba>
 8007338:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800733c:	4631      	mov	r1, r6
 800733e:	4628      	mov	r0, r5
 8007340:	47b8      	blx	r7
 8007342:	3001      	adds	r0, #1
 8007344:	f108 0801 	add.w	r8, r8, #1
 8007348:	f43f ae71 	beq.w	800702e <_printf_float+0xba>
 800734c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800734e:	2200      	movs	r2, #0
 8007350:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8007354:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007358:	2300      	movs	r3, #0
 800735a:	f7f9 fb69 	bl	8000a30 <__aeabi_dcmpeq>
 800735e:	b9c8      	cbnz	r0, 8007394 <_printf_float+0x420>
 8007360:	4653      	mov	r3, sl
 8007362:	4642      	mov	r2, r8
 8007364:	4631      	mov	r1, r6
 8007366:	4628      	mov	r0, r5
 8007368:	47b8      	blx	r7
 800736a:	3001      	adds	r0, #1
 800736c:	d10e      	bne.n	800738c <_printf_float+0x418>
 800736e:	e65e      	b.n	800702e <_printf_float+0xba>
 8007370:	2301      	movs	r3, #1
 8007372:	4652      	mov	r2, sl
 8007374:	4631      	mov	r1, r6
 8007376:	4628      	mov	r0, r5
 8007378:	47b8      	blx	r7
 800737a:	3001      	adds	r0, #1
 800737c:	f43f ae57 	beq.w	800702e <_printf_float+0xba>
 8007380:	f108 0801 	add.w	r8, r8, #1
 8007384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007386:	3b01      	subs	r3, #1
 8007388:	4543      	cmp	r3, r8
 800738a:	dcf1      	bgt.n	8007370 <_printf_float+0x3fc>
 800738c:	464b      	mov	r3, r9
 800738e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007392:	e6de      	b.n	8007152 <_printf_float+0x1de>
 8007394:	f04f 0800 	mov.w	r8, #0
 8007398:	f104 0a1a 	add.w	sl, r4, #26
 800739c:	e7f2      	b.n	8007384 <_printf_float+0x410>
 800739e:	2301      	movs	r3, #1
 80073a0:	e7df      	b.n	8007362 <_printf_float+0x3ee>
 80073a2:	2301      	movs	r3, #1
 80073a4:	464a      	mov	r2, r9
 80073a6:	4631      	mov	r1, r6
 80073a8:	4628      	mov	r0, r5
 80073aa:	47b8      	blx	r7
 80073ac:	3001      	adds	r0, #1
 80073ae:	f43f ae3e 	beq.w	800702e <_printf_float+0xba>
 80073b2:	f108 0801 	add.w	r8, r8, #1
 80073b6:	68e3      	ldr	r3, [r4, #12]
 80073b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073ba:	1a9b      	subs	r3, r3, r2
 80073bc:	4543      	cmp	r3, r8
 80073be:	dcf0      	bgt.n	80073a2 <_printf_float+0x42e>
 80073c0:	e6fc      	b.n	80071bc <_printf_float+0x248>
 80073c2:	f04f 0800 	mov.w	r8, #0
 80073c6:	f104 0919 	add.w	r9, r4, #25
 80073ca:	e7f4      	b.n	80073b6 <_printf_float+0x442>
 80073cc:	2900      	cmp	r1, #0
 80073ce:	f43f ae8b 	beq.w	80070e8 <_printf_float+0x174>
 80073d2:	2300      	movs	r3, #0
 80073d4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80073d8:	ab09      	add	r3, sp, #36	; 0x24
 80073da:	9300      	str	r3, [sp, #0]
 80073dc:	ec49 8b10 	vmov	d0, r8, r9
 80073e0:	6022      	str	r2, [r4, #0]
 80073e2:	f8cd a004 	str.w	sl, [sp, #4]
 80073e6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80073ea:	4628      	mov	r0, r5
 80073ec:	f7ff fd2e 	bl	8006e4c <__cvt>
 80073f0:	4680      	mov	r8, r0
 80073f2:	e648      	b.n	8007086 <_printf_float+0x112>

080073f4 <_printf_common>:
 80073f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80073f8:	4691      	mov	r9, r2
 80073fa:	461f      	mov	r7, r3
 80073fc:	688a      	ldr	r2, [r1, #8]
 80073fe:	690b      	ldr	r3, [r1, #16]
 8007400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007404:	4293      	cmp	r3, r2
 8007406:	bfb8      	it	lt
 8007408:	4613      	movlt	r3, r2
 800740a:	f8c9 3000 	str.w	r3, [r9]
 800740e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007412:	4606      	mov	r6, r0
 8007414:	460c      	mov	r4, r1
 8007416:	b112      	cbz	r2, 800741e <_printf_common+0x2a>
 8007418:	3301      	adds	r3, #1
 800741a:	f8c9 3000 	str.w	r3, [r9]
 800741e:	6823      	ldr	r3, [r4, #0]
 8007420:	0699      	lsls	r1, r3, #26
 8007422:	bf42      	ittt	mi
 8007424:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007428:	3302      	addmi	r3, #2
 800742a:	f8c9 3000 	strmi.w	r3, [r9]
 800742e:	6825      	ldr	r5, [r4, #0]
 8007430:	f015 0506 	ands.w	r5, r5, #6
 8007434:	d107      	bne.n	8007446 <_printf_common+0x52>
 8007436:	f104 0a19 	add.w	sl, r4, #25
 800743a:	68e3      	ldr	r3, [r4, #12]
 800743c:	f8d9 2000 	ldr.w	r2, [r9]
 8007440:	1a9b      	subs	r3, r3, r2
 8007442:	42ab      	cmp	r3, r5
 8007444:	dc28      	bgt.n	8007498 <_printf_common+0xa4>
 8007446:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800744a:	6822      	ldr	r2, [r4, #0]
 800744c:	3300      	adds	r3, #0
 800744e:	bf18      	it	ne
 8007450:	2301      	movne	r3, #1
 8007452:	0692      	lsls	r2, r2, #26
 8007454:	d42d      	bmi.n	80074b2 <_printf_common+0xbe>
 8007456:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800745a:	4639      	mov	r1, r7
 800745c:	4630      	mov	r0, r6
 800745e:	47c0      	blx	r8
 8007460:	3001      	adds	r0, #1
 8007462:	d020      	beq.n	80074a6 <_printf_common+0xb2>
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	68e5      	ldr	r5, [r4, #12]
 8007468:	f8d9 2000 	ldr.w	r2, [r9]
 800746c:	f003 0306 	and.w	r3, r3, #6
 8007470:	2b04      	cmp	r3, #4
 8007472:	bf08      	it	eq
 8007474:	1aad      	subeq	r5, r5, r2
 8007476:	68a3      	ldr	r3, [r4, #8]
 8007478:	6922      	ldr	r2, [r4, #16]
 800747a:	bf0c      	ite	eq
 800747c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007480:	2500      	movne	r5, #0
 8007482:	4293      	cmp	r3, r2
 8007484:	bfc4      	itt	gt
 8007486:	1a9b      	subgt	r3, r3, r2
 8007488:	18ed      	addgt	r5, r5, r3
 800748a:	f04f 0900 	mov.w	r9, #0
 800748e:	341a      	adds	r4, #26
 8007490:	454d      	cmp	r5, r9
 8007492:	d11a      	bne.n	80074ca <_printf_common+0xd6>
 8007494:	2000      	movs	r0, #0
 8007496:	e008      	b.n	80074aa <_printf_common+0xb6>
 8007498:	2301      	movs	r3, #1
 800749a:	4652      	mov	r2, sl
 800749c:	4639      	mov	r1, r7
 800749e:	4630      	mov	r0, r6
 80074a0:	47c0      	blx	r8
 80074a2:	3001      	adds	r0, #1
 80074a4:	d103      	bne.n	80074ae <_printf_common+0xba>
 80074a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074ae:	3501      	adds	r5, #1
 80074b0:	e7c3      	b.n	800743a <_printf_common+0x46>
 80074b2:	18e1      	adds	r1, r4, r3
 80074b4:	1c5a      	adds	r2, r3, #1
 80074b6:	2030      	movs	r0, #48	; 0x30
 80074b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074bc:	4422      	add	r2, r4
 80074be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074c2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074c6:	3302      	adds	r3, #2
 80074c8:	e7c5      	b.n	8007456 <_printf_common+0x62>
 80074ca:	2301      	movs	r3, #1
 80074cc:	4622      	mov	r2, r4
 80074ce:	4639      	mov	r1, r7
 80074d0:	4630      	mov	r0, r6
 80074d2:	47c0      	blx	r8
 80074d4:	3001      	adds	r0, #1
 80074d6:	d0e6      	beq.n	80074a6 <_printf_common+0xb2>
 80074d8:	f109 0901 	add.w	r9, r9, #1
 80074dc:	e7d8      	b.n	8007490 <_printf_common+0x9c>

080074de <quorem>:
 80074de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074e2:	6903      	ldr	r3, [r0, #16]
 80074e4:	690c      	ldr	r4, [r1, #16]
 80074e6:	42a3      	cmp	r3, r4
 80074e8:	4680      	mov	r8, r0
 80074ea:	f2c0 8082 	blt.w	80075f2 <quorem+0x114>
 80074ee:	3c01      	subs	r4, #1
 80074f0:	f101 0714 	add.w	r7, r1, #20
 80074f4:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80074f8:	f100 0614 	add.w	r6, r0, #20
 80074fc:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007500:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007504:	eb06 030c 	add.w	r3, r6, ip
 8007508:	3501      	adds	r5, #1
 800750a:	eb07 090c 	add.w	r9, r7, ip
 800750e:	9301      	str	r3, [sp, #4]
 8007510:	fbb0 f5f5 	udiv	r5, r0, r5
 8007514:	b395      	cbz	r5, 800757c <quorem+0x9e>
 8007516:	f04f 0a00 	mov.w	sl, #0
 800751a:	4638      	mov	r0, r7
 800751c:	46b6      	mov	lr, r6
 800751e:	46d3      	mov	fp, sl
 8007520:	f850 2b04 	ldr.w	r2, [r0], #4
 8007524:	b293      	uxth	r3, r2
 8007526:	fb05 a303 	mla	r3, r5, r3, sl
 800752a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800752e:	b29b      	uxth	r3, r3
 8007530:	ebab 0303 	sub.w	r3, fp, r3
 8007534:	0c12      	lsrs	r2, r2, #16
 8007536:	f8de b000 	ldr.w	fp, [lr]
 800753a:	fb05 a202 	mla	r2, r5, r2, sl
 800753e:	fa13 f38b 	uxtah	r3, r3, fp
 8007542:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007546:	fa1f fb82 	uxth.w	fp, r2
 800754a:	f8de 2000 	ldr.w	r2, [lr]
 800754e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007552:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007556:	b29b      	uxth	r3, r3
 8007558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800755c:	4581      	cmp	r9, r0
 800755e:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007562:	f84e 3b04 	str.w	r3, [lr], #4
 8007566:	d2db      	bcs.n	8007520 <quorem+0x42>
 8007568:	f856 300c 	ldr.w	r3, [r6, ip]
 800756c:	b933      	cbnz	r3, 800757c <quorem+0x9e>
 800756e:	9b01      	ldr	r3, [sp, #4]
 8007570:	3b04      	subs	r3, #4
 8007572:	429e      	cmp	r6, r3
 8007574:	461a      	mov	r2, r3
 8007576:	d330      	bcc.n	80075da <quorem+0xfc>
 8007578:	f8c8 4010 	str.w	r4, [r8, #16]
 800757c:	4640      	mov	r0, r8
 800757e:	f001 f829 	bl	80085d4 <__mcmp>
 8007582:	2800      	cmp	r0, #0
 8007584:	db25      	blt.n	80075d2 <quorem+0xf4>
 8007586:	3501      	adds	r5, #1
 8007588:	4630      	mov	r0, r6
 800758a:	f04f 0c00 	mov.w	ip, #0
 800758e:	f857 2b04 	ldr.w	r2, [r7], #4
 8007592:	f8d0 e000 	ldr.w	lr, [r0]
 8007596:	b293      	uxth	r3, r2
 8007598:	ebac 0303 	sub.w	r3, ip, r3
 800759c:	0c12      	lsrs	r2, r2, #16
 800759e:	fa13 f38e 	uxtah	r3, r3, lr
 80075a2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80075a6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075b0:	45b9      	cmp	r9, r7
 80075b2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80075b6:	f840 3b04 	str.w	r3, [r0], #4
 80075ba:	d2e8      	bcs.n	800758e <quorem+0xb0>
 80075bc:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80075c0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80075c4:	b92a      	cbnz	r2, 80075d2 <quorem+0xf4>
 80075c6:	3b04      	subs	r3, #4
 80075c8:	429e      	cmp	r6, r3
 80075ca:	461a      	mov	r2, r3
 80075cc:	d30b      	bcc.n	80075e6 <quorem+0x108>
 80075ce:	f8c8 4010 	str.w	r4, [r8, #16]
 80075d2:	4628      	mov	r0, r5
 80075d4:	b003      	add	sp, #12
 80075d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075da:	6812      	ldr	r2, [r2, #0]
 80075dc:	3b04      	subs	r3, #4
 80075de:	2a00      	cmp	r2, #0
 80075e0:	d1ca      	bne.n	8007578 <quorem+0x9a>
 80075e2:	3c01      	subs	r4, #1
 80075e4:	e7c5      	b.n	8007572 <quorem+0x94>
 80075e6:	6812      	ldr	r2, [r2, #0]
 80075e8:	3b04      	subs	r3, #4
 80075ea:	2a00      	cmp	r2, #0
 80075ec:	d1ef      	bne.n	80075ce <quorem+0xf0>
 80075ee:	3c01      	subs	r4, #1
 80075f0:	e7ea      	b.n	80075c8 <quorem+0xea>
 80075f2:	2000      	movs	r0, #0
 80075f4:	e7ee      	b.n	80075d4 <quorem+0xf6>
	...

080075f8 <_dtoa_r>:
 80075f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	ec57 6b10 	vmov	r6, r7, d0
 8007600:	b097      	sub	sp, #92	; 0x5c
 8007602:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007604:	9106      	str	r1, [sp, #24]
 8007606:	4604      	mov	r4, r0
 8007608:	920b      	str	r2, [sp, #44]	; 0x2c
 800760a:	9312      	str	r3, [sp, #72]	; 0x48
 800760c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007610:	e9cd 6700 	strd	r6, r7, [sp]
 8007614:	b93d      	cbnz	r5, 8007626 <_dtoa_r+0x2e>
 8007616:	2010      	movs	r0, #16
 8007618:	f000 fdb4 	bl	8008184 <malloc>
 800761c:	6260      	str	r0, [r4, #36]	; 0x24
 800761e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007622:	6005      	str	r5, [r0, #0]
 8007624:	60c5      	str	r5, [r0, #12]
 8007626:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007628:	6819      	ldr	r1, [r3, #0]
 800762a:	b151      	cbz	r1, 8007642 <_dtoa_r+0x4a>
 800762c:	685a      	ldr	r2, [r3, #4]
 800762e:	604a      	str	r2, [r1, #4]
 8007630:	2301      	movs	r3, #1
 8007632:	4093      	lsls	r3, r2
 8007634:	608b      	str	r3, [r1, #8]
 8007636:	4620      	mov	r0, r4
 8007638:	f000 fdeb 	bl	8008212 <_Bfree>
 800763c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800763e:	2200      	movs	r2, #0
 8007640:	601a      	str	r2, [r3, #0]
 8007642:	1e3b      	subs	r3, r7, #0
 8007644:	bfbb      	ittet	lt
 8007646:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800764a:	9301      	strlt	r3, [sp, #4]
 800764c:	2300      	movge	r3, #0
 800764e:	2201      	movlt	r2, #1
 8007650:	bfac      	ite	ge
 8007652:	f8c8 3000 	strge.w	r3, [r8]
 8007656:	f8c8 2000 	strlt.w	r2, [r8]
 800765a:	4baf      	ldr	r3, [pc, #700]	; (8007918 <_dtoa_r+0x320>)
 800765c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007660:	ea33 0308 	bics.w	r3, r3, r8
 8007664:	d114      	bne.n	8007690 <_dtoa_r+0x98>
 8007666:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007668:	f242 730f 	movw	r3, #9999	; 0x270f
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	9b00      	ldr	r3, [sp, #0]
 8007670:	b923      	cbnz	r3, 800767c <_dtoa_r+0x84>
 8007672:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007676:	2800      	cmp	r0, #0
 8007678:	f000 8542 	beq.w	8008100 <_dtoa_r+0xb08>
 800767c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800767e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800792c <_dtoa_r+0x334>
 8007682:	2b00      	cmp	r3, #0
 8007684:	f000 8544 	beq.w	8008110 <_dtoa_r+0xb18>
 8007688:	f10b 0303 	add.w	r3, fp, #3
 800768c:	f000 bd3e 	b.w	800810c <_dtoa_r+0xb14>
 8007690:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007694:	2200      	movs	r2, #0
 8007696:	2300      	movs	r3, #0
 8007698:	4630      	mov	r0, r6
 800769a:	4639      	mov	r1, r7
 800769c:	f7f9 f9c8 	bl	8000a30 <__aeabi_dcmpeq>
 80076a0:	4681      	mov	r9, r0
 80076a2:	b168      	cbz	r0, 80076c0 <_dtoa_r+0xc8>
 80076a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076a6:	2301      	movs	r3, #1
 80076a8:	6013      	str	r3, [r2, #0]
 80076aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	f000 8524 	beq.w	80080fa <_dtoa_r+0xb02>
 80076b2:	4b9a      	ldr	r3, [pc, #616]	; (800791c <_dtoa_r+0x324>)
 80076b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076b6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80076ba:	6013      	str	r3, [r2, #0]
 80076bc:	f000 bd28 	b.w	8008110 <_dtoa_r+0xb18>
 80076c0:	aa14      	add	r2, sp, #80	; 0x50
 80076c2:	a915      	add	r1, sp, #84	; 0x54
 80076c4:	ec47 6b10 	vmov	d0, r6, r7
 80076c8:	4620      	mov	r0, r4
 80076ca:	f000 fffa 	bl	80086c2 <__d2b>
 80076ce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80076d2:	9004      	str	r0, [sp, #16]
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	d07c      	beq.n	80077d2 <_dtoa_r+0x1da>
 80076d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80076dc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80076e0:	46b2      	mov	sl, r6
 80076e2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80076e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80076ea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80076ee:	2200      	movs	r2, #0
 80076f0:	4b8b      	ldr	r3, [pc, #556]	; (8007920 <_dtoa_r+0x328>)
 80076f2:	4650      	mov	r0, sl
 80076f4:	4659      	mov	r1, fp
 80076f6:	f7f8 fd7b 	bl	80001f0 <__aeabi_dsub>
 80076fa:	a381      	add	r3, pc, #516	; (adr r3, 8007900 <_dtoa_r+0x308>)
 80076fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007700:	f7f8 ff2e 	bl	8000560 <__aeabi_dmul>
 8007704:	a380      	add	r3, pc, #512	; (adr r3, 8007908 <_dtoa_r+0x310>)
 8007706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770a:	f7f8 fd73 	bl	80001f4 <__adddf3>
 800770e:	4606      	mov	r6, r0
 8007710:	4628      	mov	r0, r5
 8007712:	460f      	mov	r7, r1
 8007714:	f7f8 feba 	bl	800048c <__aeabi_i2d>
 8007718:	a37d      	add	r3, pc, #500	; (adr r3, 8007910 <_dtoa_r+0x318>)
 800771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771e:	f7f8 ff1f 	bl	8000560 <__aeabi_dmul>
 8007722:	4602      	mov	r2, r0
 8007724:	460b      	mov	r3, r1
 8007726:	4630      	mov	r0, r6
 8007728:	4639      	mov	r1, r7
 800772a:	f7f8 fd63 	bl	80001f4 <__adddf3>
 800772e:	4606      	mov	r6, r0
 8007730:	460f      	mov	r7, r1
 8007732:	f7f9 f9c5 	bl	8000ac0 <__aeabi_d2iz>
 8007736:	2200      	movs	r2, #0
 8007738:	4682      	mov	sl, r0
 800773a:	2300      	movs	r3, #0
 800773c:	4630      	mov	r0, r6
 800773e:	4639      	mov	r1, r7
 8007740:	f7f9 f980 	bl	8000a44 <__aeabi_dcmplt>
 8007744:	b148      	cbz	r0, 800775a <_dtoa_r+0x162>
 8007746:	4650      	mov	r0, sl
 8007748:	f7f8 fea0 	bl	800048c <__aeabi_i2d>
 800774c:	4632      	mov	r2, r6
 800774e:	463b      	mov	r3, r7
 8007750:	f7f9 f96e 	bl	8000a30 <__aeabi_dcmpeq>
 8007754:	b908      	cbnz	r0, 800775a <_dtoa_r+0x162>
 8007756:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800775a:	f1ba 0f16 	cmp.w	sl, #22
 800775e:	d859      	bhi.n	8007814 <_dtoa_r+0x21c>
 8007760:	4970      	ldr	r1, [pc, #448]	; (8007924 <_dtoa_r+0x32c>)
 8007762:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007766:	e9dd 2300 	ldrd	r2, r3, [sp]
 800776a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800776e:	f7f9 f987 	bl	8000a80 <__aeabi_dcmpgt>
 8007772:	2800      	cmp	r0, #0
 8007774:	d050      	beq.n	8007818 <_dtoa_r+0x220>
 8007776:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800777a:	2300      	movs	r3, #0
 800777c:	930f      	str	r3, [sp, #60]	; 0x3c
 800777e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007780:	1b5d      	subs	r5, r3, r5
 8007782:	f1b5 0801 	subs.w	r8, r5, #1
 8007786:	bf49      	itett	mi
 8007788:	f1c5 0301 	rsbmi	r3, r5, #1
 800778c:	2300      	movpl	r3, #0
 800778e:	9305      	strmi	r3, [sp, #20]
 8007790:	f04f 0800 	movmi.w	r8, #0
 8007794:	bf58      	it	pl
 8007796:	9305      	strpl	r3, [sp, #20]
 8007798:	f1ba 0f00 	cmp.w	sl, #0
 800779c:	db3e      	blt.n	800781c <_dtoa_r+0x224>
 800779e:	2300      	movs	r3, #0
 80077a0:	44d0      	add	r8, sl
 80077a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80077a6:	9307      	str	r3, [sp, #28]
 80077a8:	9b06      	ldr	r3, [sp, #24]
 80077aa:	2b09      	cmp	r3, #9
 80077ac:	f200 8090 	bhi.w	80078d0 <_dtoa_r+0x2d8>
 80077b0:	2b05      	cmp	r3, #5
 80077b2:	bfc4      	itt	gt
 80077b4:	3b04      	subgt	r3, #4
 80077b6:	9306      	strgt	r3, [sp, #24]
 80077b8:	9b06      	ldr	r3, [sp, #24]
 80077ba:	f1a3 0302 	sub.w	r3, r3, #2
 80077be:	bfcc      	ite	gt
 80077c0:	2500      	movgt	r5, #0
 80077c2:	2501      	movle	r5, #1
 80077c4:	2b03      	cmp	r3, #3
 80077c6:	f200 808f 	bhi.w	80078e8 <_dtoa_r+0x2f0>
 80077ca:	e8df f003 	tbb	[pc, r3]
 80077ce:	7f7d      	.short	0x7f7d
 80077d0:	7131      	.short	0x7131
 80077d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80077d6:	441d      	add	r5, r3
 80077d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80077dc:	2820      	cmp	r0, #32
 80077de:	dd13      	ble.n	8007808 <_dtoa_r+0x210>
 80077e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80077e4:	9b00      	ldr	r3, [sp, #0]
 80077e6:	fa08 f800 	lsl.w	r8, r8, r0
 80077ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80077ee:	fa23 f000 	lsr.w	r0, r3, r0
 80077f2:	ea48 0000 	orr.w	r0, r8, r0
 80077f6:	f7f8 fe39 	bl	800046c <__aeabi_ui2d>
 80077fa:	2301      	movs	r3, #1
 80077fc:	4682      	mov	sl, r0
 80077fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8007802:	3d01      	subs	r5, #1
 8007804:	9313      	str	r3, [sp, #76]	; 0x4c
 8007806:	e772      	b.n	80076ee <_dtoa_r+0xf6>
 8007808:	9b00      	ldr	r3, [sp, #0]
 800780a:	f1c0 0020 	rsb	r0, r0, #32
 800780e:	fa03 f000 	lsl.w	r0, r3, r0
 8007812:	e7f0      	b.n	80077f6 <_dtoa_r+0x1fe>
 8007814:	2301      	movs	r3, #1
 8007816:	e7b1      	b.n	800777c <_dtoa_r+0x184>
 8007818:	900f      	str	r0, [sp, #60]	; 0x3c
 800781a:	e7b0      	b.n	800777e <_dtoa_r+0x186>
 800781c:	9b05      	ldr	r3, [sp, #20]
 800781e:	eba3 030a 	sub.w	r3, r3, sl
 8007822:	9305      	str	r3, [sp, #20]
 8007824:	f1ca 0300 	rsb	r3, sl, #0
 8007828:	9307      	str	r3, [sp, #28]
 800782a:	2300      	movs	r3, #0
 800782c:	930e      	str	r3, [sp, #56]	; 0x38
 800782e:	e7bb      	b.n	80077a8 <_dtoa_r+0x1b0>
 8007830:	2301      	movs	r3, #1
 8007832:	930a      	str	r3, [sp, #40]	; 0x28
 8007834:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007836:	2b00      	cmp	r3, #0
 8007838:	dd59      	ble.n	80078ee <_dtoa_r+0x2f6>
 800783a:	9302      	str	r3, [sp, #8]
 800783c:	4699      	mov	r9, r3
 800783e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007840:	2200      	movs	r2, #0
 8007842:	6072      	str	r2, [r6, #4]
 8007844:	2204      	movs	r2, #4
 8007846:	f102 0014 	add.w	r0, r2, #20
 800784a:	4298      	cmp	r0, r3
 800784c:	6871      	ldr	r1, [r6, #4]
 800784e:	d953      	bls.n	80078f8 <_dtoa_r+0x300>
 8007850:	4620      	mov	r0, r4
 8007852:	f000 fcaa 	bl	80081aa <_Balloc>
 8007856:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007858:	6030      	str	r0, [r6, #0]
 800785a:	f1b9 0f0e 	cmp.w	r9, #14
 800785e:	f8d3 b000 	ldr.w	fp, [r3]
 8007862:	f200 80e6 	bhi.w	8007a32 <_dtoa_r+0x43a>
 8007866:	2d00      	cmp	r5, #0
 8007868:	f000 80e3 	beq.w	8007a32 <_dtoa_r+0x43a>
 800786c:	ed9d 7b00 	vldr	d7, [sp]
 8007870:	f1ba 0f00 	cmp.w	sl, #0
 8007874:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007878:	dd74      	ble.n	8007964 <_dtoa_r+0x36c>
 800787a:	4a2a      	ldr	r2, [pc, #168]	; (8007924 <_dtoa_r+0x32c>)
 800787c:	f00a 030f 	and.w	r3, sl, #15
 8007880:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007884:	ed93 7b00 	vldr	d7, [r3]
 8007888:	ea4f 162a 	mov.w	r6, sl, asr #4
 800788c:	06f0      	lsls	r0, r6, #27
 800788e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8007892:	d565      	bpl.n	8007960 <_dtoa_r+0x368>
 8007894:	4b24      	ldr	r3, [pc, #144]	; (8007928 <_dtoa_r+0x330>)
 8007896:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800789a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800789e:	f7f8 ff89 	bl	80007b4 <__aeabi_ddiv>
 80078a2:	e9cd 0100 	strd	r0, r1, [sp]
 80078a6:	f006 060f 	and.w	r6, r6, #15
 80078aa:	2503      	movs	r5, #3
 80078ac:	4f1e      	ldr	r7, [pc, #120]	; (8007928 <_dtoa_r+0x330>)
 80078ae:	e04c      	b.n	800794a <_dtoa_r+0x352>
 80078b0:	2301      	movs	r3, #1
 80078b2:	930a      	str	r3, [sp, #40]	; 0x28
 80078b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078b6:	4453      	add	r3, sl
 80078b8:	f103 0901 	add.w	r9, r3, #1
 80078bc:	9302      	str	r3, [sp, #8]
 80078be:	464b      	mov	r3, r9
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	bfb8      	it	lt
 80078c4:	2301      	movlt	r3, #1
 80078c6:	e7ba      	b.n	800783e <_dtoa_r+0x246>
 80078c8:	2300      	movs	r3, #0
 80078ca:	e7b2      	b.n	8007832 <_dtoa_r+0x23a>
 80078cc:	2300      	movs	r3, #0
 80078ce:	e7f0      	b.n	80078b2 <_dtoa_r+0x2ba>
 80078d0:	2501      	movs	r5, #1
 80078d2:	2300      	movs	r3, #0
 80078d4:	9306      	str	r3, [sp, #24]
 80078d6:	950a      	str	r5, [sp, #40]	; 0x28
 80078d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80078dc:	9302      	str	r3, [sp, #8]
 80078de:	4699      	mov	r9, r3
 80078e0:	2200      	movs	r2, #0
 80078e2:	2312      	movs	r3, #18
 80078e4:	920b      	str	r2, [sp, #44]	; 0x2c
 80078e6:	e7aa      	b.n	800783e <_dtoa_r+0x246>
 80078e8:	2301      	movs	r3, #1
 80078ea:	930a      	str	r3, [sp, #40]	; 0x28
 80078ec:	e7f4      	b.n	80078d8 <_dtoa_r+0x2e0>
 80078ee:	2301      	movs	r3, #1
 80078f0:	9302      	str	r3, [sp, #8]
 80078f2:	4699      	mov	r9, r3
 80078f4:	461a      	mov	r2, r3
 80078f6:	e7f5      	b.n	80078e4 <_dtoa_r+0x2ec>
 80078f8:	3101      	adds	r1, #1
 80078fa:	6071      	str	r1, [r6, #4]
 80078fc:	0052      	lsls	r2, r2, #1
 80078fe:	e7a2      	b.n	8007846 <_dtoa_r+0x24e>
 8007900:	636f4361 	.word	0x636f4361
 8007904:	3fd287a7 	.word	0x3fd287a7
 8007908:	8b60c8b3 	.word	0x8b60c8b3
 800790c:	3fc68a28 	.word	0x3fc68a28
 8007910:	509f79fb 	.word	0x509f79fb
 8007914:	3fd34413 	.word	0x3fd34413
 8007918:	7ff00000 	.word	0x7ff00000
 800791c:	08008e49 	.word	0x08008e49
 8007920:	3ff80000 	.word	0x3ff80000
 8007924:	08008e80 	.word	0x08008e80
 8007928:	08008e58 	.word	0x08008e58
 800792c:	08008e53 	.word	0x08008e53
 8007930:	07f1      	lsls	r1, r6, #31
 8007932:	d508      	bpl.n	8007946 <_dtoa_r+0x34e>
 8007934:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007938:	e9d7 2300 	ldrd	r2, r3, [r7]
 800793c:	f7f8 fe10 	bl	8000560 <__aeabi_dmul>
 8007940:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007944:	3501      	adds	r5, #1
 8007946:	1076      	asrs	r6, r6, #1
 8007948:	3708      	adds	r7, #8
 800794a:	2e00      	cmp	r6, #0
 800794c:	d1f0      	bne.n	8007930 <_dtoa_r+0x338>
 800794e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007952:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007956:	f7f8 ff2d 	bl	80007b4 <__aeabi_ddiv>
 800795a:	e9cd 0100 	strd	r0, r1, [sp]
 800795e:	e01a      	b.n	8007996 <_dtoa_r+0x39e>
 8007960:	2502      	movs	r5, #2
 8007962:	e7a3      	b.n	80078ac <_dtoa_r+0x2b4>
 8007964:	f000 80a0 	beq.w	8007aa8 <_dtoa_r+0x4b0>
 8007968:	f1ca 0600 	rsb	r6, sl, #0
 800796c:	4b9f      	ldr	r3, [pc, #636]	; (8007bec <_dtoa_r+0x5f4>)
 800796e:	4fa0      	ldr	r7, [pc, #640]	; (8007bf0 <_dtoa_r+0x5f8>)
 8007970:	f006 020f 	and.w	r2, r6, #15
 8007974:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007980:	f7f8 fdee 	bl	8000560 <__aeabi_dmul>
 8007984:	e9cd 0100 	strd	r0, r1, [sp]
 8007988:	1136      	asrs	r6, r6, #4
 800798a:	2300      	movs	r3, #0
 800798c:	2502      	movs	r5, #2
 800798e:	2e00      	cmp	r6, #0
 8007990:	d17f      	bne.n	8007a92 <_dtoa_r+0x49a>
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1e1      	bne.n	800795a <_dtoa_r+0x362>
 8007996:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007998:	2b00      	cmp	r3, #0
 800799a:	f000 8087 	beq.w	8007aac <_dtoa_r+0x4b4>
 800799e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079a2:	2200      	movs	r2, #0
 80079a4:	4b93      	ldr	r3, [pc, #588]	; (8007bf4 <_dtoa_r+0x5fc>)
 80079a6:	4630      	mov	r0, r6
 80079a8:	4639      	mov	r1, r7
 80079aa:	f7f9 f84b 	bl	8000a44 <__aeabi_dcmplt>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d07c      	beq.n	8007aac <_dtoa_r+0x4b4>
 80079b2:	f1b9 0f00 	cmp.w	r9, #0
 80079b6:	d079      	beq.n	8007aac <_dtoa_r+0x4b4>
 80079b8:	9b02      	ldr	r3, [sp, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	dd35      	ble.n	8007a2a <_dtoa_r+0x432>
 80079be:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80079c2:	9308      	str	r3, [sp, #32]
 80079c4:	4639      	mov	r1, r7
 80079c6:	2200      	movs	r2, #0
 80079c8:	4b8b      	ldr	r3, [pc, #556]	; (8007bf8 <_dtoa_r+0x600>)
 80079ca:	4630      	mov	r0, r6
 80079cc:	f7f8 fdc8 	bl	8000560 <__aeabi_dmul>
 80079d0:	e9cd 0100 	strd	r0, r1, [sp]
 80079d4:	9f02      	ldr	r7, [sp, #8]
 80079d6:	3501      	adds	r5, #1
 80079d8:	4628      	mov	r0, r5
 80079da:	f7f8 fd57 	bl	800048c <__aeabi_i2d>
 80079de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079e2:	f7f8 fdbd 	bl	8000560 <__aeabi_dmul>
 80079e6:	2200      	movs	r2, #0
 80079e8:	4b84      	ldr	r3, [pc, #528]	; (8007bfc <_dtoa_r+0x604>)
 80079ea:	f7f8 fc03 	bl	80001f4 <__adddf3>
 80079ee:	4605      	mov	r5, r0
 80079f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80079f4:	2f00      	cmp	r7, #0
 80079f6:	d15d      	bne.n	8007ab4 <_dtoa_r+0x4bc>
 80079f8:	2200      	movs	r2, #0
 80079fa:	4b81      	ldr	r3, [pc, #516]	; (8007c00 <_dtoa_r+0x608>)
 80079fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a00:	f7f8 fbf6 	bl	80001f0 <__aeabi_dsub>
 8007a04:	462a      	mov	r2, r5
 8007a06:	4633      	mov	r3, r6
 8007a08:	e9cd 0100 	strd	r0, r1, [sp]
 8007a0c:	f7f9 f838 	bl	8000a80 <__aeabi_dcmpgt>
 8007a10:	2800      	cmp	r0, #0
 8007a12:	f040 8288 	bne.w	8007f26 <_dtoa_r+0x92e>
 8007a16:	462a      	mov	r2, r5
 8007a18:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007a1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a20:	f7f9 f810 	bl	8000a44 <__aeabi_dcmplt>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	f040 827c 	bne.w	8007f22 <_dtoa_r+0x92a>
 8007a2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a2e:	e9cd 2300 	strd	r2, r3, [sp]
 8007a32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	f2c0 8150 	blt.w	8007cda <_dtoa_r+0x6e2>
 8007a3a:	f1ba 0f0e 	cmp.w	sl, #14
 8007a3e:	f300 814c 	bgt.w	8007cda <_dtoa_r+0x6e2>
 8007a42:	4b6a      	ldr	r3, [pc, #424]	; (8007bec <_dtoa_r+0x5f4>)
 8007a44:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a48:	ed93 7b00 	vldr	d7, [r3]
 8007a4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a54:	f280 80d8 	bge.w	8007c08 <_dtoa_r+0x610>
 8007a58:	f1b9 0f00 	cmp.w	r9, #0
 8007a5c:	f300 80d4 	bgt.w	8007c08 <_dtoa_r+0x610>
 8007a60:	f040 825e 	bne.w	8007f20 <_dtoa_r+0x928>
 8007a64:	2200      	movs	r2, #0
 8007a66:	4b66      	ldr	r3, [pc, #408]	; (8007c00 <_dtoa_r+0x608>)
 8007a68:	ec51 0b17 	vmov	r0, r1, d7
 8007a6c:	f7f8 fd78 	bl	8000560 <__aeabi_dmul>
 8007a70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a74:	f7f8 fffa 	bl	8000a6c <__aeabi_dcmpge>
 8007a78:	464f      	mov	r7, r9
 8007a7a:	464e      	mov	r6, r9
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	f040 8234 	bne.w	8007eea <_dtoa_r+0x8f2>
 8007a82:	2331      	movs	r3, #49	; 0x31
 8007a84:	f10b 0501 	add.w	r5, fp, #1
 8007a88:	f88b 3000 	strb.w	r3, [fp]
 8007a8c:	f10a 0a01 	add.w	sl, sl, #1
 8007a90:	e22f      	b.n	8007ef2 <_dtoa_r+0x8fa>
 8007a92:	07f2      	lsls	r2, r6, #31
 8007a94:	d505      	bpl.n	8007aa2 <_dtoa_r+0x4aa>
 8007a96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a9a:	f7f8 fd61 	bl	8000560 <__aeabi_dmul>
 8007a9e:	3501      	adds	r5, #1
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	1076      	asrs	r6, r6, #1
 8007aa4:	3708      	adds	r7, #8
 8007aa6:	e772      	b.n	800798e <_dtoa_r+0x396>
 8007aa8:	2502      	movs	r5, #2
 8007aaa:	e774      	b.n	8007996 <_dtoa_r+0x39e>
 8007aac:	f8cd a020 	str.w	sl, [sp, #32]
 8007ab0:	464f      	mov	r7, r9
 8007ab2:	e791      	b.n	80079d8 <_dtoa_r+0x3e0>
 8007ab4:	4b4d      	ldr	r3, [pc, #308]	; (8007bec <_dtoa_r+0x5f4>)
 8007ab6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007aba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d047      	beq.n	8007b54 <_dtoa_r+0x55c>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	2000      	movs	r0, #0
 8007aca:	494e      	ldr	r1, [pc, #312]	; (8007c04 <_dtoa_r+0x60c>)
 8007acc:	f7f8 fe72 	bl	80007b4 <__aeabi_ddiv>
 8007ad0:	462a      	mov	r2, r5
 8007ad2:	4633      	mov	r3, r6
 8007ad4:	f7f8 fb8c 	bl	80001f0 <__aeabi_dsub>
 8007ad8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007adc:	465d      	mov	r5, fp
 8007ade:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ae2:	f7f8 ffed 	bl	8000ac0 <__aeabi_d2iz>
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	f7f8 fcd0 	bl	800048c <__aeabi_i2d>
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007af4:	f7f8 fb7c 	bl	80001f0 <__aeabi_dsub>
 8007af8:	3630      	adds	r6, #48	; 0x30
 8007afa:	f805 6b01 	strb.w	r6, [r5], #1
 8007afe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007b02:	e9cd 0100 	strd	r0, r1, [sp]
 8007b06:	f7f8 ff9d 	bl	8000a44 <__aeabi_dcmplt>
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d163      	bne.n	8007bd6 <_dtoa_r+0x5de>
 8007b0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b12:	2000      	movs	r0, #0
 8007b14:	4937      	ldr	r1, [pc, #220]	; (8007bf4 <_dtoa_r+0x5fc>)
 8007b16:	f7f8 fb6b 	bl	80001f0 <__aeabi_dsub>
 8007b1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007b1e:	f7f8 ff91 	bl	8000a44 <__aeabi_dcmplt>
 8007b22:	2800      	cmp	r0, #0
 8007b24:	f040 80b7 	bne.w	8007c96 <_dtoa_r+0x69e>
 8007b28:	eba5 030b 	sub.w	r3, r5, fp
 8007b2c:	429f      	cmp	r7, r3
 8007b2e:	f77f af7c 	ble.w	8007a2a <_dtoa_r+0x432>
 8007b32:	2200      	movs	r2, #0
 8007b34:	4b30      	ldr	r3, [pc, #192]	; (8007bf8 <_dtoa_r+0x600>)
 8007b36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b3a:	f7f8 fd11 	bl	8000560 <__aeabi_dmul>
 8007b3e:	2200      	movs	r2, #0
 8007b40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007b44:	4b2c      	ldr	r3, [pc, #176]	; (8007bf8 <_dtoa_r+0x600>)
 8007b46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b4a:	f7f8 fd09 	bl	8000560 <__aeabi_dmul>
 8007b4e:	e9cd 0100 	strd	r0, r1, [sp]
 8007b52:	e7c4      	b.n	8007ade <_dtoa_r+0x4e6>
 8007b54:	462a      	mov	r2, r5
 8007b56:	4633      	mov	r3, r6
 8007b58:	f7f8 fd02 	bl	8000560 <__aeabi_dmul>
 8007b5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007b60:	eb0b 0507 	add.w	r5, fp, r7
 8007b64:	465e      	mov	r6, fp
 8007b66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b6a:	f7f8 ffa9 	bl	8000ac0 <__aeabi_d2iz>
 8007b6e:	4607      	mov	r7, r0
 8007b70:	f7f8 fc8c 	bl	800048c <__aeabi_i2d>
 8007b74:	3730      	adds	r7, #48	; 0x30
 8007b76:	4602      	mov	r2, r0
 8007b78:	460b      	mov	r3, r1
 8007b7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b7e:	f7f8 fb37 	bl	80001f0 <__aeabi_dsub>
 8007b82:	f806 7b01 	strb.w	r7, [r6], #1
 8007b86:	42ae      	cmp	r6, r5
 8007b88:	e9cd 0100 	strd	r0, r1, [sp]
 8007b8c:	f04f 0200 	mov.w	r2, #0
 8007b90:	d126      	bne.n	8007be0 <_dtoa_r+0x5e8>
 8007b92:	4b1c      	ldr	r3, [pc, #112]	; (8007c04 <_dtoa_r+0x60c>)
 8007b94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007b98:	f7f8 fb2c 	bl	80001f4 <__adddf3>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	460b      	mov	r3, r1
 8007ba0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ba4:	f7f8 ff6c 	bl	8000a80 <__aeabi_dcmpgt>
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d174      	bne.n	8007c96 <_dtoa_r+0x69e>
 8007bac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007bb0:	2000      	movs	r0, #0
 8007bb2:	4914      	ldr	r1, [pc, #80]	; (8007c04 <_dtoa_r+0x60c>)
 8007bb4:	f7f8 fb1c 	bl	80001f0 <__aeabi_dsub>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	460b      	mov	r3, r1
 8007bbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bc0:	f7f8 ff40 	bl	8000a44 <__aeabi_dcmplt>
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	f43f af30 	beq.w	8007a2a <_dtoa_r+0x432>
 8007bca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007bce:	2b30      	cmp	r3, #48	; 0x30
 8007bd0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8007bd4:	d002      	beq.n	8007bdc <_dtoa_r+0x5e4>
 8007bd6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007bda:	e04a      	b.n	8007c72 <_dtoa_r+0x67a>
 8007bdc:	4615      	mov	r5, r2
 8007bde:	e7f4      	b.n	8007bca <_dtoa_r+0x5d2>
 8007be0:	4b05      	ldr	r3, [pc, #20]	; (8007bf8 <_dtoa_r+0x600>)
 8007be2:	f7f8 fcbd 	bl	8000560 <__aeabi_dmul>
 8007be6:	e9cd 0100 	strd	r0, r1, [sp]
 8007bea:	e7bc      	b.n	8007b66 <_dtoa_r+0x56e>
 8007bec:	08008e80 	.word	0x08008e80
 8007bf0:	08008e58 	.word	0x08008e58
 8007bf4:	3ff00000 	.word	0x3ff00000
 8007bf8:	40240000 	.word	0x40240000
 8007bfc:	401c0000 	.word	0x401c0000
 8007c00:	40140000 	.word	0x40140000
 8007c04:	3fe00000 	.word	0x3fe00000
 8007c08:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007c0c:	465d      	mov	r5, fp
 8007c0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c12:	4630      	mov	r0, r6
 8007c14:	4639      	mov	r1, r7
 8007c16:	f7f8 fdcd 	bl	80007b4 <__aeabi_ddiv>
 8007c1a:	f7f8 ff51 	bl	8000ac0 <__aeabi_d2iz>
 8007c1e:	4680      	mov	r8, r0
 8007c20:	f7f8 fc34 	bl	800048c <__aeabi_i2d>
 8007c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c28:	f7f8 fc9a 	bl	8000560 <__aeabi_dmul>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	460b      	mov	r3, r1
 8007c30:	4630      	mov	r0, r6
 8007c32:	4639      	mov	r1, r7
 8007c34:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007c38:	f7f8 fada 	bl	80001f0 <__aeabi_dsub>
 8007c3c:	f805 6b01 	strb.w	r6, [r5], #1
 8007c40:	eba5 060b 	sub.w	r6, r5, fp
 8007c44:	45b1      	cmp	r9, r6
 8007c46:	4602      	mov	r2, r0
 8007c48:	460b      	mov	r3, r1
 8007c4a:	d139      	bne.n	8007cc0 <_dtoa_r+0x6c8>
 8007c4c:	f7f8 fad2 	bl	80001f4 <__adddf3>
 8007c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c54:	4606      	mov	r6, r0
 8007c56:	460f      	mov	r7, r1
 8007c58:	f7f8 ff12 	bl	8000a80 <__aeabi_dcmpgt>
 8007c5c:	b9c8      	cbnz	r0, 8007c92 <_dtoa_r+0x69a>
 8007c5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c62:	4630      	mov	r0, r6
 8007c64:	4639      	mov	r1, r7
 8007c66:	f7f8 fee3 	bl	8000a30 <__aeabi_dcmpeq>
 8007c6a:	b110      	cbz	r0, 8007c72 <_dtoa_r+0x67a>
 8007c6c:	f018 0f01 	tst.w	r8, #1
 8007c70:	d10f      	bne.n	8007c92 <_dtoa_r+0x69a>
 8007c72:	9904      	ldr	r1, [sp, #16]
 8007c74:	4620      	mov	r0, r4
 8007c76:	f000 facc 	bl	8008212 <_Bfree>
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c7e:	702b      	strb	r3, [r5, #0]
 8007c80:	f10a 0301 	add.w	r3, sl, #1
 8007c84:	6013      	str	r3, [r2, #0]
 8007c86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	f000 8241 	beq.w	8008110 <_dtoa_r+0xb18>
 8007c8e:	601d      	str	r5, [r3, #0]
 8007c90:	e23e      	b.n	8008110 <_dtoa_r+0xb18>
 8007c92:	f8cd a020 	str.w	sl, [sp, #32]
 8007c96:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c9a:	2a39      	cmp	r2, #57	; 0x39
 8007c9c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8007ca0:	d108      	bne.n	8007cb4 <_dtoa_r+0x6bc>
 8007ca2:	459b      	cmp	fp, r3
 8007ca4:	d10a      	bne.n	8007cbc <_dtoa_r+0x6c4>
 8007ca6:	9b08      	ldr	r3, [sp, #32]
 8007ca8:	3301      	adds	r3, #1
 8007caa:	9308      	str	r3, [sp, #32]
 8007cac:	2330      	movs	r3, #48	; 0x30
 8007cae:	f88b 3000 	strb.w	r3, [fp]
 8007cb2:	465b      	mov	r3, fp
 8007cb4:	781a      	ldrb	r2, [r3, #0]
 8007cb6:	3201      	adds	r2, #1
 8007cb8:	701a      	strb	r2, [r3, #0]
 8007cba:	e78c      	b.n	8007bd6 <_dtoa_r+0x5de>
 8007cbc:	461d      	mov	r5, r3
 8007cbe:	e7ea      	b.n	8007c96 <_dtoa_r+0x69e>
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	4b9b      	ldr	r3, [pc, #620]	; (8007f30 <_dtoa_r+0x938>)
 8007cc4:	f7f8 fc4c 	bl	8000560 <__aeabi_dmul>
 8007cc8:	2200      	movs	r2, #0
 8007cca:	2300      	movs	r3, #0
 8007ccc:	4606      	mov	r6, r0
 8007cce:	460f      	mov	r7, r1
 8007cd0:	f7f8 feae 	bl	8000a30 <__aeabi_dcmpeq>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	d09a      	beq.n	8007c0e <_dtoa_r+0x616>
 8007cd8:	e7cb      	b.n	8007c72 <_dtoa_r+0x67a>
 8007cda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cdc:	2a00      	cmp	r2, #0
 8007cde:	f000 808b 	beq.w	8007df8 <_dtoa_r+0x800>
 8007ce2:	9a06      	ldr	r2, [sp, #24]
 8007ce4:	2a01      	cmp	r2, #1
 8007ce6:	dc6e      	bgt.n	8007dc6 <_dtoa_r+0x7ce>
 8007ce8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007cea:	2a00      	cmp	r2, #0
 8007cec:	d067      	beq.n	8007dbe <_dtoa_r+0x7c6>
 8007cee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007cf2:	9f07      	ldr	r7, [sp, #28]
 8007cf4:	9d05      	ldr	r5, [sp, #20]
 8007cf6:	9a05      	ldr	r2, [sp, #20]
 8007cf8:	2101      	movs	r1, #1
 8007cfa:	441a      	add	r2, r3
 8007cfc:	4620      	mov	r0, r4
 8007cfe:	9205      	str	r2, [sp, #20]
 8007d00:	4498      	add	r8, r3
 8007d02:	f000 fb26 	bl	8008352 <__i2b>
 8007d06:	4606      	mov	r6, r0
 8007d08:	2d00      	cmp	r5, #0
 8007d0a:	dd0c      	ble.n	8007d26 <_dtoa_r+0x72e>
 8007d0c:	f1b8 0f00 	cmp.w	r8, #0
 8007d10:	dd09      	ble.n	8007d26 <_dtoa_r+0x72e>
 8007d12:	4545      	cmp	r5, r8
 8007d14:	9a05      	ldr	r2, [sp, #20]
 8007d16:	462b      	mov	r3, r5
 8007d18:	bfa8      	it	ge
 8007d1a:	4643      	movge	r3, r8
 8007d1c:	1ad2      	subs	r2, r2, r3
 8007d1e:	9205      	str	r2, [sp, #20]
 8007d20:	1aed      	subs	r5, r5, r3
 8007d22:	eba8 0803 	sub.w	r8, r8, r3
 8007d26:	9b07      	ldr	r3, [sp, #28]
 8007d28:	b1eb      	cbz	r3, 8007d66 <_dtoa_r+0x76e>
 8007d2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d067      	beq.n	8007e00 <_dtoa_r+0x808>
 8007d30:	b18f      	cbz	r7, 8007d56 <_dtoa_r+0x75e>
 8007d32:	4631      	mov	r1, r6
 8007d34:	463a      	mov	r2, r7
 8007d36:	4620      	mov	r0, r4
 8007d38:	f000 fbaa 	bl	8008490 <__pow5mult>
 8007d3c:	9a04      	ldr	r2, [sp, #16]
 8007d3e:	4601      	mov	r1, r0
 8007d40:	4606      	mov	r6, r0
 8007d42:	4620      	mov	r0, r4
 8007d44:	f000 fb0e 	bl	8008364 <__multiply>
 8007d48:	9904      	ldr	r1, [sp, #16]
 8007d4a:	9008      	str	r0, [sp, #32]
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	f000 fa60 	bl	8008212 <_Bfree>
 8007d52:	9b08      	ldr	r3, [sp, #32]
 8007d54:	9304      	str	r3, [sp, #16]
 8007d56:	9b07      	ldr	r3, [sp, #28]
 8007d58:	1bda      	subs	r2, r3, r7
 8007d5a:	d004      	beq.n	8007d66 <_dtoa_r+0x76e>
 8007d5c:	9904      	ldr	r1, [sp, #16]
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f000 fb96 	bl	8008490 <__pow5mult>
 8007d64:	9004      	str	r0, [sp, #16]
 8007d66:	2101      	movs	r1, #1
 8007d68:	4620      	mov	r0, r4
 8007d6a:	f000 faf2 	bl	8008352 <__i2b>
 8007d6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d70:	4607      	mov	r7, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	f000 81d0 	beq.w	8008118 <_dtoa_r+0xb20>
 8007d78:	461a      	mov	r2, r3
 8007d7a:	4601      	mov	r1, r0
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f000 fb87 	bl	8008490 <__pow5mult>
 8007d82:	9b06      	ldr	r3, [sp, #24]
 8007d84:	2b01      	cmp	r3, #1
 8007d86:	4607      	mov	r7, r0
 8007d88:	dc40      	bgt.n	8007e0c <_dtoa_r+0x814>
 8007d8a:	9b00      	ldr	r3, [sp, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d139      	bne.n	8007e04 <_dtoa_r+0x80c>
 8007d90:	9b01      	ldr	r3, [sp, #4]
 8007d92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d136      	bne.n	8007e08 <_dtoa_r+0x810>
 8007d9a:	9b01      	ldr	r3, [sp, #4]
 8007d9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007da0:	0d1b      	lsrs	r3, r3, #20
 8007da2:	051b      	lsls	r3, r3, #20
 8007da4:	b12b      	cbz	r3, 8007db2 <_dtoa_r+0x7ba>
 8007da6:	9b05      	ldr	r3, [sp, #20]
 8007da8:	3301      	adds	r3, #1
 8007daa:	9305      	str	r3, [sp, #20]
 8007dac:	f108 0801 	add.w	r8, r8, #1
 8007db0:	2301      	movs	r3, #1
 8007db2:	9307      	str	r3, [sp, #28]
 8007db4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d12a      	bne.n	8007e10 <_dtoa_r+0x818>
 8007dba:	2001      	movs	r0, #1
 8007dbc:	e030      	b.n	8007e20 <_dtoa_r+0x828>
 8007dbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007dc0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007dc4:	e795      	b.n	8007cf2 <_dtoa_r+0x6fa>
 8007dc6:	9b07      	ldr	r3, [sp, #28]
 8007dc8:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8007dcc:	42bb      	cmp	r3, r7
 8007dce:	bfbf      	itttt	lt
 8007dd0:	9b07      	ldrlt	r3, [sp, #28]
 8007dd2:	9707      	strlt	r7, [sp, #28]
 8007dd4:	1afa      	sublt	r2, r7, r3
 8007dd6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007dd8:	bfbb      	ittet	lt
 8007dda:	189b      	addlt	r3, r3, r2
 8007ddc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007dde:	1bdf      	subge	r7, r3, r7
 8007de0:	2700      	movlt	r7, #0
 8007de2:	f1b9 0f00 	cmp.w	r9, #0
 8007de6:	bfb5      	itete	lt
 8007de8:	9b05      	ldrlt	r3, [sp, #20]
 8007dea:	9d05      	ldrge	r5, [sp, #20]
 8007dec:	eba3 0509 	sublt.w	r5, r3, r9
 8007df0:	464b      	movge	r3, r9
 8007df2:	bfb8      	it	lt
 8007df4:	2300      	movlt	r3, #0
 8007df6:	e77e      	b.n	8007cf6 <_dtoa_r+0x6fe>
 8007df8:	9f07      	ldr	r7, [sp, #28]
 8007dfa:	9d05      	ldr	r5, [sp, #20]
 8007dfc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007dfe:	e783      	b.n	8007d08 <_dtoa_r+0x710>
 8007e00:	9a07      	ldr	r2, [sp, #28]
 8007e02:	e7ab      	b.n	8007d5c <_dtoa_r+0x764>
 8007e04:	2300      	movs	r3, #0
 8007e06:	e7d4      	b.n	8007db2 <_dtoa_r+0x7ba>
 8007e08:	9b00      	ldr	r3, [sp, #0]
 8007e0a:	e7d2      	b.n	8007db2 <_dtoa_r+0x7ba>
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	9307      	str	r3, [sp, #28]
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007e16:	6918      	ldr	r0, [r3, #16]
 8007e18:	f000 fa4d 	bl	80082b6 <__hi0bits>
 8007e1c:	f1c0 0020 	rsb	r0, r0, #32
 8007e20:	4440      	add	r0, r8
 8007e22:	f010 001f 	ands.w	r0, r0, #31
 8007e26:	d047      	beq.n	8007eb8 <_dtoa_r+0x8c0>
 8007e28:	f1c0 0320 	rsb	r3, r0, #32
 8007e2c:	2b04      	cmp	r3, #4
 8007e2e:	dd3b      	ble.n	8007ea8 <_dtoa_r+0x8b0>
 8007e30:	9b05      	ldr	r3, [sp, #20]
 8007e32:	f1c0 001c 	rsb	r0, r0, #28
 8007e36:	4403      	add	r3, r0
 8007e38:	9305      	str	r3, [sp, #20]
 8007e3a:	4405      	add	r5, r0
 8007e3c:	4480      	add	r8, r0
 8007e3e:	9b05      	ldr	r3, [sp, #20]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	dd05      	ble.n	8007e50 <_dtoa_r+0x858>
 8007e44:	461a      	mov	r2, r3
 8007e46:	9904      	ldr	r1, [sp, #16]
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f000 fb6f 	bl	800852c <__lshift>
 8007e4e:	9004      	str	r0, [sp, #16]
 8007e50:	f1b8 0f00 	cmp.w	r8, #0
 8007e54:	dd05      	ble.n	8007e62 <_dtoa_r+0x86a>
 8007e56:	4639      	mov	r1, r7
 8007e58:	4642      	mov	r2, r8
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	f000 fb66 	bl	800852c <__lshift>
 8007e60:	4607      	mov	r7, r0
 8007e62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e64:	b353      	cbz	r3, 8007ebc <_dtoa_r+0x8c4>
 8007e66:	4639      	mov	r1, r7
 8007e68:	9804      	ldr	r0, [sp, #16]
 8007e6a:	f000 fbb3 	bl	80085d4 <__mcmp>
 8007e6e:	2800      	cmp	r0, #0
 8007e70:	da24      	bge.n	8007ebc <_dtoa_r+0x8c4>
 8007e72:	2300      	movs	r3, #0
 8007e74:	220a      	movs	r2, #10
 8007e76:	9904      	ldr	r1, [sp, #16]
 8007e78:	4620      	mov	r0, r4
 8007e7a:	f000 f9e1 	bl	8008240 <__multadd>
 8007e7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e80:	9004      	str	r0, [sp, #16]
 8007e82:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	f000 814d 	beq.w	8008126 <_dtoa_r+0xb2e>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	4631      	mov	r1, r6
 8007e90:	220a      	movs	r2, #10
 8007e92:	4620      	mov	r0, r4
 8007e94:	f000 f9d4 	bl	8008240 <__multadd>
 8007e98:	9b02      	ldr	r3, [sp, #8]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	4606      	mov	r6, r0
 8007e9e:	dc4f      	bgt.n	8007f40 <_dtoa_r+0x948>
 8007ea0:	9b06      	ldr	r3, [sp, #24]
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	dd4c      	ble.n	8007f40 <_dtoa_r+0x948>
 8007ea6:	e011      	b.n	8007ecc <_dtoa_r+0x8d4>
 8007ea8:	d0c9      	beq.n	8007e3e <_dtoa_r+0x846>
 8007eaa:	9a05      	ldr	r2, [sp, #20]
 8007eac:	331c      	adds	r3, #28
 8007eae:	441a      	add	r2, r3
 8007eb0:	9205      	str	r2, [sp, #20]
 8007eb2:	441d      	add	r5, r3
 8007eb4:	4498      	add	r8, r3
 8007eb6:	e7c2      	b.n	8007e3e <_dtoa_r+0x846>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	e7f6      	b.n	8007eaa <_dtoa_r+0x8b2>
 8007ebc:	f1b9 0f00 	cmp.w	r9, #0
 8007ec0:	dc38      	bgt.n	8007f34 <_dtoa_r+0x93c>
 8007ec2:	9b06      	ldr	r3, [sp, #24]
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	dd35      	ble.n	8007f34 <_dtoa_r+0x93c>
 8007ec8:	f8cd 9008 	str.w	r9, [sp, #8]
 8007ecc:	9b02      	ldr	r3, [sp, #8]
 8007ece:	b963      	cbnz	r3, 8007eea <_dtoa_r+0x8f2>
 8007ed0:	4639      	mov	r1, r7
 8007ed2:	2205      	movs	r2, #5
 8007ed4:	4620      	mov	r0, r4
 8007ed6:	f000 f9b3 	bl	8008240 <__multadd>
 8007eda:	4601      	mov	r1, r0
 8007edc:	4607      	mov	r7, r0
 8007ede:	9804      	ldr	r0, [sp, #16]
 8007ee0:	f000 fb78 	bl	80085d4 <__mcmp>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	f73f adcc 	bgt.w	8007a82 <_dtoa_r+0x48a>
 8007eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007eec:	465d      	mov	r5, fp
 8007eee:	ea6f 0a03 	mvn.w	sl, r3
 8007ef2:	f04f 0900 	mov.w	r9, #0
 8007ef6:	4639      	mov	r1, r7
 8007ef8:	4620      	mov	r0, r4
 8007efa:	f000 f98a 	bl	8008212 <_Bfree>
 8007efe:	2e00      	cmp	r6, #0
 8007f00:	f43f aeb7 	beq.w	8007c72 <_dtoa_r+0x67a>
 8007f04:	f1b9 0f00 	cmp.w	r9, #0
 8007f08:	d005      	beq.n	8007f16 <_dtoa_r+0x91e>
 8007f0a:	45b1      	cmp	r9, r6
 8007f0c:	d003      	beq.n	8007f16 <_dtoa_r+0x91e>
 8007f0e:	4649      	mov	r1, r9
 8007f10:	4620      	mov	r0, r4
 8007f12:	f000 f97e 	bl	8008212 <_Bfree>
 8007f16:	4631      	mov	r1, r6
 8007f18:	4620      	mov	r0, r4
 8007f1a:	f000 f97a 	bl	8008212 <_Bfree>
 8007f1e:	e6a8      	b.n	8007c72 <_dtoa_r+0x67a>
 8007f20:	2700      	movs	r7, #0
 8007f22:	463e      	mov	r6, r7
 8007f24:	e7e1      	b.n	8007eea <_dtoa_r+0x8f2>
 8007f26:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007f2a:	463e      	mov	r6, r7
 8007f2c:	e5a9      	b.n	8007a82 <_dtoa_r+0x48a>
 8007f2e:	bf00      	nop
 8007f30:	40240000 	.word	0x40240000
 8007f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f36:	f8cd 9008 	str.w	r9, [sp, #8]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 80fa 	beq.w	8008134 <_dtoa_r+0xb3c>
 8007f40:	2d00      	cmp	r5, #0
 8007f42:	dd05      	ble.n	8007f50 <_dtoa_r+0x958>
 8007f44:	4631      	mov	r1, r6
 8007f46:	462a      	mov	r2, r5
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f000 faef 	bl	800852c <__lshift>
 8007f4e:	4606      	mov	r6, r0
 8007f50:	9b07      	ldr	r3, [sp, #28]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d04c      	beq.n	8007ff0 <_dtoa_r+0x9f8>
 8007f56:	6871      	ldr	r1, [r6, #4]
 8007f58:	4620      	mov	r0, r4
 8007f5a:	f000 f926 	bl	80081aa <_Balloc>
 8007f5e:	6932      	ldr	r2, [r6, #16]
 8007f60:	3202      	adds	r2, #2
 8007f62:	4605      	mov	r5, r0
 8007f64:	0092      	lsls	r2, r2, #2
 8007f66:	f106 010c 	add.w	r1, r6, #12
 8007f6a:	300c      	adds	r0, #12
 8007f6c:	f000 f912 	bl	8008194 <memcpy>
 8007f70:	2201      	movs	r2, #1
 8007f72:	4629      	mov	r1, r5
 8007f74:	4620      	mov	r0, r4
 8007f76:	f000 fad9 	bl	800852c <__lshift>
 8007f7a:	9b00      	ldr	r3, [sp, #0]
 8007f7c:	f8cd b014 	str.w	fp, [sp, #20]
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	46b1      	mov	r9, r6
 8007f86:	9307      	str	r3, [sp, #28]
 8007f88:	4606      	mov	r6, r0
 8007f8a:	4639      	mov	r1, r7
 8007f8c:	9804      	ldr	r0, [sp, #16]
 8007f8e:	f7ff faa6 	bl	80074de <quorem>
 8007f92:	4649      	mov	r1, r9
 8007f94:	4605      	mov	r5, r0
 8007f96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007f9a:	9804      	ldr	r0, [sp, #16]
 8007f9c:	f000 fb1a 	bl	80085d4 <__mcmp>
 8007fa0:	4632      	mov	r2, r6
 8007fa2:	9000      	str	r0, [sp, #0]
 8007fa4:	4639      	mov	r1, r7
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f000 fb2e 	bl	8008608 <__mdiff>
 8007fac:	68c3      	ldr	r3, [r0, #12]
 8007fae:	4602      	mov	r2, r0
 8007fb0:	bb03      	cbnz	r3, 8007ff4 <_dtoa_r+0x9fc>
 8007fb2:	4601      	mov	r1, r0
 8007fb4:	9008      	str	r0, [sp, #32]
 8007fb6:	9804      	ldr	r0, [sp, #16]
 8007fb8:	f000 fb0c 	bl	80085d4 <__mcmp>
 8007fbc:	9a08      	ldr	r2, [sp, #32]
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	4611      	mov	r1, r2
 8007fc2:	4620      	mov	r0, r4
 8007fc4:	9308      	str	r3, [sp, #32]
 8007fc6:	f000 f924 	bl	8008212 <_Bfree>
 8007fca:	9b08      	ldr	r3, [sp, #32]
 8007fcc:	b9a3      	cbnz	r3, 8007ff8 <_dtoa_r+0xa00>
 8007fce:	9a06      	ldr	r2, [sp, #24]
 8007fd0:	b992      	cbnz	r2, 8007ff8 <_dtoa_r+0xa00>
 8007fd2:	9a07      	ldr	r2, [sp, #28]
 8007fd4:	b982      	cbnz	r2, 8007ff8 <_dtoa_r+0xa00>
 8007fd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007fda:	d029      	beq.n	8008030 <_dtoa_r+0xa38>
 8007fdc:	9b00      	ldr	r3, [sp, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	dd01      	ble.n	8007fe6 <_dtoa_r+0x9ee>
 8007fe2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8007fe6:	9b05      	ldr	r3, [sp, #20]
 8007fe8:	1c5d      	adds	r5, r3, #1
 8007fea:	f883 8000 	strb.w	r8, [r3]
 8007fee:	e782      	b.n	8007ef6 <_dtoa_r+0x8fe>
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	e7c2      	b.n	8007f7a <_dtoa_r+0x982>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e7e3      	b.n	8007fc0 <_dtoa_r+0x9c8>
 8007ff8:	9a00      	ldr	r2, [sp, #0]
 8007ffa:	2a00      	cmp	r2, #0
 8007ffc:	db04      	blt.n	8008008 <_dtoa_r+0xa10>
 8007ffe:	d125      	bne.n	800804c <_dtoa_r+0xa54>
 8008000:	9a06      	ldr	r2, [sp, #24]
 8008002:	bb1a      	cbnz	r2, 800804c <_dtoa_r+0xa54>
 8008004:	9a07      	ldr	r2, [sp, #28]
 8008006:	bb0a      	cbnz	r2, 800804c <_dtoa_r+0xa54>
 8008008:	2b00      	cmp	r3, #0
 800800a:	ddec      	ble.n	8007fe6 <_dtoa_r+0x9ee>
 800800c:	2201      	movs	r2, #1
 800800e:	9904      	ldr	r1, [sp, #16]
 8008010:	4620      	mov	r0, r4
 8008012:	f000 fa8b 	bl	800852c <__lshift>
 8008016:	4639      	mov	r1, r7
 8008018:	9004      	str	r0, [sp, #16]
 800801a:	f000 fadb 	bl	80085d4 <__mcmp>
 800801e:	2800      	cmp	r0, #0
 8008020:	dc03      	bgt.n	800802a <_dtoa_r+0xa32>
 8008022:	d1e0      	bne.n	8007fe6 <_dtoa_r+0x9ee>
 8008024:	f018 0f01 	tst.w	r8, #1
 8008028:	d0dd      	beq.n	8007fe6 <_dtoa_r+0x9ee>
 800802a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800802e:	d1d8      	bne.n	8007fe2 <_dtoa_r+0x9ea>
 8008030:	9b05      	ldr	r3, [sp, #20]
 8008032:	9a05      	ldr	r2, [sp, #20]
 8008034:	1c5d      	adds	r5, r3, #1
 8008036:	2339      	movs	r3, #57	; 0x39
 8008038:	7013      	strb	r3, [r2, #0]
 800803a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800803e:	2b39      	cmp	r3, #57	; 0x39
 8008040:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008044:	d04f      	beq.n	80080e6 <_dtoa_r+0xaee>
 8008046:	3301      	adds	r3, #1
 8008048:	7013      	strb	r3, [r2, #0]
 800804a:	e754      	b.n	8007ef6 <_dtoa_r+0x8fe>
 800804c:	9a05      	ldr	r2, [sp, #20]
 800804e:	2b00      	cmp	r3, #0
 8008050:	f102 0501 	add.w	r5, r2, #1
 8008054:	dd06      	ble.n	8008064 <_dtoa_r+0xa6c>
 8008056:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800805a:	d0e9      	beq.n	8008030 <_dtoa_r+0xa38>
 800805c:	f108 0801 	add.w	r8, r8, #1
 8008060:	9b05      	ldr	r3, [sp, #20]
 8008062:	e7c2      	b.n	8007fea <_dtoa_r+0x9f2>
 8008064:	9a02      	ldr	r2, [sp, #8]
 8008066:	f805 8c01 	strb.w	r8, [r5, #-1]
 800806a:	eba5 030b 	sub.w	r3, r5, fp
 800806e:	4293      	cmp	r3, r2
 8008070:	d021      	beq.n	80080b6 <_dtoa_r+0xabe>
 8008072:	2300      	movs	r3, #0
 8008074:	220a      	movs	r2, #10
 8008076:	9904      	ldr	r1, [sp, #16]
 8008078:	4620      	mov	r0, r4
 800807a:	f000 f8e1 	bl	8008240 <__multadd>
 800807e:	45b1      	cmp	r9, r6
 8008080:	9004      	str	r0, [sp, #16]
 8008082:	f04f 0300 	mov.w	r3, #0
 8008086:	f04f 020a 	mov.w	r2, #10
 800808a:	4649      	mov	r1, r9
 800808c:	4620      	mov	r0, r4
 800808e:	d105      	bne.n	800809c <_dtoa_r+0xaa4>
 8008090:	f000 f8d6 	bl	8008240 <__multadd>
 8008094:	4681      	mov	r9, r0
 8008096:	4606      	mov	r6, r0
 8008098:	9505      	str	r5, [sp, #20]
 800809a:	e776      	b.n	8007f8a <_dtoa_r+0x992>
 800809c:	f000 f8d0 	bl	8008240 <__multadd>
 80080a0:	4631      	mov	r1, r6
 80080a2:	4681      	mov	r9, r0
 80080a4:	2300      	movs	r3, #0
 80080a6:	220a      	movs	r2, #10
 80080a8:	4620      	mov	r0, r4
 80080aa:	f000 f8c9 	bl	8008240 <__multadd>
 80080ae:	4606      	mov	r6, r0
 80080b0:	e7f2      	b.n	8008098 <_dtoa_r+0xaa0>
 80080b2:	f04f 0900 	mov.w	r9, #0
 80080b6:	2201      	movs	r2, #1
 80080b8:	9904      	ldr	r1, [sp, #16]
 80080ba:	4620      	mov	r0, r4
 80080bc:	f000 fa36 	bl	800852c <__lshift>
 80080c0:	4639      	mov	r1, r7
 80080c2:	9004      	str	r0, [sp, #16]
 80080c4:	f000 fa86 	bl	80085d4 <__mcmp>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	dcb6      	bgt.n	800803a <_dtoa_r+0xa42>
 80080cc:	d102      	bne.n	80080d4 <_dtoa_r+0xadc>
 80080ce:	f018 0f01 	tst.w	r8, #1
 80080d2:	d1b2      	bne.n	800803a <_dtoa_r+0xa42>
 80080d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80080d8:	2b30      	cmp	r3, #48	; 0x30
 80080da:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80080de:	f47f af0a 	bne.w	8007ef6 <_dtoa_r+0x8fe>
 80080e2:	4615      	mov	r5, r2
 80080e4:	e7f6      	b.n	80080d4 <_dtoa_r+0xadc>
 80080e6:	4593      	cmp	fp, r2
 80080e8:	d105      	bne.n	80080f6 <_dtoa_r+0xafe>
 80080ea:	2331      	movs	r3, #49	; 0x31
 80080ec:	f10a 0a01 	add.w	sl, sl, #1
 80080f0:	f88b 3000 	strb.w	r3, [fp]
 80080f4:	e6ff      	b.n	8007ef6 <_dtoa_r+0x8fe>
 80080f6:	4615      	mov	r5, r2
 80080f8:	e79f      	b.n	800803a <_dtoa_r+0xa42>
 80080fa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008160 <_dtoa_r+0xb68>
 80080fe:	e007      	b.n	8008110 <_dtoa_r+0xb18>
 8008100:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008102:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008164 <_dtoa_r+0xb6c>
 8008106:	b11b      	cbz	r3, 8008110 <_dtoa_r+0xb18>
 8008108:	f10b 0308 	add.w	r3, fp, #8
 800810c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800810e:	6013      	str	r3, [r2, #0]
 8008110:	4658      	mov	r0, fp
 8008112:	b017      	add	sp, #92	; 0x5c
 8008114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008118:	9b06      	ldr	r3, [sp, #24]
 800811a:	2b01      	cmp	r3, #1
 800811c:	f77f ae35 	ble.w	8007d8a <_dtoa_r+0x792>
 8008120:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008122:	9307      	str	r3, [sp, #28]
 8008124:	e649      	b.n	8007dba <_dtoa_r+0x7c2>
 8008126:	9b02      	ldr	r3, [sp, #8]
 8008128:	2b00      	cmp	r3, #0
 800812a:	dc03      	bgt.n	8008134 <_dtoa_r+0xb3c>
 800812c:	9b06      	ldr	r3, [sp, #24]
 800812e:	2b02      	cmp	r3, #2
 8008130:	f73f aecc 	bgt.w	8007ecc <_dtoa_r+0x8d4>
 8008134:	465d      	mov	r5, fp
 8008136:	4639      	mov	r1, r7
 8008138:	9804      	ldr	r0, [sp, #16]
 800813a:	f7ff f9d0 	bl	80074de <quorem>
 800813e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008142:	f805 8b01 	strb.w	r8, [r5], #1
 8008146:	9a02      	ldr	r2, [sp, #8]
 8008148:	eba5 030b 	sub.w	r3, r5, fp
 800814c:	429a      	cmp	r2, r3
 800814e:	ddb0      	ble.n	80080b2 <_dtoa_r+0xaba>
 8008150:	2300      	movs	r3, #0
 8008152:	220a      	movs	r2, #10
 8008154:	9904      	ldr	r1, [sp, #16]
 8008156:	4620      	mov	r0, r4
 8008158:	f000 f872 	bl	8008240 <__multadd>
 800815c:	9004      	str	r0, [sp, #16]
 800815e:	e7ea      	b.n	8008136 <_dtoa_r+0xb3e>
 8008160:	08008e48 	.word	0x08008e48
 8008164:	08008e4a 	.word	0x08008e4a

08008168 <_localeconv_r>:
 8008168:	4b04      	ldr	r3, [pc, #16]	; (800817c <_localeconv_r+0x14>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	6a18      	ldr	r0, [r3, #32]
 800816e:	4b04      	ldr	r3, [pc, #16]	; (8008180 <_localeconv_r+0x18>)
 8008170:	2800      	cmp	r0, #0
 8008172:	bf08      	it	eq
 8008174:	4618      	moveq	r0, r3
 8008176:	30f0      	adds	r0, #240	; 0xf0
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	2000002c 	.word	0x2000002c
 8008180:	20000090 	.word	0x20000090

08008184 <malloc>:
 8008184:	4b02      	ldr	r3, [pc, #8]	; (8008190 <malloc+0xc>)
 8008186:	4601      	mov	r1, r0
 8008188:	6818      	ldr	r0, [r3, #0]
 800818a:	f000 baf7 	b.w	800877c <_malloc_r>
 800818e:	bf00      	nop
 8008190:	2000002c 	.word	0x2000002c

08008194 <memcpy>:
 8008194:	b510      	push	{r4, lr}
 8008196:	1e43      	subs	r3, r0, #1
 8008198:	440a      	add	r2, r1
 800819a:	4291      	cmp	r1, r2
 800819c:	d100      	bne.n	80081a0 <memcpy+0xc>
 800819e:	bd10      	pop	{r4, pc}
 80081a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081a8:	e7f7      	b.n	800819a <memcpy+0x6>

080081aa <_Balloc>:
 80081aa:	b570      	push	{r4, r5, r6, lr}
 80081ac:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081ae:	4604      	mov	r4, r0
 80081b0:	460e      	mov	r6, r1
 80081b2:	b93d      	cbnz	r5, 80081c4 <_Balloc+0x1a>
 80081b4:	2010      	movs	r0, #16
 80081b6:	f7ff ffe5 	bl	8008184 <malloc>
 80081ba:	6260      	str	r0, [r4, #36]	; 0x24
 80081bc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80081c0:	6005      	str	r5, [r0, #0]
 80081c2:	60c5      	str	r5, [r0, #12]
 80081c4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80081c6:	68eb      	ldr	r3, [r5, #12]
 80081c8:	b183      	cbz	r3, 80081ec <_Balloc+0x42>
 80081ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081cc:	68db      	ldr	r3, [r3, #12]
 80081ce:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80081d2:	b9b8      	cbnz	r0, 8008204 <_Balloc+0x5a>
 80081d4:	2101      	movs	r1, #1
 80081d6:	fa01 f506 	lsl.w	r5, r1, r6
 80081da:	1d6a      	adds	r2, r5, #5
 80081dc:	0092      	lsls	r2, r2, #2
 80081de:	4620      	mov	r0, r4
 80081e0:	f000 fabe 	bl	8008760 <_calloc_r>
 80081e4:	b160      	cbz	r0, 8008200 <_Balloc+0x56>
 80081e6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80081ea:	e00e      	b.n	800820a <_Balloc+0x60>
 80081ec:	2221      	movs	r2, #33	; 0x21
 80081ee:	2104      	movs	r1, #4
 80081f0:	4620      	mov	r0, r4
 80081f2:	f000 fab5 	bl	8008760 <_calloc_r>
 80081f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081f8:	60e8      	str	r0, [r5, #12]
 80081fa:	68db      	ldr	r3, [r3, #12]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1e4      	bne.n	80081ca <_Balloc+0x20>
 8008200:	2000      	movs	r0, #0
 8008202:	bd70      	pop	{r4, r5, r6, pc}
 8008204:	6802      	ldr	r2, [r0, #0]
 8008206:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800820a:	2300      	movs	r3, #0
 800820c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008210:	e7f7      	b.n	8008202 <_Balloc+0x58>

08008212 <_Bfree>:
 8008212:	b570      	push	{r4, r5, r6, lr}
 8008214:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008216:	4606      	mov	r6, r0
 8008218:	460d      	mov	r5, r1
 800821a:	b93c      	cbnz	r4, 800822c <_Bfree+0x1a>
 800821c:	2010      	movs	r0, #16
 800821e:	f7ff ffb1 	bl	8008184 <malloc>
 8008222:	6270      	str	r0, [r6, #36]	; 0x24
 8008224:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008228:	6004      	str	r4, [r0, #0]
 800822a:	60c4      	str	r4, [r0, #12]
 800822c:	b13d      	cbz	r5, 800823e <_Bfree+0x2c>
 800822e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008230:	686a      	ldr	r2, [r5, #4]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008238:	6029      	str	r1, [r5, #0]
 800823a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800823e:	bd70      	pop	{r4, r5, r6, pc}

08008240 <__multadd>:
 8008240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008244:	690d      	ldr	r5, [r1, #16]
 8008246:	461f      	mov	r7, r3
 8008248:	4606      	mov	r6, r0
 800824a:	460c      	mov	r4, r1
 800824c:	f101 0c14 	add.w	ip, r1, #20
 8008250:	2300      	movs	r3, #0
 8008252:	f8dc 0000 	ldr.w	r0, [ip]
 8008256:	b281      	uxth	r1, r0
 8008258:	fb02 7101 	mla	r1, r2, r1, r7
 800825c:	0c0f      	lsrs	r7, r1, #16
 800825e:	0c00      	lsrs	r0, r0, #16
 8008260:	fb02 7000 	mla	r0, r2, r0, r7
 8008264:	b289      	uxth	r1, r1
 8008266:	3301      	adds	r3, #1
 8008268:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800826c:	429d      	cmp	r5, r3
 800826e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008272:	f84c 1b04 	str.w	r1, [ip], #4
 8008276:	dcec      	bgt.n	8008252 <__multadd+0x12>
 8008278:	b1d7      	cbz	r7, 80082b0 <__multadd+0x70>
 800827a:	68a3      	ldr	r3, [r4, #8]
 800827c:	42ab      	cmp	r3, r5
 800827e:	dc12      	bgt.n	80082a6 <__multadd+0x66>
 8008280:	6861      	ldr	r1, [r4, #4]
 8008282:	4630      	mov	r0, r6
 8008284:	3101      	adds	r1, #1
 8008286:	f7ff ff90 	bl	80081aa <_Balloc>
 800828a:	6922      	ldr	r2, [r4, #16]
 800828c:	3202      	adds	r2, #2
 800828e:	f104 010c 	add.w	r1, r4, #12
 8008292:	4680      	mov	r8, r0
 8008294:	0092      	lsls	r2, r2, #2
 8008296:	300c      	adds	r0, #12
 8008298:	f7ff ff7c 	bl	8008194 <memcpy>
 800829c:	4621      	mov	r1, r4
 800829e:	4630      	mov	r0, r6
 80082a0:	f7ff ffb7 	bl	8008212 <_Bfree>
 80082a4:	4644      	mov	r4, r8
 80082a6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082aa:	3501      	adds	r5, #1
 80082ac:	615f      	str	r7, [r3, #20]
 80082ae:	6125      	str	r5, [r4, #16]
 80082b0:	4620      	mov	r0, r4
 80082b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080082b6 <__hi0bits>:
 80082b6:	0c02      	lsrs	r2, r0, #16
 80082b8:	0412      	lsls	r2, r2, #16
 80082ba:	4603      	mov	r3, r0
 80082bc:	b9b2      	cbnz	r2, 80082ec <__hi0bits+0x36>
 80082be:	0403      	lsls	r3, r0, #16
 80082c0:	2010      	movs	r0, #16
 80082c2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80082c6:	bf04      	itt	eq
 80082c8:	021b      	lsleq	r3, r3, #8
 80082ca:	3008      	addeq	r0, #8
 80082cc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80082d0:	bf04      	itt	eq
 80082d2:	011b      	lsleq	r3, r3, #4
 80082d4:	3004      	addeq	r0, #4
 80082d6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80082da:	bf04      	itt	eq
 80082dc:	009b      	lsleq	r3, r3, #2
 80082de:	3002      	addeq	r0, #2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	db06      	blt.n	80082f2 <__hi0bits+0x3c>
 80082e4:	005b      	lsls	r3, r3, #1
 80082e6:	d503      	bpl.n	80082f0 <__hi0bits+0x3a>
 80082e8:	3001      	adds	r0, #1
 80082ea:	4770      	bx	lr
 80082ec:	2000      	movs	r0, #0
 80082ee:	e7e8      	b.n	80082c2 <__hi0bits+0xc>
 80082f0:	2020      	movs	r0, #32
 80082f2:	4770      	bx	lr

080082f4 <__lo0bits>:
 80082f4:	6803      	ldr	r3, [r0, #0]
 80082f6:	f013 0207 	ands.w	r2, r3, #7
 80082fa:	4601      	mov	r1, r0
 80082fc:	d00b      	beq.n	8008316 <__lo0bits+0x22>
 80082fe:	07da      	lsls	r2, r3, #31
 8008300:	d423      	bmi.n	800834a <__lo0bits+0x56>
 8008302:	0798      	lsls	r0, r3, #30
 8008304:	bf49      	itett	mi
 8008306:	085b      	lsrmi	r3, r3, #1
 8008308:	089b      	lsrpl	r3, r3, #2
 800830a:	2001      	movmi	r0, #1
 800830c:	600b      	strmi	r3, [r1, #0]
 800830e:	bf5c      	itt	pl
 8008310:	600b      	strpl	r3, [r1, #0]
 8008312:	2002      	movpl	r0, #2
 8008314:	4770      	bx	lr
 8008316:	b298      	uxth	r0, r3
 8008318:	b9a8      	cbnz	r0, 8008346 <__lo0bits+0x52>
 800831a:	0c1b      	lsrs	r3, r3, #16
 800831c:	2010      	movs	r0, #16
 800831e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008322:	bf04      	itt	eq
 8008324:	0a1b      	lsreq	r3, r3, #8
 8008326:	3008      	addeq	r0, #8
 8008328:	071a      	lsls	r2, r3, #28
 800832a:	bf04      	itt	eq
 800832c:	091b      	lsreq	r3, r3, #4
 800832e:	3004      	addeq	r0, #4
 8008330:	079a      	lsls	r2, r3, #30
 8008332:	bf04      	itt	eq
 8008334:	089b      	lsreq	r3, r3, #2
 8008336:	3002      	addeq	r0, #2
 8008338:	07da      	lsls	r2, r3, #31
 800833a:	d402      	bmi.n	8008342 <__lo0bits+0x4e>
 800833c:	085b      	lsrs	r3, r3, #1
 800833e:	d006      	beq.n	800834e <__lo0bits+0x5a>
 8008340:	3001      	adds	r0, #1
 8008342:	600b      	str	r3, [r1, #0]
 8008344:	4770      	bx	lr
 8008346:	4610      	mov	r0, r2
 8008348:	e7e9      	b.n	800831e <__lo0bits+0x2a>
 800834a:	2000      	movs	r0, #0
 800834c:	4770      	bx	lr
 800834e:	2020      	movs	r0, #32
 8008350:	4770      	bx	lr

08008352 <__i2b>:
 8008352:	b510      	push	{r4, lr}
 8008354:	460c      	mov	r4, r1
 8008356:	2101      	movs	r1, #1
 8008358:	f7ff ff27 	bl	80081aa <_Balloc>
 800835c:	2201      	movs	r2, #1
 800835e:	6144      	str	r4, [r0, #20]
 8008360:	6102      	str	r2, [r0, #16]
 8008362:	bd10      	pop	{r4, pc}

08008364 <__multiply>:
 8008364:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008368:	4614      	mov	r4, r2
 800836a:	690a      	ldr	r2, [r1, #16]
 800836c:	6923      	ldr	r3, [r4, #16]
 800836e:	429a      	cmp	r2, r3
 8008370:	bfb8      	it	lt
 8008372:	460b      	movlt	r3, r1
 8008374:	4688      	mov	r8, r1
 8008376:	bfbc      	itt	lt
 8008378:	46a0      	movlt	r8, r4
 800837a:	461c      	movlt	r4, r3
 800837c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008380:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008384:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008388:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800838c:	eb07 0609 	add.w	r6, r7, r9
 8008390:	42b3      	cmp	r3, r6
 8008392:	bfb8      	it	lt
 8008394:	3101      	addlt	r1, #1
 8008396:	f7ff ff08 	bl	80081aa <_Balloc>
 800839a:	f100 0514 	add.w	r5, r0, #20
 800839e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80083a2:	462b      	mov	r3, r5
 80083a4:	2200      	movs	r2, #0
 80083a6:	4573      	cmp	r3, lr
 80083a8:	d316      	bcc.n	80083d8 <__multiply+0x74>
 80083aa:	f104 0214 	add.w	r2, r4, #20
 80083ae:	f108 0114 	add.w	r1, r8, #20
 80083b2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80083b6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80083ba:	9300      	str	r3, [sp, #0]
 80083bc:	9b00      	ldr	r3, [sp, #0]
 80083be:	9201      	str	r2, [sp, #4]
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d80c      	bhi.n	80083de <__multiply+0x7a>
 80083c4:	2e00      	cmp	r6, #0
 80083c6:	dd03      	ble.n	80083d0 <__multiply+0x6c>
 80083c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d05d      	beq.n	800848c <__multiply+0x128>
 80083d0:	6106      	str	r6, [r0, #16]
 80083d2:	b003      	add	sp, #12
 80083d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d8:	f843 2b04 	str.w	r2, [r3], #4
 80083dc:	e7e3      	b.n	80083a6 <__multiply+0x42>
 80083de:	f8b2 b000 	ldrh.w	fp, [r2]
 80083e2:	f1bb 0f00 	cmp.w	fp, #0
 80083e6:	d023      	beq.n	8008430 <__multiply+0xcc>
 80083e8:	4689      	mov	r9, r1
 80083ea:	46ac      	mov	ip, r5
 80083ec:	f04f 0800 	mov.w	r8, #0
 80083f0:	f859 4b04 	ldr.w	r4, [r9], #4
 80083f4:	f8dc a000 	ldr.w	sl, [ip]
 80083f8:	b2a3      	uxth	r3, r4
 80083fa:	fa1f fa8a 	uxth.w	sl, sl
 80083fe:	fb0b a303 	mla	r3, fp, r3, sl
 8008402:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008406:	f8dc 4000 	ldr.w	r4, [ip]
 800840a:	4443      	add	r3, r8
 800840c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008410:	fb0b 840a 	mla	r4, fp, sl, r8
 8008414:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008418:	46e2      	mov	sl, ip
 800841a:	b29b      	uxth	r3, r3
 800841c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008420:	454f      	cmp	r7, r9
 8008422:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008426:	f84a 3b04 	str.w	r3, [sl], #4
 800842a:	d82b      	bhi.n	8008484 <__multiply+0x120>
 800842c:	f8cc 8004 	str.w	r8, [ip, #4]
 8008430:	9b01      	ldr	r3, [sp, #4]
 8008432:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8008436:	3204      	adds	r2, #4
 8008438:	f1ba 0f00 	cmp.w	sl, #0
 800843c:	d020      	beq.n	8008480 <__multiply+0x11c>
 800843e:	682b      	ldr	r3, [r5, #0]
 8008440:	4689      	mov	r9, r1
 8008442:	46a8      	mov	r8, r5
 8008444:	f04f 0b00 	mov.w	fp, #0
 8008448:	f8b9 c000 	ldrh.w	ip, [r9]
 800844c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008450:	fb0a 440c 	mla	r4, sl, ip, r4
 8008454:	445c      	add	r4, fp
 8008456:	46c4      	mov	ip, r8
 8008458:	b29b      	uxth	r3, r3
 800845a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800845e:	f84c 3b04 	str.w	r3, [ip], #4
 8008462:	f859 3b04 	ldr.w	r3, [r9], #4
 8008466:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800846a:	0c1b      	lsrs	r3, r3, #16
 800846c:	fb0a b303 	mla	r3, sl, r3, fp
 8008470:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008474:	454f      	cmp	r7, r9
 8008476:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800847a:	d805      	bhi.n	8008488 <__multiply+0x124>
 800847c:	f8c8 3004 	str.w	r3, [r8, #4]
 8008480:	3504      	adds	r5, #4
 8008482:	e79b      	b.n	80083bc <__multiply+0x58>
 8008484:	46d4      	mov	ip, sl
 8008486:	e7b3      	b.n	80083f0 <__multiply+0x8c>
 8008488:	46e0      	mov	r8, ip
 800848a:	e7dd      	b.n	8008448 <__multiply+0xe4>
 800848c:	3e01      	subs	r6, #1
 800848e:	e799      	b.n	80083c4 <__multiply+0x60>

08008490 <__pow5mult>:
 8008490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008494:	4615      	mov	r5, r2
 8008496:	f012 0203 	ands.w	r2, r2, #3
 800849a:	4606      	mov	r6, r0
 800849c:	460f      	mov	r7, r1
 800849e:	d007      	beq.n	80084b0 <__pow5mult+0x20>
 80084a0:	3a01      	subs	r2, #1
 80084a2:	4c21      	ldr	r4, [pc, #132]	; (8008528 <__pow5mult+0x98>)
 80084a4:	2300      	movs	r3, #0
 80084a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084aa:	f7ff fec9 	bl	8008240 <__multadd>
 80084ae:	4607      	mov	r7, r0
 80084b0:	10ad      	asrs	r5, r5, #2
 80084b2:	d035      	beq.n	8008520 <__pow5mult+0x90>
 80084b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80084b6:	b93c      	cbnz	r4, 80084c8 <__pow5mult+0x38>
 80084b8:	2010      	movs	r0, #16
 80084ba:	f7ff fe63 	bl	8008184 <malloc>
 80084be:	6270      	str	r0, [r6, #36]	; 0x24
 80084c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084c4:	6004      	str	r4, [r0, #0]
 80084c6:	60c4      	str	r4, [r0, #12]
 80084c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80084cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084d0:	b94c      	cbnz	r4, 80084e6 <__pow5mult+0x56>
 80084d2:	f240 2171 	movw	r1, #625	; 0x271
 80084d6:	4630      	mov	r0, r6
 80084d8:	f7ff ff3b 	bl	8008352 <__i2b>
 80084dc:	2300      	movs	r3, #0
 80084de:	f8c8 0008 	str.w	r0, [r8, #8]
 80084e2:	4604      	mov	r4, r0
 80084e4:	6003      	str	r3, [r0, #0]
 80084e6:	f04f 0800 	mov.w	r8, #0
 80084ea:	07eb      	lsls	r3, r5, #31
 80084ec:	d50a      	bpl.n	8008504 <__pow5mult+0x74>
 80084ee:	4639      	mov	r1, r7
 80084f0:	4622      	mov	r2, r4
 80084f2:	4630      	mov	r0, r6
 80084f4:	f7ff ff36 	bl	8008364 <__multiply>
 80084f8:	4639      	mov	r1, r7
 80084fa:	4681      	mov	r9, r0
 80084fc:	4630      	mov	r0, r6
 80084fe:	f7ff fe88 	bl	8008212 <_Bfree>
 8008502:	464f      	mov	r7, r9
 8008504:	106d      	asrs	r5, r5, #1
 8008506:	d00b      	beq.n	8008520 <__pow5mult+0x90>
 8008508:	6820      	ldr	r0, [r4, #0]
 800850a:	b938      	cbnz	r0, 800851c <__pow5mult+0x8c>
 800850c:	4622      	mov	r2, r4
 800850e:	4621      	mov	r1, r4
 8008510:	4630      	mov	r0, r6
 8008512:	f7ff ff27 	bl	8008364 <__multiply>
 8008516:	6020      	str	r0, [r4, #0]
 8008518:	f8c0 8000 	str.w	r8, [r0]
 800851c:	4604      	mov	r4, r0
 800851e:	e7e4      	b.n	80084ea <__pow5mult+0x5a>
 8008520:	4638      	mov	r0, r7
 8008522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008526:	bf00      	nop
 8008528:	08008f48 	.word	0x08008f48

0800852c <__lshift>:
 800852c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008530:	460c      	mov	r4, r1
 8008532:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008536:	6923      	ldr	r3, [r4, #16]
 8008538:	6849      	ldr	r1, [r1, #4]
 800853a:	eb0a 0903 	add.w	r9, sl, r3
 800853e:	68a3      	ldr	r3, [r4, #8]
 8008540:	4607      	mov	r7, r0
 8008542:	4616      	mov	r6, r2
 8008544:	f109 0501 	add.w	r5, r9, #1
 8008548:	42ab      	cmp	r3, r5
 800854a:	db32      	blt.n	80085b2 <__lshift+0x86>
 800854c:	4638      	mov	r0, r7
 800854e:	f7ff fe2c 	bl	80081aa <_Balloc>
 8008552:	2300      	movs	r3, #0
 8008554:	4680      	mov	r8, r0
 8008556:	f100 0114 	add.w	r1, r0, #20
 800855a:	461a      	mov	r2, r3
 800855c:	4553      	cmp	r3, sl
 800855e:	db2b      	blt.n	80085b8 <__lshift+0x8c>
 8008560:	6920      	ldr	r0, [r4, #16]
 8008562:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008566:	f104 0314 	add.w	r3, r4, #20
 800856a:	f016 021f 	ands.w	r2, r6, #31
 800856e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008572:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008576:	d025      	beq.n	80085c4 <__lshift+0x98>
 8008578:	f1c2 0e20 	rsb	lr, r2, #32
 800857c:	2000      	movs	r0, #0
 800857e:	681e      	ldr	r6, [r3, #0]
 8008580:	468a      	mov	sl, r1
 8008582:	4096      	lsls	r6, r2
 8008584:	4330      	orrs	r0, r6
 8008586:	f84a 0b04 	str.w	r0, [sl], #4
 800858a:	f853 0b04 	ldr.w	r0, [r3], #4
 800858e:	459c      	cmp	ip, r3
 8008590:	fa20 f00e 	lsr.w	r0, r0, lr
 8008594:	d814      	bhi.n	80085c0 <__lshift+0x94>
 8008596:	6048      	str	r0, [r1, #4]
 8008598:	b108      	cbz	r0, 800859e <__lshift+0x72>
 800859a:	f109 0502 	add.w	r5, r9, #2
 800859e:	3d01      	subs	r5, #1
 80085a0:	4638      	mov	r0, r7
 80085a2:	f8c8 5010 	str.w	r5, [r8, #16]
 80085a6:	4621      	mov	r1, r4
 80085a8:	f7ff fe33 	bl	8008212 <_Bfree>
 80085ac:	4640      	mov	r0, r8
 80085ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085b2:	3101      	adds	r1, #1
 80085b4:	005b      	lsls	r3, r3, #1
 80085b6:	e7c7      	b.n	8008548 <__lshift+0x1c>
 80085b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80085bc:	3301      	adds	r3, #1
 80085be:	e7cd      	b.n	800855c <__lshift+0x30>
 80085c0:	4651      	mov	r1, sl
 80085c2:	e7dc      	b.n	800857e <__lshift+0x52>
 80085c4:	3904      	subs	r1, #4
 80085c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80085ce:	459c      	cmp	ip, r3
 80085d0:	d8f9      	bhi.n	80085c6 <__lshift+0x9a>
 80085d2:	e7e4      	b.n	800859e <__lshift+0x72>

080085d4 <__mcmp>:
 80085d4:	6903      	ldr	r3, [r0, #16]
 80085d6:	690a      	ldr	r2, [r1, #16]
 80085d8:	1a9b      	subs	r3, r3, r2
 80085da:	b530      	push	{r4, r5, lr}
 80085dc:	d10c      	bne.n	80085f8 <__mcmp+0x24>
 80085de:	0092      	lsls	r2, r2, #2
 80085e0:	3014      	adds	r0, #20
 80085e2:	3114      	adds	r1, #20
 80085e4:	1884      	adds	r4, r0, r2
 80085e6:	4411      	add	r1, r2
 80085e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80085ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80085f0:	4295      	cmp	r5, r2
 80085f2:	d003      	beq.n	80085fc <__mcmp+0x28>
 80085f4:	d305      	bcc.n	8008602 <__mcmp+0x2e>
 80085f6:	2301      	movs	r3, #1
 80085f8:	4618      	mov	r0, r3
 80085fa:	bd30      	pop	{r4, r5, pc}
 80085fc:	42a0      	cmp	r0, r4
 80085fe:	d3f3      	bcc.n	80085e8 <__mcmp+0x14>
 8008600:	e7fa      	b.n	80085f8 <__mcmp+0x24>
 8008602:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008606:	e7f7      	b.n	80085f8 <__mcmp+0x24>

08008608 <__mdiff>:
 8008608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800860c:	460d      	mov	r5, r1
 800860e:	4607      	mov	r7, r0
 8008610:	4611      	mov	r1, r2
 8008612:	4628      	mov	r0, r5
 8008614:	4614      	mov	r4, r2
 8008616:	f7ff ffdd 	bl	80085d4 <__mcmp>
 800861a:	1e06      	subs	r6, r0, #0
 800861c:	d108      	bne.n	8008630 <__mdiff+0x28>
 800861e:	4631      	mov	r1, r6
 8008620:	4638      	mov	r0, r7
 8008622:	f7ff fdc2 	bl	80081aa <_Balloc>
 8008626:	2301      	movs	r3, #1
 8008628:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800862c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008630:	bfa4      	itt	ge
 8008632:	4623      	movge	r3, r4
 8008634:	462c      	movge	r4, r5
 8008636:	4638      	mov	r0, r7
 8008638:	6861      	ldr	r1, [r4, #4]
 800863a:	bfa6      	itte	ge
 800863c:	461d      	movge	r5, r3
 800863e:	2600      	movge	r6, #0
 8008640:	2601      	movlt	r6, #1
 8008642:	f7ff fdb2 	bl	80081aa <_Balloc>
 8008646:	692b      	ldr	r3, [r5, #16]
 8008648:	60c6      	str	r6, [r0, #12]
 800864a:	6926      	ldr	r6, [r4, #16]
 800864c:	f105 0914 	add.w	r9, r5, #20
 8008650:	f104 0214 	add.w	r2, r4, #20
 8008654:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008658:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800865c:	f100 0514 	add.w	r5, r0, #20
 8008660:	f04f 0e00 	mov.w	lr, #0
 8008664:	f852 ab04 	ldr.w	sl, [r2], #4
 8008668:	f859 4b04 	ldr.w	r4, [r9], #4
 800866c:	fa1e f18a 	uxtah	r1, lr, sl
 8008670:	b2a3      	uxth	r3, r4
 8008672:	1ac9      	subs	r1, r1, r3
 8008674:	0c23      	lsrs	r3, r4, #16
 8008676:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800867a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800867e:	b289      	uxth	r1, r1
 8008680:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8008684:	45c8      	cmp	r8, r9
 8008686:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800868a:	4694      	mov	ip, r2
 800868c:	f845 3b04 	str.w	r3, [r5], #4
 8008690:	d8e8      	bhi.n	8008664 <__mdiff+0x5c>
 8008692:	45bc      	cmp	ip, r7
 8008694:	d304      	bcc.n	80086a0 <__mdiff+0x98>
 8008696:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800869a:	b183      	cbz	r3, 80086be <__mdiff+0xb6>
 800869c:	6106      	str	r6, [r0, #16]
 800869e:	e7c5      	b.n	800862c <__mdiff+0x24>
 80086a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80086a4:	fa1e f381 	uxtah	r3, lr, r1
 80086a8:	141a      	asrs	r2, r3, #16
 80086aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80086b4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80086b8:	f845 3b04 	str.w	r3, [r5], #4
 80086bc:	e7e9      	b.n	8008692 <__mdiff+0x8a>
 80086be:	3e01      	subs	r6, #1
 80086c0:	e7e9      	b.n	8008696 <__mdiff+0x8e>

080086c2 <__d2b>:
 80086c2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80086c6:	460e      	mov	r6, r1
 80086c8:	2101      	movs	r1, #1
 80086ca:	ec59 8b10 	vmov	r8, r9, d0
 80086ce:	4615      	mov	r5, r2
 80086d0:	f7ff fd6b 	bl	80081aa <_Balloc>
 80086d4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80086d8:	4607      	mov	r7, r0
 80086da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086de:	bb34      	cbnz	r4, 800872e <__d2b+0x6c>
 80086e0:	9301      	str	r3, [sp, #4]
 80086e2:	f1b8 0300 	subs.w	r3, r8, #0
 80086e6:	d027      	beq.n	8008738 <__d2b+0x76>
 80086e8:	a802      	add	r0, sp, #8
 80086ea:	f840 3d08 	str.w	r3, [r0, #-8]!
 80086ee:	f7ff fe01 	bl	80082f4 <__lo0bits>
 80086f2:	9900      	ldr	r1, [sp, #0]
 80086f4:	b1f0      	cbz	r0, 8008734 <__d2b+0x72>
 80086f6:	9a01      	ldr	r2, [sp, #4]
 80086f8:	f1c0 0320 	rsb	r3, r0, #32
 80086fc:	fa02 f303 	lsl.w	r3, r2, r3
 8008700:	430b      	orrs	r3, r1
 8008702:	40c2      	lsrs	r2, r0
 8008704:	617b      	str	r3, [r7, #20]
 8008706:	9201      	str	r2, [sp, #4]
 8008708:	9b01      	ldr	r3, [sp, #4]
 800870a:	61bb      	str	r3, [r7, #24]
 800870c:	2b00      	cmp	r3, #0
 800870e:	bf14      	ite	ne
 8008710:	2102      	movne	r1, #2
 8008712:	2101      	moveq	r1, #1
 8008714:	6139      	str	r1, [r7, #16]
 8008716:	b1c4      	cbz	r4, 800874a <__d2b+0x88>
 8008718:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800871c:	4404      	add	r4, r0
 800871e:	6034      	str	r4, [r6, #0]
 8008720:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008724:	6028      	str	r0, [r5, #0]
 8008726:	4638      	mov	r0, r7
 8008728:	b003      	add	sp, #12
 800872a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800872e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008732:	e7d5      	b.n	80086e0 <__d2b+0x1e>
 8008734:	6179      	str	r1, [r7, #20]
 8008736:	e7e7      	b.n	8008708 <__d2b+0x46>
 8008738:	a801      	add	r0, sp, #4
 800873a:	f7ff fddb 	bl	80082f4 <__lo0bits>
 800873e:	9b01      	ldr	r3, [sp, #4]
 8008740:	617b      	str	r3, [r7, #20]
 8008742:	2101      	movs	r1, #1
 8008744:	6139      	str	r1, [r7, #16]
 8008746:	3020      	adds	r0, #32
 8008748:	e7e5      	b.n	8008716 <__d2b+0x54>
 800874a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800874e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008752:	6030      	str	r0, [r6, #0]
 8008754:	6918      	ldr	r0, [r3, #16]
 8008756:	f7ff fdae 	bl	80082b6 <__hi0bits>
 800875a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800875e:	e7e1      	b.n	8008724 <__d2b+0x62>

08008760 <_calloc_r>:
 8008760:	b538      	push	{r3, r4, r5, lr}
 8008762:	fb02 f401 	mul.w	r4, r2, r1
 8008766:	4621      	mov	r1, r4
 8008768:	f000 f808 	bl	800877c <_malloc_r>
 800876c:	4605      	mov	r5, r0
 800876e:	b118      	cbz	r0, 8008778 <_calloc_r+0x18>
 8008770:	4622      	mov	r2, r4
 8008772:	2100      	movs	r1, #0
 8008774:	f7fe fb62 	bl	8006e3c <memset>
 8008778:	4628      	mov	r0, r5
 800877a:	bd38      	pop	{r3, r4, r5, pc}

0800877c <_malloc_r>:
 800877c:	b570      	push	{r4, r5, r6, lr}
 800877e:	1ccd      	adds	r5, r1, #3
 8008780:	f025 0503 	bic.w	r5, r5, #3
 8008784:	3508      	adds	r5, #8
 8008786:	2d0c      	cmp	r5, #12
 8008788:	bf38      	it	cc
 800878a:	250c      	movcc	r5, #12
 800878c:	2d00      	cmp	r5, #0
 800878e:	4606      	mov	r6, r0
 8008790:	db01      	blt.n	8008796 <_malloc_r+0x1a>
 8008792:	42a9      	cmp	r1, r5
 8008794:	d903      	bls.n	800879e <_malloc_r+0x22>
 8008796:	230c      	movs	r3, #12
 8008798:	6033      	str	r3, [r6, #0]
 800879a:	2000      	movs	r0, #0
 800879c:	bd70      	pop	{r4, r5, r6, pc}
 800879e:	f000 f869 	bl	8008874 <__malloc_lock>
 80087a2:	4a21      	ldr	r2, [pc, #132]	; (8008828 <_malloc_r+0xac>)
 80087a4:	6814      	ldr	r4, [r2, #0]
 80087a6:	4621      	mov	r1, r4
 80087a8:	b991      	cbnz	r1, 80087d0 <_malloc_r+0x54>
 80087aa:	4c20      	ldr	r4, [pc, #128]	; (800882c <_malloc_r+0xb0>)
 80087ac:	6823      	ldr	r3, [r4, #0]
 80087ae:	b91b      	cbnz	r3, 80087b8 <_malloc_r+0x3c>
 80087b0:	4630      	mov	r0, r6
 80087b2:	f000 f83d 	bl	8008830 <_sbrk_r>
 80087b6:	6020      	str	r0, [r4, #0]
 80087b8:	4629      	mov	r1, r5
 80087ba:	4630      	mov	r0, r6
 80087bc:	f000 f838 	bl	8008830 <_sbrk_r>
 80087c0:	1c43      	adds	r3, r0, #1
 80087c2:	d124      	bne.n	800880e <_malloc_r+0x92>
 80087c4:	230c      	movs	r3, #12
 80087c6:	6033      	str	r3, [r6, #0]
 80087c8:	4630      	mov	r0, r6
 80087ca:	f000 f854 	bl	8008876 <__malloc_unlock>
 80087ce:	e7e4      	b.n	800879a <_malloc_r+0x1e>
 80087d0:	680b      	ldr	r3, [r1, #0]
 80087d2:	1b5b      	subs	r3, r3, r5
 80087d4:	d418      	bmi.n	8008808 <_malloc_r+0x8c>
 80087d6:	2b0b      	cmp	r3, #11
 80087d8:	d90f      	bls.n	80087fa <_malloc_r+0x7e>
 80087da:	600b      	str	r3, [r1, #0]
 80087dc:	50cd      	str	r5, [r1, r3]
 80087de:	18cc      	adds	r4, r1, r3
 80087e0:	4630      	mov	r0, r6
 80087e2:	f000 f848 	bl	8008876 <__malloc_unlock>
 80087e6:	f104 000b 	add.w	r0, r4, #11
 80087ea:	1d23      	adds	r3, r4, #4
 80087ec:	f020 0007 	bic.w	r0, r0, #7
 80087f0:	1ac3      	subs	r3, r0, r3
 80087f2:	d0d3      	beq.n	800879c <_malloc_r+0x20>
 80087f4:	425a      	negs	r2, r3
 80087f6:	50e2      	str	r2, [r4, r3]
 80087f8:	e7d0      	b.n	800879c <_malloc_r+0x20>
 80087fa:	428c      	cmp	r4, r1
 80087fc:	684b      	ldr	r3, [r1, #4]
 80087fe:	bf16      	itet	ne
 8008800:	6063      	strne	r3, [r4, #4]
 8008802:	6013      	streq	r3, [r2, #0]
 8008804:	460c      	movne	r4, r1
 8008806:	e7eb      	b.n	80087e0 <_malloc_r+0x64>
 8008808:	460c      	mov	r4, r1
 800880a:	6849      	ldr	r1, [r1, #4]
 800880c:	e7cc      	b.n	80087a8 <_malloc_r+0x2c>
 800880e:	1cc4      	adds	r4, r0, #3
 8008810:	f024 0403 	bic.w	r4, r4, #3
 8008814:	42a0      	cmp	r0, r4
 8008816:	d005      	beq.n	8008824 <_malloc_r+0xa8>
 8008818:	1a21      	subs	r1, r4, r0
 800881a:	4630      	mov	r0, r6
 800881c:	f000 f808 	bl	8008830 <_sbrk_r>
 8008820:	3001      	adds	r0, #1
 8008822:	d0cf      	beq.n	80087c4 <_malloc_r+0x48>
 8008824:	6025      	str	r5, [r4, #0]
 8008826:	e7db      	b.n	80087e0 <_malloc_r+0x64>
 8008828:	2000021c 	.word	0x2000021c
 800882c:	20000220 	.word	0x20000220

08008830 <_sbrk_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4c06      	ldr	r4, [pc, #24]	; (800884c <_sbrk_r+0x1c>)
 8008834:	2300      	movs	r3, #0
 8008836:	4605      	mov	r5, r0
 8008838:	4608      	mov	r0, r1
 800883a:	6023      	str	r3, [r4, #0]
 800883c:	f7f8 fe72 	bl	8001524 <_sbrk>
 8008840:	1c43      	adds	r3, r0, #1
 8008842:	d102      	bne.n	800884a <_sbrk_r+0x1a>
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	b103      	cbz	r3, 800884a <_sbrk_r+0x1a>
 8008848:	602b      	str	r3, [r5, #0]
 800884a:	bd38      	pop	{r3, r4, r5, pc}
 800884c:	200005d0 	.word	0x200005d0

08008850 <__ascii_mbtowc>:
 8008850:	b082      	sub	sp, #8
 8008852:	b901      	cbnz	r1, 8008856 <__ascii_mbtowc+0x6>
 8008854:	a901      	add	r1, sp, #4
 8008856:	b142      	cbz	r2, 800886a <__ascii_mbtowc+0x1a>
 8008858:	b14b      	cbz	r3, 800886e <__ascii_mbtowc+0x1e>
 800885a:	7813      	ldrb	r3, [r2, #0]
 800885c:	600b      	str	r3, [r1, #0]
 800885e:	7812      	ldrb	r2, [r2, #0]
 8008860:	1c10      	adds	r0, r2, #0
 8008862:	bf18      	it	ne
 8008864:	2001      	movne	r0, #1
 8008866:	b002      	add	sp, #8
 8008868:	4770      	bx	lr
 800886a:	4610      	mov	r0, r2
 800886c:	e7fb      	b.n	8008866 <__ascii_mbtowc+0x16>
 800886e:	f06f 0001 	mvn.w	r0, #1
 8008872:	e7f8      	b.n	8008866 <__ascii_mbtowc+0x16>

08008874 <__malloc_lock>:
 8008874:	4770      	bx	lr

08008876 <__malloc_unlock>:
 8008876:	4770      	bx	lr

08008878 <__ascii_wctomb>:
 8008878:	b149      	cbz	r1, 800888e <__ascii_wctomb+0x16>
 800887a:	2aff      	cmp	r2, #255	; 0xff
 800887c:	bf85      	ittet	hi
 800887e:	238a      	movhi	r3, #138	; 0x8a
 8008880:	6003      	strhi	r3, [r0, #0]
 8008882:	700a      	strbls	r2, [r1, #0]
 8008884:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008888:	bf98      	it	ls
 800888a:	2001      	movls	r0, #1
 800888c:	4770      	bx	lr
 800888e:	4608      	mov	r0, r1
 8008890:	4770      	bx	lr
	...

08008894 <roundf>:
 8008894:	ee10 0a10 	vmov	r0, s0
 8008898:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800889c:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 80088a0:	2a16      	cmp	r2, #22
 80088a2:	dc15      	bgt.n	80088d0 <roundf+0x3c>
 80088a4:	2a00      	cmp	r2, #0
 80088a6:	da08      	bge.n	80088ba <roundf+0x26>
 80088a8:	3201      	adds	r2, #1
 80088aa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80088ae:	d101      	bne.n	80088b4 <roundf+0x20>
 80088b0:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 80088b4:	ee00 3a10 	vmov	s0, r3
 80088b8:	4770      	bx	lr
 80088ba:	4908      	ldr	r1, [pc, #32]	; (80088dc <roundf+0x48>)
 80088bc:	4111      	asrs	r1, r2
 80088be:	4208      	tst	r0, r1
 80088c0:	d0fa      	beq.n	80088b8 <roundf+0x24>
 80088c2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80088c6:	4113      	asrs	r3, r2
 80088c8:	4403      	add	r3, r0
 80088ca:	ea23 0301 	bic.w	r3, r3, r1
 80088ce:	e7f1      	b.n	80088b4 <roundf+0x20>
 80088d0:	2a80      	cmp	r2, #128	; 0x80
 80088d2:	d1f1      	bne.n	80088b8 <roundf+0x24>
 80088d4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop
 80088dc:	007fffff 	.word	0x007fffff

080088e0 <atan2>:
 80088e0:	f000 b802 	b.w	80088e8 <__ieee754_atan2>
 80088e4:	0000      	movs	r0, r0
	...

080088e8 <__ieee754_atan2>:
 80088e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088ec:	ec57 6b11 	vmov	r6, r7, d1
 80088f0:	4273      	negs	r3, r6
 80088f2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80088f6:	4333      	orrs	r3, r6
 80088f8:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8008aa0 <__ieee754_atan2+0x1b8>
 80088fc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8008900:	4573      	cmp	r3, lr
 8008902:	ec51 0b10 	vmov	r0, r1, d0
 8008906:	ee11 8a10 	vmov	r8, s2
 800890a:	d80a      	bhi.n	8008922 <__ieee754_atan2+0x3a>
 800890c:	4244      	negs	r4, r0
 800890e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008912:	4304      	orrs	r4, r0
 8008914:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8008918:	4574      	cmp	r4, lr
 800891a:	468c      	mov	ip, r1
 800891c:	ee10 9a10 	vmov	r9, s0
 8008920:	d907      	bls.n	8008932 <__ieee754_atan2+0x4a>
 8008922:	4632      	mov	r2, r6
 8008924:	463b      	mov	r3, r7
 8008926:	f7f7 fc65 	bl	80001f4 <__adddf3>
 800892a:	ec41 0b10 	vmov	d0, r0, r1
 800892e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008932:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8008936:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800893a:	4334      	orrs	r4, r6
 800893c:	d103      	bne.n	8008946 <__ieee754_atan2+0x5e>
 800893e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008942:	f000 b8b1 	b.w	8008aa8 <atan>
 8008946:	17bc      	asrs	r4, r7, #30
 8008948:	f004 0402 	and.w	r4, r4, #2
 800894c:	ea53 0909 	orrs.w	r9, r3, r9
 8008950:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8008954:	d107      	bne.n	8008966 <__ieee754_atan2+0x7e>
 8008956:	2c02      	cmp	r4, #2
 8008958:	d073      	beq.n	8008a42 <__ieee754_atan2+0x15a>
 800895a:	2c03      	cmp	r4, #3
 800895c:	d1e5      	bne.n	800892a <__ieee754_atan2+0x42>
 800895e:	a13e      	add	r1, pc, #248	; (adr r1, 8008a58 <__ieee754_atan2+0x170>)
 8008960:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008964:	e7e1      	b.n	800892a <__ieee754_atan2+0x42>
 8008966:	ea52 0808 	orrs.w	r8, r2, r8
 800896a:	d106      	bne.n	800897a <__ieee754_atan2+0x92>
 800896c:	f1bc 0f00 	cmp.w	ip, #0
 8008970:	da6b      	bge.n	8008a4a <__ieee754_atan2+0x162>
 8008972:	a13b      	add	r1, pc, #236	; (adr r1, 8008a60 <__ieee754_atan2+0x178>)
 8008974:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008978:	e7d7      	b.n	800892a <__ieee754_atan2+0x42>
 800897a:	4572      	cmp	r2, lr
 800897c:	d120      	bne.n	80089c0 <__ieee754_atan2+0xd8>
 800897e:	4293      	cmp	r3, r2
 8008980:	d111      	bne.n	80089a6 <__ieee754_atan2+0xbe>
 8008982:	2c02      	cmp	r4, #2
 8008984:	d007      	beq.n	8008996 <__ieee754_atan2+0xae>
 8008986:	2c03      	cmp	r4, #3
 8008988:	d009      	beq.n	800899e <__ieee754_atan2+0xb6>
 800898a:	2c01      	cmp	r4, #1
 800898c:	d155      	bne.n	8008a3a <__ieee754_atan2+0x152>
 800898e:	a136      	add	r1, pc, #216	; (adr r1, 8008a68 <__ieee754_atan2+0x180>)
 8008990:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008994:	e7c9      	b.n	800892a <__ieee754_atan2+0x42>
 8008996:	a136      	add	r1, pc, #216	; (adr r1, 8008a70 <__ieee754_atan2+0x188>)
 8008998:	e9d1 0100 	ldrd	r0, r1, [r1]
 800899c:	e7c5      	b.n	800892a <__ieee754_atan2+0x42>
 800899e:	a136      	add	r1, pc, #216	; (adr r1, 8008a78 <__ieee754_atan2+0x190>)
 80089a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089a4:	e7c1      	b.n	800892a <__ieee754_atan2+0x42>
 80089a6:	2c02      	cmp	r4, #2
 80089a8:	d04b      	beq.n	8008a42 <__ieee754_atan2+0x15a>
 80089aa:	2c03      	cmp	r4, #3
 80089ac:	d0d7      	beq.n	800895e <__ieee754_atan2+0x76>
 80089ae:	2c01      	cmp	r4, #1
 80089b0:	f04f 0000 	mov.w	r0, #0
 80089b4:	d102      	bne.n	80089bc <__ieee754_atan2+0xd4>
 80089b6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80089ba:	e7b6      	b.n	800892a <__ieee754_atan2+0x42>
 80089bc:	2100      	movs	r1, #0
 80089be:	e7b4      	b.n	800892a <__ieee754_atan2+0x42>
 80089c0:	4573      	cmp	r3, lr
 80089c2:	d0d3      	beq.n	800896c <__ieee754_atan2+0x84>
 80089c4:	1a9b      	subs	r3, r3, r2
 80089c6:	151b      	asrs	r3, r3, #20
 80089c8:	2b3c      	cmp	r3, #60	; 0x3c
 80089ca:	dc1e      	bgt.n	8008a0a <__ieee754_atan2+0x122>
 80089cc:	2f00      	cmp	r7, #0
 80089ce:	da01      	bge.n	80089d4 <__ieee754_atan2+0xec>
 80089d0:	333c      	adds	r3, #60	; 0x3c
 80089d2:	db1e      	blt.n	8008a12 <__ieee754_atan2+0x12a>
 80089d4:	4632      	mov	r2, r6
 80089d6:	463b      	mov	r3, r7
 80089d8:	f7f7 feec 	bl	80007b4 <__aeabi_ddiv>
 80089dc:	ec41 0b10 	vmov	d0, r0, r1
 80089e0:	f000 fa02 	bl	8008de8 <fabs>
 80089e4:	f000 f860 	bl	8008aa8 <atan>
 80089e8:	ec51 0b10 	vmov	r0, r1, d0
 80089ec:	2c01      	cmp	r4, #1
 80089ee:	d013      	beq.n	8008a18 <__ieee754_atan2+0x130>
 80089f0:	2c02      	cmp	r4, #2
 80089f2:	d015      	beq.n	8008a20 <__ieee754_atan2+0x138>
 80089f4:	2c00      	cmp	r4, #0
 80089f6:	d098      	beq.n	800892a <__ieee754_atan2+0x42>
 80089f8:	a321      	add	r3, pc, #132	; (adr r3, 8008a80 <__ieee754_atan2+0x198>)
 80089fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fe:	f7f7 fbf7 	bl	80001f0 <__aeabi_dsub>
 8008a02:	a321      	add	r3, pc, #132	; (adr r3, 8008a88 <__ieee754_atan2+0x1a0>)
 8008a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a08:	e014      	b.n	8008a34 <__ieee754_atan2+0x14c>
 8008a0a:	a121      	add	r1, pc, #132	; (adr r1, 8008a90 <__ieee754_atan2+0x1a8>)
 8008a0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a10:	e7ec      	b.n	80089ec <__ieee754_atan2+0x104>
 8008a12:	2000      	movs	r0, #0
 8008a14:	2100      	movs	r1, #0
 8008a16:	e7e9      	b.n	80089ec <__ieee754_atan2+0x104>
 8008a18:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a1c:	4619      	mov	r1, r3
 8008a1e:	e784      	b.n	800892a <__ieee754_atan2+0x42>
 8008a20:	a317      	add	r3, pc, #92	; (adr r3, 8008a80 <__ieee754_atan2+0x198>)
 8008a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a26:	f7f7 fbe3 	bl	80001f0 <__aeabi_dsub>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	a116      	add	r1, pc, #88	; (adr r1, 8008a88 <__ieee754_atan2+0x1a0>)
 8008a30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a34:	f7f7 fbdc 	bl	80001f0 <__aeabi_dsub>
 8008a38:	e777      	b.n	800892a <__ieee754_atan2+0x42>
 8008a3a:	a117      	add	r1, pc, #92	; (adr r1, 8008a98 <__ieee754_atan2+0x1b0>)
 8008a3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a40:	e773      	b.n	800892a <__ieee754_atan2+0x42>
 8008a42:	a111      	add	r1, pc, #68	; (adr r1, 8008a88 <__ieee754_atan2+0x1a0>)
 8008a44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a48:	e76f      	b.n	800892a <__ieee754_atan2+0x42>
 8008a4a:	a111      	add	r1, pc, #68	; (adr r1, 8008a90 <__ieee754_atan2+0x1a8>)
 8008a4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a50:	e76b      	b.n	800892a <__ieee754_atan2+0x42>
 8008a52:	bf00      	nop
 8008a54:	f3af 8000 	nop.w
 8008a58:	54442d18 	.word	0x54442d18
 8008a5c:	c00921fb 	.word	0xc00921fb
 8008a60:	54442d18 	.word	0x54442d18
 8008a64:	bff921fb 	.word	0xbff921fb
 8008a68:	54442d18 	.word	0x54442d18
 8008a6c:	bfe921fb 	.word	0xbfe921fb
 8008a70:	7f3321d2 	.word	0x7f3321d2
 8008a74:	4002d97c 	.word	0x4002d97c
 8008a78:	7f3321d2 	.word	0x7f3321d2
 8008a7c:	c002d97c 	.word	0xc002d97c
 8008a80:	33145c07 	.word	0x33145c07
 8008a84:	3ca1a626 	.word	0x3ca1a626
 8008a88:	54442d18 	.word	0x54442d18
 8008a8c:	400921fb 	.word	0x400921fb
 8008a90:	54442d18 	.word	0x54442d18
 8008a94:	3ff921fb 	.word	0x3ff921fb
 8008a98:	54442d18 	.word	0x54442d18
 8008a9c:	3fe921fb 	.word	0x3fe921fb
 8008aa0:	7ff00000 	.word	0x7ff00000
 8008aa4:	00000000 	.word	0x00000000

08008aa8 <atan>:
 8008aa8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aac:	ec55 4b10 	vmov	r4, r5, d0
 8008ab0:	4bc3      	ldr	r3, [pc, #780]	; (8008dc0 <atan+0x318>)
 8008ab2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008ab6:	429e      	cmp	r6, r3
 8008ab8:	46ab      	mov	fp, r5
 8008aba:	dd18      	ble.n	8008aee <atan+0x46>
 8008abc:	4bc1      	ldr	r3, [pc, #772]	; (8008dc4 <atan+0x31c>)
 8008abe:	429e      	cmp	r6, r3
 8008ac0:	dc01      	bgt.n	8008ac6 <atan+0x1e>
 8008ac2:	d109      	bne.n	8008ad8 <atan+0x30>
 8008ac4:	b144      	cbz	r4, 8008ad8 <atan+0x30>
 8008ac6:	4622      	mov	r2, r4
 8008ac8:	462b      	mov	r3, r5
 8008aca:	4620      	mov	r0, r4
 8008acc:	4629      	mov	r1, r5
 8008ace:	f7f7 fb91 	bl	80001f4 <__adddf3>
 8008ad2:	4604      	mov	r4, r0
 8008ad4:	460d      	mov	r5, r1
 8008ad6:	e006      	b.n	8008ae6 <atan+0x3e>
 8008ad8:	f1bb 0f00 	cmp.w	fp, #0
 8008adc:	f340 8131 	ble.w	8008d42 <atan+0x29a>
 8008ae0:	a59b      	add	r5, pc, #620	; (adr r5, 8008d50 <atan+0x2a8>)
 8008ae2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008ae6:	ec45 4b10 	vmov	d0, r4, r5
 8008aea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aee:	4bb6      	ldr	r3, [pc, #728]	; (8008dc8 <atan+0x320>)
 8008af0:	429e      	cmp	r6, r3
 8008af2:	dc14      	bgt.n	8008b1e <atan+0x76>
 8008af4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008af8:	429e      	cmp	r6, r3
 8008afa:	dc0d      	bgt.n	8008b18 <atan+0x70>
 8008afc:	a396      	add	r3, pc, #600	; (adr r3, 8008d58 <atan+0x2b0>)
 8008afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b02:	ee10 0a10 	vmov	r0, s0
 8008b06:	4629      	mov	r1, r5
 8008b08:	f7f7 fb74 	bl	80001f4 <__adddf3>
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	4baf      	ldr	r3, [pc, #700]	; (8008dcc <atan+0x324>)
 8008b10:	f7f7 ffb6 	bl	8000a80 <__aeabi_dcmpgt>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d1e6      	bne.n	8008ae6 <atan+0x3e>
 8008b18:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008b1c:	e02b      	b.n	8008b76 <atan+0xce>
 8008b1e:	f000 f963 	bl	8008de8 <fabs>
 8008b22:	4bab      	ldr	r3, [pc, #684]	; (8008dd0 <atan+0x328>)
 8008b24:	429e      	cmp	r6, r3
 8008b26:	ec55 4b10 	vmov	r4, r5, d0
 8008b2a:	f300 80bf 	bgt.w	8008cac <atan+0x204>
 8008b2e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008b32:	429e      	cmp	r6, r3
 8008b34:	f300 80a0 	bgt.w	8008c78 <atan+0x1d0>
 8008b38:	ee10 2a10 	vmov	r2, s0
 8008b3c:	ee10 0a10 	vmov	r0, s0
 8008b40:	462b      	mov	r3, r5
 8008b42:	4629      	mov	r1, r5
 8008b44:	f7f7 fb56 	bl	80001f4 <__adddf3>
 8008b48:	2200      	movs	r2, #0
 8008b4a:	4ba0      	ldr	r3, [pc, #640]	; (8008dcc <atan+0x324>)
 8008b4c:	f7f7 fb50 	bl	80001f0 <__aeabi_dsub>
 8008b50:	2200      	movs	r2, #0
 8008b52:	4606      	mov	r6, r0
 8008b54:	460f      	mov	r7, r1
 8008b56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	4629      	mov	r1, r5
 8008b5e:	f7f7 fb49 	bl	80001f4 <__adddf3>
 8008b62:	4602      	mov	r2, r0
 8008b64:	460b      	mov	r3, r1
 8008b66:	4630      	mov	r0, r6
 8008b68:	4639      	mov	r1, r7
 8008b6a:	f7f7 fe23 	bl	80007b4 <__aeabi_ddiv>
 8008b6e:	f04f 0a00 	mov.w	sl, #0
 8008b72:	4604      	mov	r4, r0
 8008b74:	460d      	mov	r5, r1
 8008b76:	4622      	mov	r2, r4
 8008b78:	462b      	mov	r3, r5
 8008b7a:	4620      	mov	r0, r4
 8008b7c:	4629      	mov	r1, r5
 8008b7e:	f7f7 fcef 	bl	8000560 <__aeabi_dmul>
 8008b82:	4602      	mov	r2, r0
 8008b84:	460b      	mov	r3, r1
 8008b86:	4680      	mov	r8, r0
 8008b88:	4689      	mov	r9, r1
 8008b8a:	f7f7 fce9 	bl	8000560 <__aeabi_dmul>
 8008b8e:	a374      	add	r3, pc, #464	; (adr r3, 8008d60 <atan+0x2b8>)
 8008b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b94:	4606      	mov	r6, r0
 8008b96:	460f      	mov	r7, r1
 8008b98:	f7f7 fce2 	bl	8000560 <__aeabi_dmul>
 8008b9c:	a372      	add	r3, pc, #456	; (adr r3, 8008d68 <atan+0x2c0>)
 8008b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba2:	f7f7 fb27 	bl	80001f4 <__adddf3>
 8008ba6:	4632      	mov	r2, r6
 8008ba8:	463b      	mov	r3, r7
 8008baa:	f7f7 fcd9 	bl	8000560 <__aeabi_dmul>
 8008bae:	a370      	add	r3, pc, #448	; (adr r3, 8008d70 <atan+0x2c8>)
 8008bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb4:	f7f7 fb1e 	bl	80001f4 <__adddf3>
 8008bb8:	4632      	mov	r2, r6
 8008bba:	463b      	mov	r3, r7
 8008bbc:	f7f7 fcd0 	bl	8000560 <__aeabi_dmul>
 8008bc0:	a36d      	add	r3, pc, #436	; (adr r3, 8008d78 <atan+0x2d0>)
 8008bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc6:	f7f7 fb15 	bl	80001f4 <__adddf3>
 8008bca:	4632      	mov	r2, r6
 8008bcc:	463b      	mov	r3, r7
 8008bce:	f7f7 fcc7 	bl	8000560 <__aeabi_dmul>
 8008bd2:	a36b      	add	r3, pc, #428	; (adr r3, 8008d80 <atan+0x2d8>)
 8008bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd8:	f7f7 fb0c 	bl	80001f4 <__adddf3>
 8008bdc:	4632      	mov	r2, r6
 8008bde:	463b      	mov	r3, r7
 8008be0:	f7f7 fcbe 	bl	8000560 <__aeabi_dmul>
 8008be4:	a368      	add	r3, pc, #416	; (adr r3, 8008d88 <atan+0x2e0>)
 8008be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bea:	f7f7 fb03 	bl	80001f4 <__adddf3>
 8008bee:	4642      	mov	r2, r8
 8008bf0:	464b      	mov	r3, r9
 8008bf2:	f7f7 fcb5 	bl	8000560 <__aeabi_dmul>
 8008bf6:	a366      	add	r3, pc, #408	; (adr r3, 8008d90 <atan+0x2e8>)
 8008bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bfc:	4680      	mov	r8, r0
 8008bfe:	4689      	mov	r9, r1
 8008c00:	4630      	mov	r0, r6
 8008c02:	4639      	mov	r1, r7
 8008c04:	f7f7 fcac 	bl	8000560 <__aeabi_dmul>
 8008c08:	a363      	add	r3, pc, #396	; (adr r3, 8008d98 <atan+0x2f0>)
 8008c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0e:	f7f7 faef 	bl	80001f0 <__aeabi_dsub>
 8008c12:	4632      	mov	r2, r6
 8008c14:	463b      	mov	r3, r7
 8008c16:	f7f7 fca3 	bl	8000560 <__aeabi_dmul>
 8008c1a:	a361      	add	r3, pc, #388	; (adr r3, 8008da0 <atan+0x2f8>)
 8008c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c20:	f7f7 fae6 	bl	80001f0 <__aeabi_dsub>
 8008c24:	4632      	mov	r2, r6
 8008c26:	463b      	mov	r3, r7
 8008c28:	f7f7 fc9a 	bl	8000560 <__aeabi_dmul>
 8008c2c:	a35e      	add	r3, pc, #376	; (adr r3, 8008da8 <atan+0x300>)
 8008c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c32:	f7f7 fadd 	bl	80001f0 <__aeabi_dsub>
 8008c36:	4632      	mov	r2, r6
 8008c38:	463b      	mov	r3, r7
 8008c3a:	f7f7 fc91 	bl	8000560 <__aeabi_dmul>
 8008c3e:	a35c      	add	r3, pc, #368	; (adr r3, 8008db0 <atan+0x308>)
 8008c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c44:	f7f7 fad4 	bl	80001f0 <__aeabi_dsub>
 8008c48:	4632      	mov	r2, r6
 8008c4a:	463b      	mov	r3, r7
 8008c4c:	f7f7 fc88 	bl	8000560 <__aeabi_dmul>
 8008c50:	4602      	mov	r2, r0
 8008c52:	460b      	mov	r3, r1
 8008c54:	4640      	mov	r0, r8
 8008c56:	4649      	mov	r1, r9
 8008c58:	f7f7 facc 	bl	80001f4 <__adddf3>
 8008c5c:	4622      	mov	r2, r4
 8008c5e:	462b      	mov	r3, r5
 8008c60:	f7f7 fc7e 	bl	8000560 <__aeabi_dmul>
 8008c64:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8008c68:	4602      	mov	r2, r0
 8008c6a:	460b      	mov	r3, r1
 8008c6c:	d14b      	bne.n	8008d06 <atan+0x25e>
 8008c6e:	4620      	mov	r0, r4
 8008c70:	4629      	mov	r1, r5
 8008c72:	f7f7 fabd 	bl	80001f0 <__aeabi_dsub>
 8008c76:	e72c      	b.n	8008ad2 <atan+0x2a>
 8008c78:	ee10 0a10 	vmov	r0, s0
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	4b53      	ldr	r3, [pc, #332]	; (8008dcc <atan+0x324>)
 8008c80:	4629      	mov	r1, r5
 8008c82:	f7f7 fab5 	bl	80001f0 <__aeabi_dsub>
 8008c86:	2200      	movs	r2, #0
 8008c88:	4606      	mov	r6, r0
 8008c8a:	460f      	mov	r7, r1
 8008c8c:	4b4f      	ldr	r3, [pc, #316]	; (8008dcc <atan+0x324>)
 8008c8e:	4620      	mov	r0, r4
 8008c90:	4629      	mov	r1, r5
 8008c92:	f7f7 faaf 	bl	80001f4 <__adddf3>
 8008c96:	4602      	mov	r2, r0
 8008c98:	460b      	mov	r3, r1
 8008c9a:	4630      	mov	r0, r6
 8008c9c:	4639      	mov	r1, r7
 8008c9e:	f7f7 fd89 	bl	80007b4 <__aeabi_ddiv>
 8008ca2:	f04f 0a01 	mov.w	sl, #1
 8008ca6:	4604      	mov	r4, r0
 8008ca8:	460d      	mov	r5, r1
 8008caa:	e764      	b.n	8008b76 <atan+0xce>
 8008cac:	4b49      	ldr	r3, [pc, #292]	; (8008dd4 <atan+0x32c>)
 8008cae:	429e      	cmp	r6, r3
 8008cb0:	dc1d      	bgt.n	8008cee <atan+0x246>
 8008cb2:	ee10 0a10 	vmov	r0, s0
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	4b47      	ldr	r3, [pc, #284]	; (8008dd8 <atan+0x330>)
 8008cba:	4629      	mov	r1, r5
 8008cbc:	f7f7 fa98 	bl	80001f0 <__aeabi_dsub>
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	4606      	mov	r6, r0
 8008cc4:	460f      	mov	r7, r1
 8008cc6:	4b44      	ldr	r3, [pc, #272]	; (8008dd8 <atan+0x330>)
 8008cc8:	4620      	mov	r0, r4
 8008cca:	4629      	mov	r1, r5
 8008ccc:	f7f7 fc48 	bl	8000560 <__aeabi_dmul>
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	4b3e      	ldr	r3, [pc, #248]	; (8008dcc <atan+0x324>)
 8008cd4:	f7f7 fa8e 	bl	80001f4 <__adddf3>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	460b      	mov	r3, r1
 8008cdc:	4630      	mov	r0, r6
 8008cde:	4639      	mov	r1, r7
 8008ce0:	f7f7 fd68 	bl	80007b4 <__aeabi_ddiv>
 8008ce4:	f04f 0a02 	mov.w	sl, #2
 8008ce8:	4604      	mov	r4, r0
 8008cea:	460d      	mov	r5, r1
 8008cec:	e743      	b.n	8008b76 <atan+0xce>
 8008cee:	462b      	mov	r3, r5
 8008cf0:	ee10 2a10 	vmov	r2, s0
 8008cf4:	2000      	movs	r0, #0
 8008cf6:	4939      	ldr	r1, [pc, #228]	; (8008ddc <atan+0x334>)
 8008cf8:	f7f7 fd5c 	bl	80007b4 <__aeabi_ddiv>
 8008cfc:	f04f 0a03 	mov.w	sl, #3
 8008d00:	4604      	mov	r4, r0
 8008d02:	460d      	mov	r5, r1
 8008d04:	e737      	b.n	8008b76 <atan+0xce>
 8008d06:	4b36      	ldr	r3, [pc, #216]	; (8008de0 <atan+0x338>)
 8008d08:	4e36      	ldr	r6, [pc, #216]	; (8008de4 <atan+0x33c>)
 8008d0a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8008d0e:	4456      	add	r6, sl
 8008d10:	449a      	add	sl, r3
 8008d12:	e9da 2300 	ldrd	r2, r3, [sl]
 8008d16:	f7f7 fa6b 	bl	80001f0 <__aeabi_dsub>
 8008d1a:	4622      	mov	r2, r4
 8008d1c:	462b      	mov	r3, r5
 8008d1e:	f7f7 fa67 	bl	80001f0 <__aeabi_dsub>
 8008d22:	4602      	mov	r2, r0
 8008d24:	460b      	mov	r3, r1
 8008d26:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008d2a:	f7f7 fa61 	bl	80001f0 <__aeabi_dsub>
 8008d2e:	f1bb 0f00 	cmp.w	fp, #0
 8008d32:	4604      	mov	r4, r0
 8008d34:	460d      	mov	r5, r1
 8008d36:	f6bf aed6 	bge.w	8008ae6 <atan+0x3e>
 8008d3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d3e:	461d      	mov	r5, r3
 8008d40:	e6d1      	b.n	8008ae6 <atan+0x3e>
 8008d42:	a51d      	add	r5, pc, #116	; (adr r5, 8008db8 <atan+0x310>)
 8008d44:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008d48:	e6cd      	b.n	8008ae6 <atan+0x3e>
 8008d4a:	bf00      	nop
 8008d4c:	f3af 8000 	nop.w
 8008d50:	54442d18 	.word	0x54442d18
 8008d54:	3ff921fb 	.word	0x3ff921fb
 8008d58:	8800759c 	.word	0x8800759c
 8008d5c:	7e37e43c 	.word	0x7e37e43c
 8008d60:	e322da11 	.word	0xe322da11
 8008d64:	3f90ad3a 	.word	0x3f90ad3a
 8008d68:	24760deb 	.word	0x24760deb
 8008d6c:	3fa97b4b 	.word	0x3fa97b4b
 8008d70:	a0d03d51 	.word	0xa0d03d51
 8008d74:	3fb10d66 	.word	0x3fb10d66
 8008d78:	c54c206e 	.word	0xc54c206e
 8008d7c:	3fb745cd 	.word	0x3fb745cd
 8008d80:	920083ff 	.word	0x920083ff
 8008d84:	3fc24924 	.word	0x3fc24924
 8008d88:	5555550d 	.word	0x5555550d
 8008d8c:	3fd55555 	.word	0x3fd55555
 8008d90:	2c6a6c2f 	.word	0x2c6a6c2f
 8008d94:	bfa2b444 	.word	0xbfa2b444
 8008d98:	52defd9a 	.word	0x52defd9a
 8008d9c:	3fadde2d 	.word	0x3fadde2d
 8008da0:	af749a6d 	.word	0xaf749a6d
 8008da4:	3fb3b0f2 	.word	0x3fb3b0f2
 8008da8:	fe231671 	.word	0xfe231671
 8008dac:	3fbc71c6 	.word	0x3fbc71c6
 8008db0:	9998ebc4 	.word	0x9998ebc4
 8008db4:	3fc99999 	.word	0x3fc99999
 8008db8:	54442d18 	.word	0x54442d18
 8008dbc:	bff921fb 	.word	0xbff921fb
 8008dc0:	440fffff 	.word	0x440fffff
 8008dc4:	7ff00000 	.word	0x7ff00000
 8008dc8:	3fdbffff 	.word	0x3fdbffff
 8008dcc:	3ff00000 	.word	0x3ff00000
 8008dd0:	3ff2ffff 	.word	0x3ff2ffff
 8008dd4:	40037fff 	.word	0x40037fff
 8008dd8:	3ff80000 	.word	0x3ff80000
 8008ddc:	bff00000 	.word	0xbff00000
 8008de0:	08009080 	.word	0x08009080
 8008de4:	08009060 	.word	0x08009060

08008de8 <fabs>:
 8008de8:	ec51 0b10 	vmov	r0, r1, d0
 8008dec:	ee10 2a10 	vmov	r2, s0
 8008df0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008df4:	ec43 2b10 	vmov	d0, r2, r3
 8008df8:	4770      	bx	lr
	...

08008dfc <_init>:
 8008dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dfe:	bf00      	nop
 8008e00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e02:	bc08      	pop	{r3}
 8008e04:	469e      	mov	lr, r3
 8008e06:	4770      	bx	lr

08008e08 <_fini>:
 8008e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e0a:	bf00      	nop
 8008e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e0e:	bc08      	pop	{r3}
 8008e10:	469e      	mov	lr, r3
 8008e12:	4770      	bx	lr
