$date
	Thu May 16 18:32:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var reg 1 ! clk $end
$scope module counter $end
$var wire 1 ! clk $end
$var reg 4 " count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 "
0!
$end
#1
b1 "
1!
#2
0!
#3
b10 "
1!
#4
0!
#5
b11 "
1!
#6
0!
#7
b100 "
1!
#8
0!
#9
b101 "
1!
#10
0!
#11
b110 "
1!
#12
0!
#13
b111 "
1!
#14
0!
#15
b1000 "
1!
#16
0!
#17
b1001 "
1!
#18
0!
#19
b0 "
1!
#20
0!
#21
b1 "
1!
#22
0!
#23
b10 "
1!
#24
0!
#25
b11 "
1!
#26
0!
#27
b100 "
1!
#28
0!
#29
b101 "
1!
#30
0!
