<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Lectures on COMP4601 Musings</title><link>/lectures/</link><description>Recent content in Lectures on COMP4601 Musings</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>Andrew Wong (z5206677)</copyright><lastBuildDate>Wed, 01 Jun 2022 01:50:07 +0000</lastBuildDate><atom:link href="/lectures/index.xml" rel="self" type="application/rss+xml"/><item><title>Parellel Programming for FPGAs</title><link>/lectures/parellel-programming-for-fpgas/</link><pubDate>Wed, 01 Jun 2022 01:50:07 +0000</pubDate><guid>/lectures/parellel-programming-for-fpgas/</guid><description>VHDL and Verilog are used to specify design at RTL (register transfer level) RTL -&amp;gt; Logic that leads to a final value HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i.</description></item></channel></rss>