// Seed: 3675753050
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  input id_12;
  output id_11;
  inout id_10;
  input id_9;
  output id_8;
  input id_7;
  inout id_6;
  output id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  type_16(
      id_6, 1'b0, 1, id_4
  );
  always @(1) begin
    id_11 <= id_4;
  end
  logic   id_13;
  integer id_14;
  assign id_3 = id_9 - 1;
  logic id_15;
  assign id_15 = id_13;
  type_18(
      id_7, {id_9{1}}, id_8
  );
  assign (pull1, strong0) id_10 = 1;
  assign id_13 = id_9;
endmodule
