Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\qsys\hardware\Computer_System.qsys --block-symbol-file --output-directory=D:\qsys\hardware\Computer_System --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 16.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Audio [altera_up_avalon_audio 17.1]
Warning: Audio: Used altera_up_avalon_audio 16.1 (instead of 17.1)
Progress: Parameterizing module Audio
Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 17.1]
Warning: Audio_PLL: Used altera_up_avalon_audio_pll 16.1 (instead of 17.1)
Progress: Parameterizing module Audio_PLL
Progress: Adding Sys_Clk [clock_source 17.1]
Warning: Sys_Clk: Used clock_source 16.1 (instead of 17.1)
Progress: Parameterizing module Sys_Clk
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Expansion_JP1 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding Expansion_JP2 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP2
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 16.1]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PS2_Port [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 16.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 16.1]
Progress: Parameterizing module VGA_Alpha_Blender
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 16.1]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 16.1]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding VGA_PLL [altera_up_avalon_video_pll 16.1]
Progress: Parameterizing module VGA_PLL
Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 16.1]
Progress: Parameterizing module VGA_Pixel_DMA
Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 16.1]
Progress: Parameterizing module VGA_Pixel_FIFO
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Edge_Detection_Subsystem [Edge_Detection_Subsystem 1.0]
Progress: Reading input file
Progress: Adding Chroma_Filter [altera_up_avalon_video_chroma_resampler 17.1]
Warning: Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 16.1 (instead of 17.1)
Progress: Parameterizing module Chroma_Filter
Progress: Adding Chroma_Upsampler [altera_up_avalon_video_chroma_resampler 17.1]
Warning: Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 16.1 (instead of 17.1)
Progress: Parameterizing module Chroma_Upsampler
Progress: Adding Edge_Detection [altera_up_avalon_video_edge_detection 17.1]
Warning: Edge_Detection: Used altera_up_avalon_video_edge_detection 16.1 (instead of 17.1)
Progress: Parameterizing module Edge_Detection
Progress: Adding Edge_Detection_Router_Controller [altera_avalon_pio 17.1]
Warning: Edge_Detection_Router_Controller: Used altera_avalon_pio 16.1 (instead of 17.1)
Progress: Parameterizing module Edge_Detection_Router_Controller
Progress: Adding Sys_Clk [clock_source 17.1]
Warning: Sys_Clk: Used clock_source 16.1 (instead of 17.1)
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_Stream_Merger [altera_up_avalon_video_stream_router 17.1]
Warning: Video_Stream_Merger: Used altera_up_avalon_video_stream_router 16.1 (instead of 17.1)
Progress: Parameterizing module Video_Stream_Merger
Progress: Adding Video_Stream_Splitter [altera_up_avalon_video_stream_router 17.1]
Warning: Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 16.1 (instead of 17.1)
Progress: Parameterizing module Video_Stream_Splitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Edge_Detection_Subsystem
Progress: Adding Sys_Clk [clock_source 17.1]
Warning: Sys_Clk: Used clock_source 16.1 (instead of 17.1)
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_In [altera_up_avalon_video_decoder 17.1]
Warning: Video_In: Used altera_up_avalon_video_decoder 16.1 (instead of 17.1)
Progress: Parameterizing module Video_In
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 17.1]
Warning: Video_In_CSC: Used altera_up_avalon_video_csc 16.1 (instead of 17.1)
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 17.1]
Warning: Video_In_Chroma_Resampler: Used altera_up_avalon_video_chroma_resampler 16.1 (instead of 17.1)
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 17.1]
Warning: Video_In_Clipper: Used altera_up_avalon_video_clipper 16.1 (instead of 17.1)
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 17.1]
Warning: Video_In_DMA: Used altera_up_avalon_video_dma_controller 16.1 (instead of 17.1)
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 17.1]
Warning: Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 16.1 (instead of 17.1)
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 17.1]
Warning: Video_In_Scaler: Used altera_up_avalon_video_scaler 16.1 (instead of 17.1)
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding new_component_0 [new_component 1.0]
Progress: Parameterizing module new_component_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.new_component_0.avalon_slave_0: Signal readdata appears 2 times (only once is allowed)
Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\qsys\hardware\Computer_System.qsys --synthesis=VHDL --output-directory=D:\qsys\hardware\Computer_System\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading hardware/Computer_System.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 16.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 16.1]
Progress: Parameterizing module AV_Config
Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Progress: Parameterizing module Audio_Subsystem
Progress: Adding Expansion_JP1 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP1
Progress: Adding Expansion_JP2 [altera_avalon_pio 16.1]
Progress: Parameterizing module Expansion_JP2
Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_00000000
Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF600000
Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 16.1]
Progress: Parameterizing module F2H_Mem_Window_FF800000
Progress: Adding HEX3_HEX0 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 16.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding Interval_Timer [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer
Progress: Adding Interval_Timer_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2
Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core
Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 16.1]
Progress: Parameterizing module Interval_Timer_2nd_Core_2
Progress: Adding IrDA [altera_up_avalon_irda 16.1]
Progress: Parameterizing module IrDA
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART
Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_2nd_Core
Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_0
Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module JTAG_UART_for_ARM_1
Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_FPGA_Bridge
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 16.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 16.1]
Progress: Parameterizing module LEDs
Progress: Adding Nios2 [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2
Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 16.1]
Progress: Parameterizing module Nios2_2nd_Core
Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point
Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 16.1]
Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding PS2_Port [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 16.1]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Pixel_DMA_Addr_Translation
Progress: Adding Pushbuttons [altera_avalon_pio 16.1]
Progress: Parameterizing module Pushbuttons
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module SDRAM
Progress: Adding Slider_Switches [altera_avalon_pio 16.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 16.1]
Progress: Parameterizing module System_PLL
Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Progress: Parameterizing module VGA_Subsystem
Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 16.1]
Progress: Parameterizing module Video_In_DMA_Addr_Translation
Progress: Adding Video_In_Subsystem [Video_In_Subsystem 1.0]
Progress: Parameterizing module Video_In_Subsystem
Progress: Adding new_component_0 [new_component 1.0]
Progress: Parameterizing module new_component_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: Computer_System.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: Computer_System.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info: Computer_System.System_PLL: Refclk Freq: 50.0
Info: Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info: Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 8 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Warning: Computer_System.new_component_0.avalon_slave_0: Signal readdata appears 2 times (only once is allowed)
Warning: Computer_System.F2H_Mem_Window_00000000: F2H_Mem_Window_00000000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF600000: F2H_Mem_Window_FF600000.windowed_slave must be connected to an Avalon-MM master
Warning: Computer_System.F2H_Mem_Window_FF800000: F2H_Mem_Window_FF800000.windowed_slave must be connected to an Avalon-MM master
Info: Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning: Translator new_component_0_avalon_slave_0_translator failed to match interface new_component_0.avalon_slave_0
Info: Interconnect is inserted between master Pixel_DMA_Addr_Translation.master and slave VGA_Subsystem.pixel_dma_control_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Computer_System: Done "Computer_System" with 1 modules, 0 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
