Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov  7 20:37:02 2025
| Host         : DESKTOP-RBHFTC6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tdc_top_timing_summary_routed.rpt -pb tdc_top_timing_summary_routed.pb -rpx tdc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tdc_top
| Device       : 7k325t-ffv900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1042)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2084)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1042)
---------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST4/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: FDCE_INST5/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst1/bin_cs_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: decode_inst/latch2bin_inst2/bin_cs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2084)
---------------------------------------------------
 There are 2084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.167        0.000                      0                 1098        0.086        0.000                      0                 1098        0.608        0.000                       0                  2112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_sys               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.167        0.000                      0                 1098        0.086        0.000                      0                 1098        0.608        0.000                       0                  2108  
  clkfbout_clk_wiz_0                                                                                                                                                    8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 FDCE_INST4/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.379ns (16.931%)  route 1.859ns (83.069%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 1.215 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.553ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.229    -1.813    clk_bufg
    SLICE_X80Y194        FDCE                                         r  FDCE_INST4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y194        FDCE (Prop_fdce_C_Q)         0.204    -1.609 r  FDCE_INST4/Q
                         net (fo=1, routed)           0.523    -1.086    valid_for_bubble_fix
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.175    -0.911 r  valid_for_bubble_fix_BUFG_inst/O
                         net (fo=513, routed)         1.337     0.425    valid_for_bubble_fix_BUFG
    SLICE_X81Y196        FDCE                                         r  FDCE_INST5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.098     1.215    clk_bufg
    SLICE_X81Y196        FDCE                                         r  FDCE_INST5/C
                         clock pessimism             -0.553     0.662    
                         clock uncertainty           -0.062     0.600    
    SLICE_X81Y196        FDCE (Setup_fdce_C_D)       -0.008     0.592    FDCE_INST5
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.379ns (14.935%)  route 2.159ns (85.065%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 1.608 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.229    -1.813    clk_bufg
    SLICE_X81Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDCE (Prop_fdce_C_Q)         0.204    -1.609 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.425    -1.184    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.175    -1.009 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.734     0.724    decode_inst/latch2bin_inst1/CLK
    SLICE_X24Y70         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.491     1.608    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X24Y70         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt/C
                         clock pessimism             -0.646     0.962    
                         clock uncertainty           -0.062     0.900    
    SLICE_X24Y70         FDRE (Setup_fdre_C_D)       -0.008     0.892    decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2_srlopt
  -------------------------------------------------------------------
                         required time                          0.892    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 FDCE_INST5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 0.379ns (14.965%)  route 2.154ns (85.035%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 1.604 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.229    -1.813    clk_bufg
    SLICE_X81Y196        FDCE                                         r  FDCE_INST5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDCE (Prop_fdce_C_Q)         0.204    -1.609 r  FDCE_INST5/Q
                         net (fo=1, routed)           0.425    -1.184    valid_for_latch2bin
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.175    -1.009 r  valid_for_latch2bin_BUFG_inst/O
                         net (fo=514, routed)         1.729     0.719    valid_for_latch2bin_BUFG
    SLICE_X24Y73         FDCE                                         r  FDCE_INST6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.487     1.604    clk_bufg
    SLICE_X24Y73         FDCE                                         r  FDCE_INST6/C
                         clock pessimism             -0.646     0.958    
                         clock uncertainty           -0.062     0.896    
    SLICE_X24Y73         FDCE (Setup_fdce_C_D)       -0.008     0.888    FDCE_INST6
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.451ns (23.634%)  route 1.457ns (76.366%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.407ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.635    -1.407    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X25Y62         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y62         FDRE (Prop_fdre_C_Q)         0.223    -1.184 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][13]/Q
                         net (fo=6, routed)           0.534    -0.651    decode_inst/latch2bin_inst1/p_0_in11_in
    SLICE_X26Y62         LUT5 (Prop_lut5_I4_O)        0.049    -0.602 r  decode_inst/latch2bin_inst1/ones[3]_i_10__0/O
                         net (fo=2, routed)           0.569    -0.033    decode_inst/latch2bin_inst1/ones[3]_i_10__0_n_0
    SLICE_X26Y64         LUT6 (Prop_lut6_I1_O)        0.136     0.103 r  decode_inst/latch2bin_inst1/ones[3]_i_5/O
                         net (fo=1, routed)           0.355     0.458    decode_inst/latch2bin_inst1/ones[3]_i_5_n_0
    SLICE_X26Y64         LUT6 (Prop_lut6_I3_O)        0.043     0.501 r  decode_inst/latch2bin_inst1/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.501    decode_inst/latch2bin_inst1/ones[3]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.496     1.613    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X26Y64         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[3]/C
                         clock pessimism             -0.546     1.067    
                         clock uncertainty           -0.062     1.005    
    SLICE_X26Y64         FDRE (Setup_fdre_C_D)        0.033     1.038    decode_inst/latch2bin_inst1/ones_reg[3]
  -------------------------------------------------------------------
                         required time                          1.038    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 FDCE_INST3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.204ns (13.644%)  route 1.291ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 1.215 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.646ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.381    -1.661    clk_bufg
    SLICE_X79Y116        FDCE                                         r  FDCE_INST3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDCE (Prop_fdce_C_Q)         0.204    -1.457 r  FDCE_INST3/Q
                         net (fo=1, routed)           1.291    -0.166    valid_pre2
    SLICE_X80Y194        FDCE                                         r  FDCE_INST4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.098     1.215    clk_bufg
    SLICE_X80Y194        FDCE                                         r  FDCE_INST4/C
                         clock pessimism             -0.646     0.569    
                         clock uncertainty           -0.062     0.507    
    SLICE_X80Y194        FDCE (Setup_fdce_C_D)       -0.089     0.418    FDCE_INST4
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 FDCE_INST2/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            FDCE_INST3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.223ns (16.822%)  route 1.103ns (83.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.134ns = ( 1.366 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.734    -1.308    clk_bufg
    SLICE_X79Y49         FDCE                                         r  FDCE_INST2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y49         FDCE (Prop_fdce_C_Q)         0.223    -1.085 r  FDCE_INST2/Q
                         net (fo=1, routed)           1.103     0.018    valid_pre1
    SLICE_X79Y116        FDCE                                         r  FDCE_INST3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.249     1.366    clk_bufg
    SLICE_X79Y116        FDCE                                         r  FDCE_INST3/C
                         clock pessimism             -0.644     0.722    
                         clock uncertainty           -0.062     0.660    
    SLICE_X79Y116        FDCE (Setup_fdce_C_D)       -0.008     0.652    FDCE_INST3
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 0.352ns (20.048%)  route 1.404ns (79.952%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.404ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.638    -1.404    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y62         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.223    -1.181 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][0]/Q
                         net (fo=2, routed)           0.548    -0.633    decode_inst/latch2bin_inst1/genblk1[4].decoding_reg_n_0_[5][0]
    SLICE_X26Y62         LUT6 (Prop_lut6_I3_O)        0.043    -0.590 r  decode_inst/latch2bin_inst1/ones[0]_i_2/O
                         net (fo=2, routed)           0.418    -0.172    decode_inst/latch2bin_inst1/ones[0]_i_2_n_0
    SLICE_X26Y63         LUT6 (Prop_lut6_I5_O)        0.043    -0.129 r  decode_inst/latch2bin_inst1/ones[3]_i_4/O
                         net (fo=3, routed)           0.438     0.309    decode_inst/latch2bin_inst1/ones[3]_i_4_n_0
    SLICE_X26Y64         LUT6 (Prop_lut6_I0_O)        0.043     0.352 r  decode_inst/latch2bin_inst1/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    decode_inst/latch2bin_inst1/ones[2]_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.496     1.613    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X26Y64         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[2]/C
                         clock pessimism             -0.569     1.044    
                         clock uncertainty           -0.062     0.982    
    SLICE_X26Y64         FDRE (Setup_fdre_C_D)        0.034     1.016    decode_inst/latch2bin_inst1/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.352ns (20.267%)  route 1.385ns (79.733%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.637    -1.405    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X26Y59         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.182 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][12]/Q
                         net (fo=4, routed)           0.626    -0.556    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][12]
    SLICE_X26Y60         LUT5 (Prop_lut5_I0_O)        0.043    -0.513 r  decode_inst/latch2bin_inst2/ones[3]_i_10/O
                         net (fo=2, routed)           0.547     0.034    decode_inst/latch2bin_inst2/ones[3]_i_10_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I1_O)        0.043     0.077 r  decode_inst/latch2bin_inst2/ones[3]_i_5/O
                         net (fo=1, routed)           0.211     0.289    decode_inst/latch2bin_inst2/ones[3]_i_5_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I3_O)        0.043     0.332 r  decode_inst/latch2bin_inst2/ones[3]_i_1/O
                         net (fo=1, routed)           0.000     0.332    decode_inst/latch2bin_inst2/ones[3]_i_1_n_0
    SLICE_X29Y62         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.496     1.613    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X29Y62         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[3]/C
                         clock pessimism             -0.569     1.044    
                         clock uncertainty           -0.062     0.982    
    SLICE_X29Y62         FDRE (Setup_fdre_C_D)        0.034     1.016    decode_inst/latch2bin_inst2/ones_reg[3]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.352ns (21.346%)  route 1.297ns (78.654%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 1.612 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.404ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.638    -1.404    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X23Y62         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_fdre_C_Q)         0.223    -1.181 r  decode_inst/latch2bin_inst1/genblk1[4].decoding_reg[5][0]/Q
                         net (fo=2, routed)           0.548    -0.633    decode_inst/latch2bin_inst1/genblk1[4].decoding_reg_n_0_[5][0]
    SLICE_X26Y62         LUT6 (Prop_lut6_I3_O)        0.043    -0.590 r  decode_inst/latch2bin_inst1/ones[0]_i_2/O
                         net (fo=2, routed)           0.418    -0.172    decode_inst/latch2bin_inst1/ones[0]_i_2_n_0
    SLICE_X26Y63         LUT6 (Prop_lut6_I5_O)        0.043    -0.129 r  decode_inst/latch2bin_inst1/ones[3]_i_4/O
                         net (fo=3, routed)           0.331     0.202    decode_inst/latch2bin_inst1/ones[3]_i_4_n_0
    SLICE_X26Y65         LUT3 (Prop_lut3_I0_O)        0.043     0.245 r  decode_inst/latch2bin_inst1/ones[1]_i_1/O
                         net (fo=1, routed)           0.000     0.245    decode_inst/latch2bin_inst1/ones[1]_i_1_n_0
    SLICE_X26Y65         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.495     1.612    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X26Y65         FDRE                                         r  decode_inst/latch2bin_inst1/ones_reg[1]/C
                         clock pessimism             -0.569     1.043    
                         clock uncertainty           -0.062     0.981    
    SLICE_X26Y65         FDRE (Setup_fdre_C_D)        0.034     1.015    decode_inst/latch2bin_inst1/ones_reg[1]
  -------------------------------------------------------------------
                         required time                          1.015    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@2.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.451ns (27.793%)  route 1.172ns (72.207%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 1.613 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    -0.569ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.081     2.556    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.173    -5.617 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.482    -3.135    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.042 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.637    -1.405    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X26Y59         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_fdre_C_Q)         0.223    -1.182 r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][12]/Q
                         net (fo=4, routed)           0.626    -0.556    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg_n_0_[5][12]
    SLICE_X26Y60         LUT3 (Prop_lut3_I2_O)        0.049    -0.507 r  decode_inst/latch2bin_inst2/ones[3]_i_11/O
                         net (fo=3, routed)           0.189    -0.318    decode_inst/latch2bin_inst2/ones[3]_i_11_n_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I5_O)        0.136    -0.182 r  decode_inst/latch2bin_inst2/ones[2]_i_4/O
                         net (fo=1, routed)           0.357     0.175    decode_inst/latch2bin_inst2/ones[2]_i_4_n_0
    SLICE_X28Y62         LUT6 (Prop_lut6_I4_O)        0.043     0.218 r  decode_inst/latch2bin_inst2/ones[2]_i_1/O
                         net (fo=1, routed)           0.000     0.218    decode_inst/latch2bin_inst2/ones[2]_i_1_n_0
    SLICE_X28Y62         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    AD23                                              0.000     2.500 r  clk_sys (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         1.343     3.843 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.986     4.829    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.143    -2.314 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.348     0.034    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.117 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.496     1.613    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X28Y62         FDRE                                         r  decode_inst/latch2bin_inst2/ones_reg[2]/C
                         clock pessimism             -0.569     1.044    
                         clock uncertainty           -0.062     0.982    
    SLICE_X28Y62         FDRE (Setup_fdre_C_D)        0.034     1.016    decode_inst/latch2bin_inst2/ones_reg[2]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.415ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.694    -0.504    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X17Y59         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.100    -0.404 r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][35]/Q
                         net (fo=1, routed)           0.056    -0.348    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg_n_0_[2][35]
    SLICE_X16Y59         LUT3 (Prop_lut3_I2_O)        0.028    -0.320 r  decode_inst/latch2bin_inst1/genblk1[2].decoding[3][35]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    decode_inst/latch2bin_inst1/genblk1[2].decoding[3][35]_i_1_n_0
    SLICE_X16Y59         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.934    -0.415    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X16Y59         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][35]/C
                         clock pessimism             -0.078    -0.493    
    SLICE_X16Y59         FDRE (Hold_fdre_C_D)         0.087    -0.406    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][35]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.689    -0.509    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X24Y59         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.100    -0.409 r  decode_inst/latch2bin_inst2/genblk1[3].decoding_reg[4][22]/Q
                         net (fo=1, routed)           0.052    -0.357    decode_inst/latch2bin_inst2/genblk1[3].decoding_reg_n_0_[4][22]
    SLICE_X25Y59         LUT3 (Prop_lut3_I0_O)        0.028    -0.329 r  decode_inst/latch2bin_inst2/genblk1[4].decoding[5][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    decode_inst/latch2bin_inst2/genblk1[4].decoding[5][6]_i_1_n_0
    SLICE_X25Y59         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.929    -0.420    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X25Y59         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][6]/C
                         clock pessimism             -0.078    -0.498    
    SLICE_X25Y59         FDRE (Hold_fdre_C_D)         0.061    -0.437    decode_inst/latch2bin_inst2/genblk1[4].decoding_reg[5][6]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.546%)  route 0.098ns (43.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.692    -0.506    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X9Y63          FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][55]/Q
                         net (fo=1, routed)           0.098    -0.307    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg_n_0_[2][55]
    SLICE_X10Y63         LUT3 (Prop_lut3_I2_O)        0.028    -0.279 r  decode_inst/latch2bin_inst2/genblk1[2].decoding[3][55]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    decode_inst/latch2bin_inst2/genblk1[2].decoding[3][55]_i_1_n_0
    SLICE_X10Y63         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.931    -0.418    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X10Y63         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][55]/C
                         clock pessimism             -0.057    -0.475    
    SLICE_X10Y63         FDRE (Hold_fdre_C_D)         0.087    -0.388    decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][55]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 line_tdc_inst/loop_fdre[213].FDRE_INST0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            line_tdc_inst/loop_fdre[213].FDRE_INST1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.728    -0.470    line_tdc_inst/clk_out1
    SLICE_X0Y53          FDRE                                         r  line_tdc_inst/loop_fdre[213].FDRE_INST0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  line_tdc_inst/loop_fdre[213].FDRE_INST0/Q
                         net (fo=1, routed)           0.056    -0.314    line_tdc_inst/dat_reg1[213]
    SLICE_X0Y53          FDRE                                         r  line_tdc_inst/loop_fdre[213].FDRE_INST1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.968    -0.381    line_tdc_inst/clk_out1
    SLICE_X0Y53          FDRE                                         r  line_tdc_inst/loop_fdre[213].FDRE_INST1/C
                         clock pessimism             -0.089    -0.470    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.044    -0.426    line_tdc_inst/loop_fdre[213].FDRE_INST1
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 line_tdc_inst/loop_fdre[212].FDRE_INST0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            line_tdc_inst/loop_fdre[212].FDRE_INST1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.381ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.728    -0.470    line_tdc_inst/clk_out1
    SLICE_X0Y53          FDRE                                         r  line_tdc_inst/loop_fdre[212].FDRE_INST0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  line_tdc_inst/loop_fdre[212].FDRE_INST0/Q
                         net (fo=1, routed)           0.060    -0.310    line_tdc_inst/dat_reg1[212]
    SLICE_X0Y53          FDRE                                         r  line_tdc_inst/loop_fdre[212].FDRE_INST1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.968    -0.381    line_tdc_inst/clk_out1
    SLICE_X0Y53          FDRE                                         r  line_tdc_inst/loop_fdre[212].FDRE_INST1/C
                         clock pessimism             -0.089    -0.470    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.047    -0.423    line_tdc_inst/loop_fdre[212].FDRE_INST1
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 line_tdc_inst/loop_fdre[276].FDRE_INST0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            line_tdc_inst/loop_fdre[276].FDRE_INST1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.391ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.720    -0.478    line_tdc_inst/clk_out1
    SLICE_X0Y69          FDRE                                         r  line_tdc_inst/loop_fdre[276].FDRE_INST0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  line_tdc_inst/loop_fdre[276].FDRE_INST0/Q
                         net (fo=1, routed)           0.060    -0.318    line_tdc_inst/dat_reg1[276]
    SLICE_X0Y69          FDRE                                         r  line_tdc_inst/loop_fdre[276].FDRE_INST1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.958    -0.391    line_tdc_inst/clk_out1
    SLICE_X0Y69          FDRE                                         r  line_tdc_inst/loop_fdre[276].FDRE_INST1/C
                         clock pessimism             -0.087    -0.478    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.047    -0.431    line_tdc_inst/loop_fdre[276].FDRE_INST1
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.896%)  route 0.172ns (54.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.412ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.748    -0.450    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X14Y49         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.118    -0.332 r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][14]/Q
                         net (fo=1, routed)           0.172    -0.160    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg_n_0_[2][14]
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.028    -0.132 r  decode_inst/latch2bin_inst2/genblk1[2].decoding[3][14]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    decode_inst/latch2bin_inst2/genblk1[2].decoding[3][14]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.937    -0.412    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X13Y50         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][14]/C
                         clock pessimism              0.103    -0.309    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.061    -0.248    decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][14]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.265%)  route 0.092ns (41.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.748    -0.450    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X13Y49         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.100    -0.350 r  decode_inst/latch2bin_inst2/genblk1[1].decoding_reg[2][15]/Q
                         net (fo=1, routed)           0.092    -0.258    decode_inst/latch2bin_inst2/genblk1[1].decoding_reg_n_0_[2][15]
    SLICE_X14Y49         LUT3 (Prop_lut3_I2_O)        0.028    -0.230 r  decode_inst/latch2bin_inst2/genblk1[2].decoding[3][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    decode_inst/latch2bin_inst2/genblk1[2].decoding[3][15]_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        1.009    -0.340    decode_inst/latch2bin_inst2/clk_out1
    SLICE_X14Y49         FDRE                                         r  decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][15]/C
                         clock pessimism             -0.096    -0.436    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.087    -0.349    decode_inst/latch2bin_inst2/genblk1[2].decoding_reg[3][15]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.726    -0.472    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X5Y58          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.100    -0.372 r  decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][0]/Q
                         net (fo=1, routed)           0.093    -0.279    decode_inst/latch2bin_inst1/genblk1[0].decoding_reg_n_0_[1][0]
    SLICE_X6Y58          LUT3 (Prop_lut3_I2_O)        0.028    -0.251 r  decode_inst/latch2bin_inst1/genblk1[1].decoding[2][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    decode_inst/latch2bin_inst1/genblk1[1].decoding[2][0]_i_1_n_0
    SLICE_X6Y58          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.966    -0.383    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X6Y58          FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][0]/C
                         clock pessimism             -0.075    -0.458    
    SLICE_X6Y58          FDRE (Hold_fdre_C_D)         0.087    -0.371    decode_inst/latch2bin_inst1/genblk1[1].decoding_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.666%)  route 0.111ns (46.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.419ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.903    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.262    -2.359 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.135    -1.224    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.198 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.692    -0.506    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X19Y62         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y62         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  decode_inst/latch2bin_inst1/genblk1[2].decoding_reg[3][39]/Q
                         net (fo=1, routed)           0.111    -0.295    decode_inst/latch2bin_inst1/genblk1[2].decoding_reg_n_0_[3][39]
    SLICE_X20Y62         LUT3 (Prop_lut3_I0_O)        0.028    -0.267 r  decode_inst/latch2bin_inst1/genblk1[3].decoding[4][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    decode_inst/latch2bin_inst1/genblk1[3].decoding[4][7]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    AD23                 IBUF (Prop_ibuf_I_O)         0.596     0.596 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     1.149    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.732    -2.583 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.204    -1.379    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.349 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=2106, routed)        0.930    -0.419    decode_inst/latch2bin_inst1/clk_out1
    SLICE_X20Y62         FDRE                                         r  decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][7]/C
                         clock pessimism             -0.057    -0.476    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.087    -0.389    decode_inst/latch2bin_inst1/genblk1[3].decoding_reg[4][7]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         2.500       1.092      BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.500       1.429      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X79Y116    FDCE_INST3/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X80Y194    FDCE_INST4/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X81Y196    FDCE_INST5/C
Min Period        n/a     FDCE/C              n/a            0.750         2.500       1.750      SLICE_X24Y73     FDCE_INST6/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X3Y57      decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][65]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X3Y56      decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][67]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X3Y54      decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][69]/C
Min Period        n/a     FDRE/C              n/a            0.750         2.500       1.750      SLICE_X5Y55      decode_inst/latch2bin_inst1/genblk1[0].decoding_reg[1][71]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y70     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y70     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst1/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y70     decode_inst/latch2bin_inst2/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][5]_srl2___decode_inst_latch2bin_inst2_genblk1_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y67     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][6]_srl3___decode_inst_latch2bin_inst2_genblk1_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][7]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X18Y68     decode_inst/latch2bin_inst2/genblk1[4].binary_reg[5][8]_srl5___decode_inst_latch2bin_inst2_genblk1_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.250       0.608      SLICE_X22Y70     decode_inst/latch2bin_inst1/genblk1[3].data_valid_reg[4]_srl4___decode_inst_latch2bin_inst2_genblk1_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



