// Seed: 3170581780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    output supply1 id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    output tri id_14
);
  assign id_8 = 1;
  always id_13 = 1'b0;
  wire id_16, id_17, id_18, id_19;
  wire id_20;
  wire id_21;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_20,
      id_19,
      id_18,
      id_21,
      id_22,
      id_17
  );
endmodule
