Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 20:33:07 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 hcount_in_ray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.266ns  (logic 7.753ns (63.206%)  route 4.513ns (36.793%))
  Logic Levels:           11  (CARRY4=8 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=1427, unplaced)      0.800    -1.388    clk_pixel
                         FDRE                                         r  hcount_in_ray_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 f  hcount_in_ray_reg[4]/Q
                         net (fo=13, unplaced)        0.791    -0.141    calculating_ray/Q[4]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.154 r  calculating_ray/stepX2_i_14/O
                         net (fo=1, unplaced)         0.639     0.793    calculating_ray/stepX2_i_14_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.300 r  calculating_ray/stepX2_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.300    calculating_ray/stepX2_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     1.535 r  calculating_ray/stepX2_i_8/O[0]
                         net (fo=1, unplaced)         0.666     2.201    calculating_ray/cameraXMultiply0__0[22]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.028 r  calculating_ray/stepX2_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     3.037    calculating_ray/stepX2_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.385 r  calculating_ray/stepX2_i_1/O[1]
                         net (fo=1, unplaced)         0.800     4.185    calculating_ray/B[12]
                         DSP48E1 (Prop_dsp48e1_B[12]_P[9])
                                                      3.835     8.020 r  calculating_ray/stepX2/P[9]
                         net (fo=1, unplaced)         0.800     8.819    controller_in/P[1]
                         LUT2 (Prop_lut2_I1_O)        0.124     8.943 r  controller_in/xpm_fifo_axis_inst_i_21/O
                         net (fo=1, unplaced)         0.000     8.943    controller_in/xpm_fifo_axis_inst_i_21_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.493 r  controller_in/xpm_fifo_axis_inst_i_5/CO[3]
                         net (fo=1, unplaced)         0.009     9.502    controller_in/xpm_fifo_axis_inst_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  controller_in/xpm_fifo_axis_inst_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     9.616    controller_in/xpm_fifo_axis_inst_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  controller_in/xpm_fifo_axis_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     9.730    controller_in/xpm_fifo_axis_inst_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    10.078 r  controller_in/xpm_fifo_axis_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.800    10.878    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[125]
                         RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=1427, unplaced)      0.655    11.405    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
                         RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                     -0.420    11.347    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.347    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  0.469    




