Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/clk_100.ip --block-symbol-file --output-directory=/home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/clk_100 --family=Agilex --part=AGFB027R24C2E2VR2
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/clk_100.ip --synthesis=VERILOG --output-directory=/home/wisig/Videos/gokul_2/quartus/G3/ip/qsys_top_r1/clk_100 --family=Agilex --part=AGFB027R24C2E2VR2
Info: clk_100: "Transforming system: clk_100"
Info: clk_100: "Naming system components in system: clk_100"
Info: clk_100: "Processing generation queue"
Info: clk_100: "Generating: clk_100"
Info: clk_100: Done "clk_100" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
