OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1552.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 36 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 1 placement blockages have been identified.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 36.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 50400  dbu (25 um).
[INFO CTS-0021]  Distance between buffers: 1 units (100 um).
[INFO CTS-0023]  Original sink region: [(26760, 379120), (388360, 661360)].
[INFO CTS-0024]  Normalized sink region: [(0.530952, 7.52222), (7.70556, 13.1222)].
[INFO CTS-0025]     Width:  7.1746.
[INFO CTS-0026]     Height: 5.6000.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 3.5873 X 5.6000
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 12 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Out of 36 sinks, 2 sinks closer to other cluster.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 3.5873 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12243 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 1 delay: 5
      location: 1.0 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 36.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:1, 9:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 36
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 248.29 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 1.72

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
uart_tx_inst/_482_/CLK ^
   0.27
uart_tx_inst/_470_/CLK ^
   0.29      0.00      -0.01


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.07    0.09    0.15    0.29 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.29 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.39    0.67 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net43 (net)
                  0.07    0.00    0.67 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.73 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.07    0.00    0.73 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.07    0.06    0.79 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.07    0.00    0.79 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.07    0.09    0.15    0.29 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.29 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.08    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.02    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    6.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    6.14 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.06    0.08    0.14    6.28 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.04    0.00    6.28 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.28   clock reconvergence pessimism
                         -2.63    3.65   library setup time
                                  3.65   data required time
-----------------------------------------------------------------------------
                                  3.65   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.02    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    6.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    6.14 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.06    0.08    0.14    6.28 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.04    0.00    6.28 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.28   clock reconvergence pessimism
                         -2.63    3.65   library setup time
                                  3.65   data required time
-----------------------------------------------------------------------------
                                  3.65   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
2.039551258087158

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7284

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.21639412641525269

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9699

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
1.9295

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
1.7212

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
89.204457

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.51e-03   1.69e-03   1.03e-08   1.12e-02  24.3%
Combinational          2.35e-02   1.14e-02   7.93e-08   3.48e-02  75.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-02   1.30e-02   8.96e-08   4.60e-02 100.0%
                          71.7%      28.3%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 56450 u^2 34% utilization.

[INFO RSZ-0058] Using max wire length 15009um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 1.72

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
uart_tx_inst/_482_/CLK ^
   0.27
uart_tx_inst/_470_/CLK ^
   0.29      0.00      -0.01


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.07    0.09    0.15    0.29 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.29 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.39    0.67 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net43 (net)
                  0.07    0.00    0.67 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.73 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.07    0.00    0.73 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.07    0.06    0.79 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.07    0.00    0.79 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.07    0.09    0.15    0.29 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.29 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.08    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.02    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    6.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    6.14 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.06    0.08    0.14    6.28 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.04    0.00    6.28 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.28   clock reconvergence pessimism
                         -2.63    3.65   library setup time
                                  3.65   data required time
-----------------------------------------------------------------------------
                                  3.65   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.02    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    6.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    6.14 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.06    0.08    0.14    6.28 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.04    0.00    6.28 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.28   clock reconvergence pessimism
                         -2.63    3.65   library setup time
                                  3.65   data required time
-----------------------------------------------------------------------------
                                  3.65   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
2.039551258087158

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7284

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.21639412641525269

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9699

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
1.9295

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
1.7212

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
89.204457

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.51e-03   1.69e-03   1.03e-08   1.12e-02  24.3%
Combinational          2.35e-02   1.14e-02   7.93e-08   3.48e-02  75.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-02   1.30e-02   8.96e-08   4.60e-02 100.0%
                          71.7%      28.3%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 56450 u^2 34% utilization.

Placement Analysis
---------------------------------
total displacement         75.8 u
average displacement        0.1 u
max displacement            9.5 u
original HPWL           14084.7 u
legalized HPWL          14646.6 u
delta HPWL                    4 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           14646.6 u
legalized HPWL          14646.6 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.72

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
uart_tx_inst/_478_/CLK ^
   0.27
uart_tx_inst/_470_/CLK ^
   0.29      0.00      -0.01


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: uart_tx_inst/_474_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.07    0.09    0.15    0.29 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.29 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.39    0.67 v uart_tx_inst/_474_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net43 (net)
                  0.07    0.00    0.67 v uart_tx_inst/_329_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.73 ^ uart_tx_inst/_329_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         uart_tx_inst/_077_ (net)
                  0.07    0.00    0.73 ^ uart_tx_inst/_335_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.00    0.08    0.06    0.79 v uart_tx_inst/_335_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         uart_tx_inst/_010_ (net)
                  0.08    0.00    0.79 v uart_tx_inst/_474_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.07    0.09    0.15    0.29 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.09    0.00    0.29 ^ uart_tx_inst/_474_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.08    0.37   library hold time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.02    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    6.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    6.14 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.06    0.08    0.14    6.28 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.04    0.00    6.28 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.28   clock reconvergence pessimism
                         -2.63    3.65   library setup time
                                  3.65   data required time
-----------------------------------------------------------------------------
                                  3.65   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: uart_rx_inst (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.00    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.10    0.00    1.93 v uart_rx_inst/prescale[0] (uart_rx)
                                  1.93   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.02    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.09    0.10    0.14    6.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.10    0.00    6.14 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.06    0.08    0.14    6.28 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.04    0.00    6.28 ^ uart_rx_inst/clk (uart_rx)
                          0.00    6.28   clock reconvergence pessimism
                         -2.63    3.65   library setup time
                                  3.65   data required time
-----------------------------------------------------------------------------
                                  3.65   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.0395667552948

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7284

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2163846790790558

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9699

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.9295

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
1.7211

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
89.199274

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.51e-03   1.69e-03   1.03e-08   1.12e-02  24.3%
Combinational          2.35e-02   1.14e-02   7.93e-08   3.48e-02  75.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-02   1.30e-02   8.96e-08   4.60e-02 100.0%
                          71.6%      28.4%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 56450 u^2 34% utilization.

Elapsed time: 0:01.67[h:]min:sec. CPU time: user 1.65 sys 0.02 (100%). Peak memory: 141096KB.
