C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis   -part A3PN250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\synlog\report\tl758903_fpga_mapper.xml  -top_level_module  work.tl758903  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.edn   -freq 100.000   W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\synwork\tl758903_prem.srd  -sap  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.sap  -otap  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.tap  -omap  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.sap  -ologparam  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\syntmp\tl758903.plg  -osyn  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\tl758903.srm  -prjdir  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\  -prjname  tl758903_syn  -log  W:\W221000\W221081\INSTRUMENTS\9186\Electrical\Engineering\Source_Code\FPGA\i75_8903\synthesis\synlog\tl758903_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3PN250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\tl758903_fpga_mapper.xml -top_level_module work.tl758903 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\tl758903.edn -freq 100.000 ..\synwork\tl758903_prem.srd -sap ..\tl758903.sap -otap ..\tl758903.tap -omap ..\tl758903.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\tl758903.sap -ologparam tl758903.plg -osyn ..\tl758903.srm -prjdir ..\ -prjname tl758903_syn -log ..\synlog\tl758903_fpga_mapper.srr
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1637589759|size:2727|exec:0|csum:
file:..\tl758903.edn|io:o|time:1637589768|size:173809|exec:0|csum:
file:..\synwork\tl758903_prem.srd|io:i|time:1637589764|size:18768|exec:0|csum:8FAB5AF9587A5A5C7C7B89D5D6AC3B8C
file:..\tl758903.sap|io:o|time:1637589765|size:1045|exec:0|csum:
file:..\tl758903.tap|io:o|time:0|size:0|exec:0|csum:
file:..\tl758903.map|io:o|time:1637589768|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509034688|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\tl758903.sap|io:o|time:1637589765|size:1045|exec:0|csum:
file:tl758903.plg|io:o|time:1637589768|size:488|exec:0|csum:
file:..\tl758903.srm|io:o|time:1637589767|size:70685|exec:0|csum:
file:..\synlog\tl758903_fpga_mapper.srr|io:o|time:1637589768|size:38656|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509381072|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509382486|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
