--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml SOCMF.twx SOCMF.ncd -o SOCMF.twr SOCMF.pcf

Design file:              SOCMF.ncd
Physical constraint file: SOCMF.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5097 paths analyzed, 499 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.727ns.
--------------------------------------------------------------------------------

Paths for end point U9/CR (SLICE_X26Y47.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_0 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (1.172 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_0 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y57.BQ      Tcko                  0.259   U9/sw_temp<1>
                                                       U9/sw_temp_0
    SLICE_X93Y53.A2      net (fanout=1)        0.534   U9/sw_temp<0>
    SLICE_X93Y53.COUT    Topcya                0.302   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X93Y54.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X93Y54.BMUX    Tcinb                 0.156   U9/sw_temp_6_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X90Y51.D2      net (fanout=42)       0.588   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X90Y51.D       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X26Y47.CE      net (fanout=6)        1.616   U9/_n0243_inv1_cepot_cepot
    SLICE_X26Y47.CLK     Tceck                 0.201   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (0.961ns logic, 2.738ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_5 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (1.172 - 1.166)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_5 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y55.DQ      Tcko                  0.259   U9/sw_temp<5>
                                                       U9/sw_temp_5
    SLICE_X93Y53.B1      net (fanout=1)        0.518   U9/sw_temp<5>
    SLICE_X93Y53.COUT    Topcyb                0.310   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<1>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X93Y54.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X93Y54.BMUX    Tcinb                 0.156   U9/sw_temp_6_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X90Y51.D2      net (fanout=42)       0.588   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X90Y51.D       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X26Y47.CE      net (fanout=6)        1.616   U9/_n0243_inv1_cepot_cepot
    SLICE_X26Y47.CLK     Tceck                 0.201   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (0.969ns logic, 2.722ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_2 (FF)
  Destination:          U9/CR (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.661ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (1.172 - 1.165)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_2 to U9/CR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y56.BQ      Tcko                  0.223   U9/sw_temp<3>
                                                       U9/sw_temp_2
    SLICE_X93Y53.A1      net (fanout=1)        0.532   U9/sw_temp<2>
    SLICE_X93Y53.COUT    Topcya                0.302   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>
                                                       U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X93Y54.CIN     net (fanout=1)        0.000   U9/Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>
    SLICE_X93Y54.BMUX    Tcinb                 0.156   U9/sw_temp_6_ML_LUT_DELAY_SIG_ML3
                                                       U9/RSTN_temp_sw_temp[15]_OR_54_o1_cy
    SLICE_X90Y51.D2      net (fanout=42)       0.588   U9/sw_temp[15]_SW[15]_not_equal_100_o
    SLICE_X90Y51.D       Tilo                  0.043   U9/_n0243_inv1_cepot_cepot
                                                       U9/_n0243_inv1_cepot_cepot_INV_0
    SLICE_X26Y47.CE      net (fanout=6)        1.616   U9/_n0243_inv1_cepot_cepot
    SLICE_X26Y47.CLK     Tceck                 0.201   CR_OBUF
                                                       U9/CR
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (0.925ns logic, 2.736ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0 (SLICE_X45Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (0.985 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y34.DQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X43Y70.D4      net (fanout=334)      2.480   rst
    SLICE_X43Y70.D       Tilo                  0.043   U6/P7SEG/rst_inv
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X45Y71.CE      net (fanout=3)        0.302   U6/P7SEG/rst_inv
    SLICE_X45Y71.CLK     Tceck                 0.201   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_0
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.503ns logic, 2.782ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_1 (SLICE_X45Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/P7SEG/S_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.346ns (0.985 - 1.331)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/P7SEG/S_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y34.DQ      Tcko                  0.259   rst
                                                       U9/rst
    SLICE_X43Y70.D4      net (fanout=334)      2.480   rst
    SLICE_X43Y70.D       Tilo                  0.043   U6/P7SEG/rst_inv
                                                       U6/P7SEG/rst_inv1_INV_0
    SLICE_X45Y71.CE      net (fanout=3)        0.302   U6/P7SEG/rst_inv
    SLICE_X45Y71.CLK     Tceck                 0.201   U6/P7SEG/S<1>
                                                       U6/P7SEG/S_1
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.503ns logic, 2.782ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/sh_clk (SLICE_X44Y77.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/sh_clk_1 (FF)
  Destination:          U6/P7SEG/sh_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/sh_clk_1 to U6/P7SEG/sh_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y77.DMUX    Tshcko                0.151   U6/P7SEG/sh_clk
                                                       U6/P7SEG/sh_clk_1
    SLICE_X44Y77.D6      net (fanout=1)        0.052   U6/P7SEG/sh_clk_1
    SLICE_X44Y77.CLK     Tah         (-Th)     0.059   U6/P7SEG/sh_clk
                                                       U6/P7SEG/state[1]_GND_13_o_Select_19_o1
                                                       U6/P7SEG/sh_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (0.092ns logic, 0.052ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X44Y71.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/Go_0 (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.067 - 0.054)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/Go_0 to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.AQ      Tcko                  0.118   U6/P7SEG/Go<1>
                                                       U6/P7SEG/Go_0
    SLICE_X44Y71.A6      net (fanout=5)        0.123   U6/P7SEG/Go<0>
    SLICE_X44Y71.CLK     Tah         (-Th)     0.059   U6/P7SEG/S_0_1
                                                       U6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.182ns (0.059ns logic, 0.123ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/P7SEG/S_0_1 (SLICE_X44Y71.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/P7SEG/S_0_1 (FF)
  Destination:          U6/P7SEG/S_0_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/P7SEG/S_0_1 to U6/P7SEG/S_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y71.AQ      Tcko                  0.118   U6/P7SEG/S_0_1
                                                       U6/P7SEG/S_0_1
    SLICE_X44Y71.A3      net (fanout=1)        0.139   U6/P7SEG/S_0_1
    SLICE_X44Y71.CLK     Tah         (-Th)     0.059   U6/P7SEG/S_0_1
                                                       U6/P7SEG/state[1]_PWR_13_o_select_17_OUT<0>1
                                                       U6/P7SEG/S_0_1
    -------------------------------------------------  ---------------------------
    Total                                      0.198ns (0.059ns logic, 0.139ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_0/SR
  Location pin: SLICE_X48Y66.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: U8/clkdiv<3>/SR
  Logical resource: U8/clkdiv_1/SR
  Location pin: SLICE_X48Y66.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.727|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5097 paths, 0 nets, and 642 connections

Design statistics:
   Minimum period:   3.727ns{1}   (Maximum frequency: 268.312MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 21 14:58:05 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 788 MB



