#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13582b160 .scope module, "decode_tb" "decode_tb" 2 1;
 .timescale 0 0;
v0x600001eedc20_0 .var "Din", 31 0;
v0x600001eedcb0_0 .net "aluOp_out", 1 0, v0x600001ef3960_0;  1 drivers
v0x600001eedd40_0 .net "aluSrc_out", 0 0, v0x600001ef3a80_0;  1 drivers
v0x600001eeddd0_0 .net "beq_instruction_out", 0 0, v0x600001ef3ba0_0;  1 drivers
v0x600001eede60_0 .var "clock", 0 0;
v0x600001eedef0_0 .var "dest_ex_mem", 4 0;
v0x600001eedf80_0 .var "dest_mem_wb", 4 0;
v0x600001eee010_0 .net "if_id_enable", 0 0, v0x600001ef34e0_0;  1 drivers
v0x600001eee0a0_0 .net "imediato_out", 31 0, v0x600001ef3d50_0;  1 drivers
v0x600001eee130_0 .var "instruction", 31 0;
v0x600001eee1c0_0 .net "mem_read_out", 0 0, v0x600001ef3e70_0;  1 drivers
v0x600001eee250_0 .net "mem_to_reg_out", 0 0, v0x600001ef4000_0;  1 drivers
v0x600001eee2e0_0 .net "mem_write_out", 0 0, v0x600001ef4120_0;  1 drivers
v0x600001eee370_0 .net "mux_sel_IF", 0 0, L_0x6000007fc850;  1 drivers
v0x600001eee400_0 .var "pc", 31 0;
v0x600001eee490_0 .net "pc_branch_value", 31 0, L_0x600001dffc00;  1 drivers
v0x600001eee520_0 .net "pc_enable", 0 0, v0x600001ef3600_0;  1 drivers
v0x600001eee5b0_0 .net "rd_out", 4 0, v0x600001ef4240_0;  1 drivers
v0x600001eee640_0 .var "reg_destino_exe", 4 0;
v0x600001eee6d0_0 .net "reg_write_out", 0 0, v0x600001ef4360_0;  1 drivers
v0x600001eee760_0 .var "reset", 0 0;
v0x600001eee7f0_0 .net "rs1_out", 4 0, v0x600001ef4510_0;  1 drivers
v0x600001eee880_0 .net "rs2_out", 4 0, v0x600001ef4630_0;  1 drivers
v0x600001eee910_0 .var "write_enable", 0 0;
S_0x13581f910 .scope module, "uut" "decode" 2 21, 3 1 0, S_0x13582b160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "Din";
    .port_info 6 /INPUT 5 "dest_ex_mem";
    .port_info 7 /INPUT 5 "dest_mem_wb";
    .port_info 8 /INPUT 5 "reg_destino_exe";
    .port_info 9 /OUTPUT 1 "pc_enable";
    .port_info 10 /OUTPUT 1 "if_id_enable";
    .port_info 11 /OUTPUT 1 "mem_to_reg_out";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 1 "mem_read_out";
    .port_info 14 /OUTPUT 1 "mem_write_out";
    .port_info 15 /OUTPUT 1 "beq_instruction_out";
    .port_info 16 /OUTPUT 1 "aluSrc_out";
    .port_info 17 /OUTPUT 2 "aluOp_out";
    .port_info 18 /OUTPUT 5 "rs1_out";
    .port_info 19 /OUTPUT 5 "rs2_out";
    .port_info 20 /OUTPUT 5 "rd_out";
    .port_info 21 /OUTPUT 32 "imediato_out";
    .port_info 22 /OUTPUT 32 "pc_branch_value";
    .port_info 23 /OUTPUT 1 "mux_sel_IF";
P_0x6000010fc300 .param/l "ITYPE" 0 3 30, C4<0000011>;
P_0x6000010fc340 .param/l "RTYPE" 0 3 27, C4<0110011>;
P_0x6000010fc380 .param/l "SBTYPE" 0 3 29, C4<1100011>;
P_0x6000010fc3c0 .param/l "STYPE" 0 3 28, C4<0100011>;
L_0x6000007fc8c0 .functor AND 1, L_0x600001dffd40, L_0x600001dffde0, C4<1>, C4<1>;
L_0x6000007fc850 .functor BUFZ 1, L_0x6000007fc8c0, C4<0>, C4<0>, C4<0>;
v0x600001eec000_0 .net "Din", 31 0, v0x600001eedc20_0;  1 drivers
L_0x128040718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eec090_0 .net/2u *"_ivl_12", 0 0, L_0x128040718;  1 drivers
L_0x128040760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eec120_0 .net/2u *"_ivl_16", 0 0, L_0x128040760;  1 drivers
L_0x1280407a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eec1b0_0 .net/2u *"_ivl_20", 0 0, L_0x1280407a8;  1 drivers
L_0x1280407f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eec240_0 .net/2u *"_ivl_24", 0 0, L_0x1280407f0;  1 drivers
L_0x128040838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eec2d0_0 .net/2u *"_ivl_28", 1 0, L_0x128040838;  1 drivers
L_0x128040688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eec360_0 .net/2u *"_ivl_4", 0 0, L_0x128040688;  1 drivers
v0x600001eec3f0_0 .net *"_ivl_41", 6 0, L_0x600001dffca0;  1 drivers
L_0x128040880 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600001eec480_0 .net/2u *"_ivl_42", 6 0, L_0x128040880;  1 drivers
v0x600001eec510_0 .net *"_ivl_44", 0 0, L_0x600001dffd40;  1 drivers
v0x600001eec5a0_0 .net *"_ivl_46", 0 0, L_0x600001dffde0;  1 drivers
L_0x1280406d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eec630_0 .net/2u *"_ivl_8", 0 0, L_0x1280406d0;  1 drivers
v0x600001eec6c0_0 .net "aluOp_interno", 1 0, v0x600001ef17a0_0;  1 drivers
v0x600001eec750_0 .net "aluOp_out", 1 0, v0x600001ef3960_0;  alias, 1 drivers
v0x600001eec7e0_0 .net "aluSrc_interno", 0 0, v0x600001ef1830_0;  1 drivers
v0x600001eec870_0 .net "aluSrc_out", 0 0, v0x600001ef3a80_0;  alias, 1 drivers
v0x600001eec900_0 .net "beq_instruction_interno", 0 0, v0x600001ef18c0_0;  1 drivers
v0x600001eec990_0 .net "beq_instruction_out", 0 0, v0x600001ef3ba0_0;  alias, 1 drivers
v0x600001eeca20_0 .net "branch_taken_flag_interno", 0 0, L_0x6000007fc8c0;  1 drivers
v0x600001eecab0_0 .net "clock", 0 0, v0x600001eede60_0;  1 drivers
v0x600001eecb40_0 .net "dest_ex_mem", 4 0, v0x600001eedef0_0;  1 drivers
v0x600001eecbd0_0 .net "dest_mem_wb", 4 0, v0x600001eedf80_0;  1 drivers
v0x600001eecc60_0 .net "if_id_enable", 0 0, v0x600001ef34e0_0;  alias, 1 drivers
v0x600001eeccf0_0 .net "imediato_interno", 31 0, L_0x600001dfc320;  1 drivers
v0x600001eecd80_0 .net "imediato_out", 31 0, v0x600001ef3d50_0;  alias, 1 drivers
v0x600001eece10_0 .net "instruction", 31 0, v0x600001eee130_0;  1 drivers
v0x600001eecea0_0 .net "mem_read_interno", 0 0, v0x600001ef19e0_0;  1 drivers
v0x600001eecf30_0 .net "mem_read_out", 0 0, v0x600001ef3e70_0;  alias, 1 drivers
v0x600001eecfc0_0 .net "mem_to_reg_interno", 0 0, v0x600001ef1a70_0;  1 drivers
v0x600001eed050_0 .net "mem_to_reg_out", 0 0, v0x600001ef4000_0;  alias, 1 drivers
v0x600001eed0e0_0 .net "mem_write_interno", 0 0, v0x600001ef1b00_0;  1 drivers
v0x600001eed170_0 .net "mem_write_out", 0 0, v0x600001ef4120_0;  alias, 1 drivers
v0x600001eed200_0 .net "mux_sel_IF", 0 0, L_0x6000007fc850;  alias, 1 drivers
v0x600001eed290_0 .net "pc", 31 0, v0x600001eee400_0;  1 drivers
v0x600001eed320_0 .net "pc_branch_value", 31 0, L_0x600001dffc00;  alias, 1 drivers
v0x600001eed3b0_0 .net "pc_enable", 0 0, v0x600001ef3600_0;  alias, 1 drivers
v0x600001eed440_0 .net "ra_interno", 4 0, L_0x600001dffa20;  1 drivers
v0x600001eed4d0_0 .net "ra_saida_interno", 31 0, L_0x6000007fcee0;  1 drivers
v0x600001eed560_0 .net "rb_interno", 4 0, L_0x600001dffac0;  1 drivers
v0x600001eed5f0_0 .net "rb_saida_interno", 31 0, L_0x6000007fce70;  1 drivers
v0x600001eed680_0 .net "rd_interno", 4 0, L_0x600001dffb60;  1 drivers
v0x600001eed710_0 .net "rd_out", 4 0, v0x600001ef4240_0;  alias, 1 drivers
v0x600001eed7a0_0 .net "reg_destino_exe", 4 0, v0x600001eee640_0;  1 drivers
v0x600001eed830_0 .net "reg_write_interno", 0 0, v0x600001ef1c20_0;  1 drivers
v0x600001eed8c0_0 .net "reg_write_out", 0 0, v0x600001ef4360_0;  alias, 1 drivers
v0x600001eed950_0 .net "reset", 0 0, v0x600001eee760_0;  1 drivers
v0x600001eed9e0_0 .net "rs1_out", 4 0, v0x600001ef4510_0;  alias, 1 drivers
v0x600001eeda70_0 .net "rs2_out", 4 0, v0x600001ef4630_0;  alias, 1 drivers
v0x600001eedb00_0 .net "stall_pipeline_interno", 0 0, v0x600001ef3840_0;  1 drivers
v0x600001eedb90_0 .net "write_enable", 0 0, v0x600001eee910_0;  1 drivers
L_0x600001dff480 .part v0x600001eee130_0, 0, 7;
L_0x600001dff520 .part v0x600001eee130_0, 0, 7;
L_0x600001dff5c0 .functor MUXZ 1, v0x600001ef1a70_0, L_0x128040688, v0x600001ef3840_0, C4<>;
L_0x600001dff660 .functor MUXZ 1, v0x600001ef1c20_0, L_0x1280406d0, v0x600001ef3840_0, C4<>;
L_0x600001dff700 .functor MUXZ 1, v0x600001ef19e0_0, L_0x128040718, v0x600001ef3840_0, C4<>;
L_0x600001dff7a0 .functor MUXZ 1, v0x600001ef1b00_0, L_0x128040760, v0x600001ef3840_0, C4<>;
L_0x600001dff840 .functor MUXZ 1, v0x600001ef18c0_0, L_0x1280407a8, v0x600001ef3840_0, C4<>;
L_0x600001dff8e0 .functor MUXZ 1, v0x600001ef1830_0, L_0x1280407f0, v0x600001ef3840_0, C4<>;
L_0x600001dff980 .functor MUXZ 2, v0x600001ef17a0_0, L_0x128040838, v0x600001ef3840_0, C4<>;
L_0x600001dffa20 .part v0x600001eee130_0, 15, 5;
L_0x600001dffac0 .part v0x600001eee130_0, 20, 5;
L_0x600001dffb60 .part v0x600001eee130_0, 7, 5;
L_0x600001dffc00 .arith/sum 32, v0x600001eee400_0, L_0x600001dfc320;
L_0x600001dffca0 .part v0x600001eee130_0, 0, 7;
L_0x600001dffd40 .cmp/eq 7, L_0x600001dffca0, L_0x128040880;
L_0x600001dffde0 .cmp/eq 32, L_0x6000007fcee0, L_0x6000007fce70;
S_0x13582df40 .scope module, "control" "controle" 3 64, 4 1 0, S_0x13581f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /OUTPUT 1 "mem_to_reg_out";
    .port_info 4 /OUTPUT 1 "reg_write_out";
    .port_info 5 /OUTPUT 1 "mem_read_out";
    .port_info 6 /OUTPUT 1 "mem_write_out";
    .port_info 7 /OUTPUT 1 "beq_instruction_out";
    .port_info 8 /OUTPUT 1 "aluSrc_out";
    .port_info 9 /OUTPUT 2 "aluOp_out";
v0x600001ef17a0_0 .var "aluOp_out", 1 0;
v0x600001ef1830_0 .var "aluSrc_out", 0 0;
v0x600001ef18c0_0 .var "beq_instruction_out", 0 0;
v0x600001ef1950_0 .net "clock", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef19e0_0 .var "mem_read_out", 0 0;
v0x600001ef1a70_0 .var "mem_to_reg_out", 0 0;
v0x600001ef1b00_0 .var "mem_write_out", 0 0;
v0x600001ef1b90_0 .net "opcode", 6 0, L_0x600001dff520;  1 drivers
v0x600001ef1c20_0 .var "reg_write_out", 0 0;
v0x600001ef1cb0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
E_0x6000039ec840 .event posedge, v0x600001ef1cb0_0, v0x600001ef1950_0;
S_0x13582e0b0 .scope module, "hazard_detection_unit" "hazard_unit" 3 50, 5 1 0, S_0x13581f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "inst_opcode";
    .port_info 3 /INPUT 5 "src1";
    .port_info 4 /INPUT 5 "src2";
    .port_info 5 /INPUT 5 "dest_ex_mem";
    .port_info 6 /INPUT 5 "dest_mem_wb";
    .port_info 7 /INPUT 1 "branch_taken_flag";
    .port_info 8 /OUTPUT 1 "pc_enable";
    .port_info 9 /OUTPUT 1 "if_id_enable";
    .port_info 10 /OUTPUT 1 "stall_pipeline";
P_0x6000010fc200 .param/l "TYPE_I" 1 5 18, C4<0000011>;
P_0x6000010fc240 .param/l "TYPE_R" 1 5 15, C4<0110011>;
P_0x6000010fc280 .param/l "TYPE_S" 1 5 16, C4<0100011>;
P_0x6000010fc2c0 .param/l "TYPE_SB" 1 5 17, C4<1100011>;
L_0x6000007fce00 .functor OR 1, L_0x600001dfeb20, L_0x600001dfebc0, C4<0>, C4<0>;
L_0x6000007fcd90 .functor OR 1, L_0x6000007fce00, L_0x600001dfec60, C4<0>, C4<0>;
L_0x6000007fcd20 .functor OR 1, L_0x6000007fcd90, L_0x600001dfed00, C4<0>, C4<0>;
L_0x6000007fccb0 .functor OR 1, L_0x600001dfeee0, L_0x600001dfef80, C4<0>, C4<0>;
L_0x6000007fcc40 .functor AND 1, L_0x600001dfee40, L_0x6000007fccb0, C4<1>, C4<1>;
L_0x6000007fcbd0 .functor AND 1, L_0x6000007fcd20, L_0x6000007fcc40, C4<1>, C4<1>;
L_0x6000007fcb60 .functor OR 1, L_0x600001dff020, L_0x600001dff0c0, C4<0>, C4<0>;
L_0x6000007fcaf0 .functor OR 1, L_0x6000007fcb60, L_0x600001dff160, C4<0>, C4<0>;
L_0x6000007fca80 .functor OR 1, L_0x600001dff340, L_0x600001dff3e0, C4<0>, C4<0>;
L_0x6000007fca10 .functor AND 1, L_0x600001dff2a0, L_0x6000007fca80, C4<1>, C4<1>;
L_0x6000007fc9a0 .functor AND 1, L_0x6000007fcaf0, L_0x6000007fca10, C4<1>, C4<1>;
L_0x6000007fc930 .functor OR 1, L_0x6000007fcbd0, L_0x6000007fc9a0, C4<0>, C4<0>;
L_0x128040370 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x600001ef1d40_0 .net/2u *"_ivl_0", 6 0, L_0x128040370;  1 drivers
L_0x128040400 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600001ef1dd0_0 .net/2u *"_ivl_10", 6 0, L_0x128040400;  1 drivers
v0x600001ef1e60_0 .net *"_ivl_12", 0 0, L_0x600001dfec60;  1 drivers
v0x600001ef1ef0_0 .net *"_ivl_15", 0 0, L_0x6000007fcd90;  1 drivers
L_0x128040448 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600001ef1f80_0 .net/2u *"_ivl_16", 6 0, L_0x128040448;  1 drivers
v0x600001ef2010_0 .net *"_ivl_18", 0 0, L_0x600001dfed00;  1 drivers
v0x600001ef20a0_0 .net *"_ivl_2", 0 0, L_0x600001dfeb20;  1 drivers
v0x600001ef2130_0 .net *"_ivl_21", 0 0, L_0x6000007fcd20;  1 drivers
v0x600001ef21c0_0 .net *"_ivl_22", 31 0, L_0x600001dfeda0;  1 drivers
L_0x128040490 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef2250_0 .net *"_ivl_25", 26 0, L_0x128040490;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef22e0_0 .net/2u *"_ivl_26", 31 0, L_0x1280404d8;  1 drivers
v0x600001ef2370_0 .net *"_ivl_28", 0 0, L_0x600001dfee40;  1 drivers
v0x600001ef2400_0 .net *"_ivl_30", 0 0, L_0x600001dfeee0;  1 drivers
v0x600001ef2490_0 .net *"_ivl_32", 0 0, L_0x600001dfef80;  1 drivers
v0x600001ef2520_0 .net *"_ivl_35", 0 0, L_0x6000007fccb0;  1 drivers
v0x600001ef25b0_0 .net *"_ivl_37", 0 0, L_0x6000007fcc40;  1 drivers
v0x600001ef2640_0 .net *"_ivl_39", 0 0, L_0x6000007fcbd0;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600001ef26d0_0 .net/2u *"_ivl_4", 6 0, L_0x1280403b8;  1 drivers
L_0x128040520 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x600001ef2760_0 .net/2u *"_ivl_40", 6 0, L_0x128040520;  1 drivers
v0x600001ef27f0_0 .net *"_ivl_42", 0 0, L_0x600001dff020;  1 drivers
L_0x128040568 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600001ef2880_0 .net/2u *"_ivl_44", 6 0, L_0x128040568;  1 drivers
v0x600001ef2910_0 .net *"_ivl_46", 0 0, L_0x600001dff0c0;  1 drivers
v0x600001ef29a0_0 .net *"_ivl_49", 0 0, L_0x6000007fcb60;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600001ef2a30_0 .net/2u *"_ivl_50", 6 0, L_0x1280405b0;  1 drivers
v0x600001ef2ac0_0 .net *"_ivl_52", 0 0, L_0x600001dff160;  1 drivers
v0x600001ef2b50_0 .net *"_ivl_55", 0 0, L_0x6000007fcaf0;  1 drivers
v0x600001ef2be0_0 .net *"_ivl_56", 31 0, L_0x600001dff200;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef2c70_0 .net *"_ivl_59", 26 0, L_0x1280405f8;  1 drivers
v0x600001ef2d00_0 .net *"_ivl_6", 0 0, L_0x600001dfebc0;  1 drivers
L_0x128040640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef2d90_0 .net/2u *"_ivl_60", 31 0, L_0x128040640;  1 drivers
v0x600001ef2e20_0 .net *"_ivl_62", 0 0, L_0x600001dff2a0;  1 drivers
v0x600001ef2eb0_0 .net *"_ivl_64", 0 0, L_0x600001dff340;  1 drivers
v0x600001ef2f40_0 .net *"_ivl_66", 0 0, L_0x600001dff3e0;  1 drivers
v0x600001ef2fd0_0 .net *"_ivl_69", 0 0, L_0x6000007fca80;  1 drivers
v0x600001ef3060_0 .net *"_ivl_71", 0 0, L_0x6000007fca10;  1 drivers
v0x600001ef30f0_0 .net *"_ivl_73", 0 0, L_0x6000007fc9a0;  1 drivers
v0x600001ef3180_0 .net *"_ivl_9", 0 0, L_0x6000007fce00;  1 drivers
v0x600001ef3210_0 .net "branch_taken_flag", 0 0, L_0x6000007fc8c0;  alias, 1 drivers
v0x600001ef32a0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef3330_0 .net "dest_ex_mem", 4 0, v0x600001eedef0_0;  alias, 1 drivers
v0x600001ef33c0_0 .net "dest_mem_wb", 4 0, v0x600001eedf80_0;  alias, 1 drivers
v0x600001ef3450_0 .net "has_data_hazard", 0 0, L_0x6000007fc930;  1 drivers
v0x600001ef34e0_0 .var "if_id_enable", 0 0;
v0x600001ef3570_0 .net "inst_opcode", 6 0, L_0x600001dff480;  1 drivers
v0x600001ef3600_0 .var "pc_enable", 0 0;
v0x600001ef3690_0 .net "rst", 0 0, v0x600001eee760_0;  alias, 1 drivers
v0x600001ef3720_0 .net "src1", 4 0, L_0x600001dffa20;  alias, 1 drivers
v0x600001ef37b0_0 .net "src2", 4 0, L_0x600001dffac0;  alias, 1 drivers
v0x600001ef3840_0 .var "stall_pipeline", 0 0;
E_0x6000039ec980 .event anyedge, v0x600001ef1cb0_0, v0x600001ef3450_0;
E_0x6000039ec9c0 .event anyedge, v0x600001ef1cb0_0, v0x600001ef3450_0, v0x600001ef3570_0, v0x600001ef3210_0;
L_0x600001dfeb20 .cmp/eq 7, L_0x600001dff480, L_0x128040370;
L_0x600001dfebc0 .cmp/eq 7, L_0x600001dff480, L_0x1280403b8;
L_0x600001dfec60 .cmp/eq 7, L_0x600001dff480, L_0x128040400;
L_0x600001dfed00 .cmp/eq 7, L_0x600001dff480, L_0x128040448;
L_0x600001dfeda0 .concat [ 5 27 0 0], L_0x600001dffa20, L_0x128040490;
L_0x600001dfee40 .cmp/ne 32, L_0x600001dfeda0, L_0x1280404d8;
L_0x600001dfeee0 .cmp/eq 5, L_0x600001dffa20, v0x600001eedef0_0;
L_0x600001dfef80 .cmp/eq 5, L_0x600001dffa20, v0x600001eedf80_0;
L_0x600001dff020 .cmp/eq 7, L_0x600001dff480, L_0x128040520;
L_0x600001dff0c0 .cmp/eq 7, L_0x600001dff480, L_0x128040568;
L_0x600001dff160 .cmp/eq 7, L_0x600001dff480, L_0x1280405b0;
L_0x600001dff200 .concat [ 5 27 0 0], L_0x600001dffac0, L_0x1280405f8;
L_0x600001dff2a0 .cmp/ne 32, L_0x600001dff200, L_0x128040640;
L_0x600001dff340 .cmp/eq 5, L_0x600001dffac0, v0x600001eedef0_0;
L_0x600001dff3e0 .cmp/eq 5, L_0x600001dffac0, v0x600001eedf80_0;
S_0x13582c590 .scope module, "id_ex_register" "id_ex_register" 3 77, 6 1 0, S_0x13581f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_to_reg_in";
    .port_info 3 /INPUT 1 "reg_write_in";
    .port_info 4 /INPUT 1 "mem_read_in";
    .port_info 5 /INPUT 1 "mem_write_in";
    .port_info 6 /INPUT 1 "beq_instruction_in";
    .port_info 7 /INPUT 1 "aluSrc_in";
    .port_info 8 /INPUT 2 "aluOp_in";
    .port_info 9 /INPUT 5 "rs1_in";
    .port_info 10 /INPUT 5 "rs2_in";
    .port_info 11 /INPUT 5 "rd_in";
    .port_info 12 /INPUT 32 "imediato_in";
    .port_info 13 /OUTPUT 1 "mem_to_reg_out";
    .port_info 14 /OUTPUT 1 "reg_write_out";
    .port_info 15 /OUTPUT 1 "mem_read_out";
    .port_info 16 /OUTPUT 1 "mem_write_out";
    .port_info 17 /OUTPUT 1 "beq_instruction_out";
    .port_info 18 /OUTPUT 1 "aluSrc_out";
    .port_info 19 /OUTPUT 2 "aluOp_out";
    .port_info 20 /OUTPUT 5 "rs1_out";
    .port_info 21 /OUTPUT 5 "rs2_out";
    .port_info 22 /OUTPUT 5 "rd_out";
    .port_info 23 /OUTPUT 32 "imediato_out";
v0x600001ef38d0_0 .net "aluOp_in", 1 0, L_0x600001dff980;  1 drivers
v0x600001ef3960_0 .var "aluOp_out", 1 0;
v0x600001ef39f0_0 .net "aluSrc_in", 0 0, L_0x600001dff8e0;  1 drivers
v0x600001ef3a80_0 .var "aluSrc_out", 0 0;
v0x600001ef3b10_0 .net "beq_instruction_in", 0 0, L_0x600001dff840;  1 drivers
v0x600001ef3ba0_0 .var "beq_instruction_out", 0 0;
v0x600001ef3c30_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef3cc0_0 .net "imediato_in", 31 0, L_0x600001dfc320;  alias, 1 drivers
v0x600001ef3d50_0 .var "imediato_out", 31 0;
v0x600001ef3de0_0 .net "mem_read_in", 0 0, L_0x600001dff700;  1 drivers
v0x600001ef3e70_0 .var "mem_read_out", 0 0;
v0x600001ef3f00_0 .net "mem_to_reg_in", 0 0, L_0x600001dff5c0;  1 drivers
v0x600001ef4000_0 .var "mem_to_reg_out", 0 0;
v0x600001ef4090_0 .net "mem_write_in", 0 0, L_0x600001dff7a0;  1 drivers
v0x600001ef4120_0 .var "mem_write_out", 0 0;
v0x600001ef41b0_0 .net "rd_in", 4 0, L_0x600001dffb60;  alias, 1 drivers
v0x600001ef4240_0 .var "rd_out", 4 0;
v0x600001ef42d0_0 .net "reg_write_in", 0 0, L_0x600001dff660;  1 drivers
v0x600001ef4360_0 .var "reg_write_out", 0 0;
v0x600001ef43f0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
v0x600001ef4480_0 .net "rs1_in", 4 0, L_0x600001dffa20;  alias, 1 drivers
v0x600001ef4510_0 .var "rs1_out", 4 0;
v0x600001ef45a0_0 .net "rs2_in", 4 0, L_0x600001dffac0;  alias, 1 drivers
v0x600001ef4630_0 .var "rs2_out", 4 0;
S_0x13582c700 .scope module, "imm_gen" "gerador_imediato" 3 33, 7 1 0, S_0x13581f910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
L_0x6000007fcf50 .functor OR 1, L_0x600001dfcd20, L_0x600001dfcc80, C4<0>, C4<0>;
v0x600001ef46c0_0 .net *"_ivl_11", 0 0, L_0x600001dfd040;  1 drivers
v0x600001ef4750_0 .net *"_ivl_13", 0 0, L_0x600001dfcfa0;  1 drivers
v0x600001ef47e0_0 .net *"_ivl_15", 5 0, L_0x600001dfcf00;  1 drivers
v0x600001ef4870_0 .net *"_ivl_17", 3 0, L_0x600001dfce60;  1 drivers
L_0x128040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001ef4900_0 .net/2u *"_ivl_18", 0 0, L_0x128040010;  1 drivers
L_0x128040058 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x600001ef4990_0 .net/2u *"_ivl_22", 6 0, L_0x128040058;  1 drivers
v0x600001ef4a20_0 .net *"_ivl_24", 0 0, L_0x600001dfcd20;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x600001ef4ab0_0 .net/2u *"_ivl_26", 6 0, L_0x1280400a0;  1 drivers
v0x600001ef4b40_0 .net *"_ivl_28", 0 0, L_0x600001dfcc80;  1 drivers
v0x600001ef4bd0_0 .net *"_ivl_31", 0 0, L_0x6000007fcf50;  1 drivers
v0x600001ef4c60_0 .net *"_ivl_33", 0 0, L_0x600001dfcbe0;  1 drivers
v0x600001ef4cf0_0 .net *"_ivl_34", 19 0, L_0x600001dfcb40;  1 drivers
v0x600001ef4d80_0 .net *"_ivl_36", 31 0, L_0x600001dfcaa0;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x600001ef4e10_0 .net/2u *"_ivl_38", 6 0, L_0x1280400e8;  1 drivers
v0x600001ef4ea0_0 .net *"_ivl_40", 0 0, L_0x600001dfca00;  1 drivers
v0x600001ef4f30_0 .net *"_ivl_43", 0 0, L_0x600001dfc960;  1 drivers
v0x600001ef4fc0_0 .net *"_ivl_44", 19 0, L_0x600001dfc8c0;  1 drivers
v0x600001ef5050_0 .net *"_ivl_46", 31 0, L_0x600001dfc820;  1 drivers
L_0x128040130 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x600001ef50e0_0 .net/2u *"_ivl_48", 6 0, L_0x128040130;  1 drivers
v0x600001ef5170_0 .net *"_ivl_5", 6 0, L_0x600001dfd220;  1 drivers
v0x600001ef5200_0 .net *"_ivl_50", 0 0, L_0x600001dfc6e0;  1 drivers
v0x600001ef5290_0 .net *"_ivl_53", 0 0, L_0x600001dfc640;  1 drivers
v0x600001ef5320_0 .net *"_ivl_54", 18 0, L_0x600001dfc780;  1 drivers
v0x600001ef53b0_0 .net *"_ivl_56", 31 0, L_0x600001dfc500;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001ef5440_0 .net/2u *"_ivl_58", 31 0, L_0x128040178;  1 drivers
v0x600001ef54d0_0 .net *"_ivl_60", 31 0, L_0x600001dfc460;  1 drivers
v0x600001ef5560_0 .net *"_ivl_62", 31 0, L_0x600001dfc3c0;  1 drivers
v0x600001ef55f0_0 .net *"_ivl_7", 4 0, L_0x600001dfd180;  1 drivers
v0x600001ef5680_0 .net "imm_b", 12 0, L_0x600001dfcdc0;  1 drivers
v0x600001ef5710_0 .net "imm_i", 11 0, L_0x600001dfd2c0;  1 drivers
v0x600001ef57a0_0 .net "imm_s", 11 0, L_0x600001dfd0e0;  1 drivers
v0x600001ef5830_0 .net "immediate", 31 0, L_0x600001dfc320;  alias, 1 drivers
v0x600001ef58c0_0 .net "instruction", 31 0, v0x600001eee130_0;  alias, 1 drivers
v0x600001ef5950_0 .net "opcode", 6 0, L_0x600001dfd360;  1 drivers
L_0x600001dfd360 .part v0x600001eee130_0, 0, 7;
L_0x600001dfd2c0 .part v0x600001eee130_0, 20, 12;
L_0x600001dfd220 .part v0x600001eee130_0, 25, 7;
L_0x600001dfd180 .part v0x600001eee130_0, 7, 5;
L_0x600001dfd0e0 .concat [ 5 7 0 0], L_0x600001dfd180, L_0x600001dfd220;
L_0x600001dfd040 .part v0x600001eee130_0, 31, 1;
L_0x600001dfcfa0 .part v0x600001eee130_0, 7, 1;
L_0x600001dfcf00 .part v0x600001eee130_0, 25, 6;
L_0x600001dfce60 .part v0x600001eee130_0, 8, 4;
LS_0x600001dfcdc0_0_0 .concat [ 1 4 6 1], L_0x128040010, L_0x600001dfce60, L_0x600001dfcf00, L_0x600001dfcfa0;
LS_0x600001dfcdc0_0_4 .concat [ 1 0 0 0], L_0x600001dfd040;
L_0x600001dfcdc0 .concat [ 12 1 0 0], LS_0x600001dfcdc0_0_0, LS_0x600001dfcdc0_0_4;
L_0x600001dfcd20 .cmp/eq 7, L_0x600001dfd360, L_0x128040058;
L_0x600001dfcc80 .cmp/eq 7, L_0x600001dfd360, L_0x1280400a0;
L_0x600001dfcbe0 .part L_0x600001dfd2c0, 11, 1;
LS_0x600001dfcb40_0_0 .concat [ 1 1 1 1], L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0;
LS_0x600001dfcb40_0_4 .concat [ 1 1 1 1], L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0;
LS_0x600001dfcb40_0_8 .concat [ 1 1 1 1], L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0;
LS_0x600001dfcb40_0_12 .concat [ 1 1 1 1], L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0;
LS_0x600001dfcb40_0_16 .concat [ 1 1 1 1], L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0, L_0x600001dfcbe0;
LS_0x600001dfcb40_1_0 .concat [ 4 4 4 4], LS_0x600001dfcb40_0_0, LS_0x600001dfcb40_0_4, LS_0x600001dfcb40_0_8, LS_0x600001dfcb40_0_12;
LS_0x600001dfcb40_1_4 .concat [ 4 0 0 0], LS_0x600001dfcb40_0_16;
L_0x600001dfcb40 .concat [ 16 4 0 0], LS_0x600001dfcb40_1_0, LS_0x600001dfcb40_1_4;
L_0x600001dfcaa0 .concat [ 12 20 0 0], L_0x600001dfd2c0, L_0x600001dfcb40;
L_0x600001dfca00 .cmp/eq 7, L_0x600001dfd360, L_0x1280400e8;
L_0x600001dfc960 .part L_0x600001dfd0e0, 11, 1;
LS_0x600001dfc8c0_0_0 .concat [ 1 1 1 1], L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960;
LS_0x600001dfc8c0_0_4 .concat [ 1 1 1 1], L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960;
LS_0x600001dfc8c0_0_8 .concat [ 1 1 1 1], L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960;
LS_0x600001dfc8c0_0_12 .concat [ 1 1 1 1], L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960;
LS_0x600001dfc8c0_0_16 .concat [ 1 1 1 1], L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960, L_0x600001dfc960;
LS_0x600001dfc8c0_1_0 .concat [ 4 4 4 4], LS_0x600001dfc8c0_0_0, LS_0x600001dfc8c0_0_4, LS_0x600001dfc8c0_0_8, LS_0x600001dfc8c0_0_12;
LS_0x600001dfc8c0_1_4 .concat [ 4 0 0 0], LS_0x600001dfc8c0_0_16;
L_0x600001dfc8c0 .concat [ 16 4 0 0], LS_0x600001dfc8c0_1_0, LS_0x600001dfc8c0_1_4;
L_0x600001dfc820 .concat [ 12 20 0 0], L_0x600001dfd0e0, L_0x600001dfc8c0;
L_0x600001dfc6e0 .cmp/eq 7, L_0x600001dfd360, L_0x128040130;
L_0x600001dfc640 .part L_0x600001dfcdc0, 12, 1;
LS_0x600001dfc780_0_0 .concat [ 1 1 1 1], L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640;
LS_0x600001dfc780_0_4 .concat [ 1 1 1 1], L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640;
LS_0x600001dfc780_0_8 .concat [ 1 1 1 1], L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640;
LS_0x600001dfc780_0_12 .concat [ 1 1 1 1], L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640;
LS_0x600001dfc780_0_16 .concat [ 1 1 1 0], L_0x600001dfc640, L_0x600001dfc640, L_0x600001dfc640;
LS_0x600001dfc780_1_0 .concat [ 4 4 4 4], LS_0x600001dfc780_0_0, LS_0x600001dfc780_0_4, LS_0x600001dfc780_0_8, LS_0x600001dfc780_0_12;
LS_0x600001dfc780_1_4 .concat [ 3 0 0 0], LS_0x600001dfc780_0_16;
L_0x600001dfc780 .concat [ 16 3 0 0], LS_0x600001dfc780_1_0, LS_0x600001dfc780_1_4;
L_0x600001dfc500 .concat [ 13 19 0 0], L_0x600001dfcdc0, L_0x600001dfc780;
L_0x600001dfc460 .functor MUXZ 32, L_0x128040178, L_0x600001dfc500, L_0x600001dfc6e0, C4<>;
L_0x600001dfc3c0 .functor MUXZ 32, L_0x600001dfc460, L_0x600001dfc820, L_0x600001dfca00, C4<>;
L_0x600001dfc320 .functor MUXZ 32, L_0x600001dfc3c0, L_0x600001dfcaa0, L_0x6000007fcf50, C4<>;
S_0x135822740 .scope module, "registradores" "register_file" 3 38, 8 1 0, S_0x13581f910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 5 "endereco_fonte1";
    .port_info 3 /INPUT 5 "endereco_fonte2";
    .port_info 4 /INPUT 5 "endereco_destino";
    .port_info 5 /INPUT 32 "dado_escrita";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 32 "dado_fonte1";
    .port_info 8 /OUTPUT 32 "dado_fonte2";
L_0x6000007fcee0 .functor BUFZ 32, L_0x600001dfe8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000007fce70 .functor BUFZ 32, L_0x600001dfe9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1280401c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001eeb450_0 .net/2u *"_ivl_31", 31 0, L_0x1280401c0;  1 drivers
v0x600001eeb4e0_0 .net *"_ivl_33", 31 0, L_0x600001dfe760;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eeb570_0 .net/2u *"_ivl_35", 31 0, L_0x128040208;  1 drivers
v0x600001eeb600_0 .net *"_ivl_44", 31 0, L_0x600001dfe8a0;  1 drivers
v0x600001eeb690_0 .net *"_ivl_46", 6 0, L_0x600001dfe940;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eeb720_0 .net *"_ivl_49", 1 0, L_0x1280402e0;  1 drivers
v0x600001eeb7b0_0 .net *"_ivl_52", 31 0, L_0x600001dfe9e0;  1 drivers
v0x600001eeb840_0 .net *"_ivl_54", 6 0, L_0x600001dfea80;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001eeb8d0_0 .net *"_ivl_57", 1 0, L_0x128040328;  1 drivers
v0x600001eeb960_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001eeb9f0_0 .net "dado_escrita", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001eeba80_0 .net "dado_fonte1", 31 0, L_0x6000007fcee0;  alias, 1 drivers
v0x600001eebb10_0 .net "dado_fonte2", 31 0, L_0x6000007fce70;  alias, 1 drivers
v0x600001eebba0_0 .net "endereco_destino", 4 0, v0x600001eee640_0;  alias, 1 drivers
v0x600001eebc30_0 .net "endereco_fonte1", 4 0, L_0x600001dffa20;  alias, 1 drivers
v0x600001eebcc0_0 .net "endereco_fonte2", 4 0, L_0x600001dffac0;  alias, 1 drivers
v0x600001eebd50_0 .net "habilita_escrita", 0 0, v0x600001eee910_0;  alias, 1 drivers
v0x600001eebde0_0 .net "habilitacao_escrita", 31 0, L_0x600001dfe800;  1 drivers
v0x600001eebe70_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
v0x600001eebf00 .array "saidas", 0 31;
v0x600001eebf00_0 .net v0x600001eebf00 0, 31 0, v0x600001eeb2a0_0; 1 drivers
v0x600001eebf00_1 .net v0x600001eebf00 1, 31 0, v0x600001ef5b00_0; 1 drivers
v0x600001eebf00_2 .net v0x600001eebf00 2, 31 0, v0x600001ef5dd0_0; 1 drivers
v0x600001eebf00_3 .net v0x600001eebf00 3, 31 0, v0x600001ef60a0_0; 1 drivers
v0x600001eebf00_4 .net v0x600001eebf00 4, 31 0, v0x600001ef6370_0; 1 drivers
v0x600001eebf00_5 .net v0x600001eebf00 5, 31 0, v0x600001ef6640_0; 1 drivers
v0x600001eebf00_6 .net v0x600001eebf00 6, 31 0, v0x600001ef6910_0; 1 drivers
v0x600001eebf00_7 .net v0x600001eebf00 7, 31 0, v0x600001ef6be0_0; 1 drivers
v0x600001eebf00_8 .net v0x600001eebf00 8, 31 0, v0x600001ef6eb0_0; 1 drivers
v0x600001eebf00_9 .net v0x600001eebf00 9, 31 0, v0x600001ef7180_0; 1 drivers
v0x600001eebf00_10 .net v0x600001eebf00 10, 31 0, v0x600001ef7450_0; 1 drivers
v0x600001eebf00_11 .net v0x600001eebf00 11, 31 0, v0x600001ef7720_0; 1 drivers
v0x600001eebf00_12 .net v0x600001eebf00 12, 31 0, v0x600001ef79f0_0; 1 drivers
v0x600001eebf00_13 .net v0x600001eebf00 13, 31 0, v0x600001ef7cc0_0; 1 drivers
v0x600001eebf00_14 .net v0x600001eebf00 14, 31 0, v0x600001ee8000_0; 1 drivers
v0x600001eebf00_15 .net v0x600001eebf00 15, 31 0, v0x600001ee82d0_0; 1 drivers
v0x600001eebf00_16 .net v0x600001eebf00 16, 31 0, v0x600001ee85a0_0; 1 drivers
v0x600001eebf00_17 .net v0x600001eebf00 17, 31 0, v0x600001ee8870_0; 1 drivers
v0x600001eebf00_18 .net v0x600001eebf00 18, 31 0, v0x600001ee8b40_0; 1 drivers
v0x600001eebf00_19 .net v0x600001eebf00 19, 31 0, v0x600001ee8e10_0; 1 drivers
v0x600001eebf00_20 .net v0x600001eebf00 20, 31 0, v0x600001ee90e0_0; 1 drivers
v0x600001eebf00_21 .net v0x600001eebf00 21, 31 0, v0x600001ee93b0_0; 1 drivers
v0x600001eebf00_22 .net v0x600001eebf00 22, 31 0, v0x600001ee9680_0; 1 drivers
v0x600001eebf00_23 .net v0x600001eebf00 23, 31 0, v0x600001ee9950_0; 1 drivers
v0x600001eebf00_24 .net v0x600001eebf00 24, 31 0, v0x600001ee9c20_0; 1 drivers
v0x600001eebf00_25 .net v0x600001eebf00 25, 31 0, v0x600001ee9ef0_0; 1 drivers
v0x600001eebf00_26 .net v0x600001eebf00 26, 31 0, v0x600001eea1c0_0; 1 drivers
v0x600001eebf00_27 .net v0x600001eebf00 27, 31 0, v0x600001eea490_0; 1 drivers
v0x600001eebf00_28 .net v0x600001eebf00 28, 31 0, v0x600001eea760_0; 1 drivers
v0x600001eebf00_29 .net v0x600001eebf00 29, 31 0, v0x600001eeaa30_0; 1 drivers
v0x600001eebf00_30 .net v0x600001eebf00 30, 31 0, v0x600001eead00_0; 1 drivers
v0x600001eebf00_31 .net v0x600001eebf00 31, 31 0, v0x600001eeafd0_0; 1 drivers
L_0x600001dfc280 .part L_0x600001dfe800, 1, 1;
L_0x600001dfc1e0 .part L_0x600001dfe800, 2, 1;
L_0x600001dfc140 .part L_0x600001dfe800, 3, 1;
L_0x600001dfc0a0 .part L_0x600001dfe800, 4, 1;
L_0x600001dfd720 .part L_0x600001dfe800, 5, 1;
L_0x600001dfd7c0 .part L_0x600001dfe800, 6, 1;
L_0x600001dfd4a0 .part L_0x600001dfe800, 7, 1;
L_0x600001dfd860 .part L_0x600001dfe800, 8, 1;
L_0x600001dfd900 .part L_0x600001dfe800, 9, 1;
L_0x600001dfd9a0 .part L_0x600001dfe800, 10, 1;
L_0x600001dfda40 .part L_0x600001dfe800, 11, 1;
L_0x600001dfdae0 .part L_0x600001dfe800, 12, 1;
L_0x600001dfdb80 .part L_0x600001dfe800, 13, 1;
L_0x600001dfdc20 .part L_0x600001dfe800, 14, 1;
L_0x600001dfdcc0 .part L_0x600001dfe800, 15, 1;
L_0x600001dfdd60 .part L_0x600001dfe800, 16, 1;
L_0x600001dfde00 .part L_0x600001dfe800, 17, 1;
L_0x600001dfdea0 .part L_0x600001dfe800, 18, 1;
L_0x600001dfdf40 .part L_0x600001dfe800, 19, 1;
L_0x600001dfe080 .part L_0x600001dfe800, 20, 1;
L_0x600001dfe120 .part L_0x600001dfe800, 21, 1;
L_0x600001dfdfe0 .part L_0x600001dfe800, 22, 1;
L_0x600001dfe1c0 .part L_0x600001dfe800, 23, 1;
L_0x600001dfe260 .part L_0x600001dfe800, 24, 1;
L_0x600001dfe300 .part L_0x600001dfe800, 25, 1;
L_0x600001dfe3a0 .part L_0x600001dfe800, 26, 1;
L_0x600001dfe440 .part L_0x600001dfe800, 27, 1;
L_0x600001dfe4e0 .part L_0x600001dfe800, 28, 1;
L_0x600001dfe580 .part L_0x600001dfe800, 29, 1;
L_0x600001dfe620 .part L_0x600001dfe800, 30, 1;
L_0x600001dfe6c0 .part L_0x600001dfe800, 31, 1;
L_0x600001dfe760 .shift/l 32, L_0x1280401c0, v0x600001eee640_0;
L_0x600001dfe800 .functor MUXZ 32, L_0x128040208, L_0x600001dfe760, v0x600001eee910_0, C4<>;
L_0x600001dfe8a0 .array/port v0x600001eebf00, L_0x600001dfe940;
L_0x600001dfe940 .concat [ 5 2 0 0], L_0x600001dffa20, L_0x1280402e0;
L_0x600001dfe9e0 .array/port v0x600001eebf00, L_0x600001dfea80;
L_0x600001dfea80 .concat [ 5 2 0 0], L_0x600001dffac0, L_0x128040328;
S_0x1358228b0 .scope generate, "registradores[1]" "registradores[1]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ecac0 .param/l "idx" 1 8 33, +C4<01>;
S_0x135822a20 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x1358228b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef59e0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef5a70_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef5b00_0 .var "dado_saida", 31 0;
v0x600001ef5b90_0 .net "habilita_escrita", 0 0, L_0x600001dfc280;  1 drivers
v0x600001ef5c20_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
E_0x6000039ecb40 .event posedge, v0x600001ef1950_0;
S_0x135822b90 .scope generate, "registradores[2]" "registradores[2]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ecbc0 .param/l "idx" 1 8 33, +C4<010>;
S_0x135822d00 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135822b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef5cb0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef5d40_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef5dd0_0 .var "dado_saida", 31 0;
v0x600001ef5e60_0 .net "habilita_escrita", 0 0, L_0x600001dfc1e0;  1 drivers
v0x600001ef5ef0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135822e70 .scope generate, "registradores[3]" "registradores[3]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039eca00 .param/l "idx" 1 8 33, +C4<011>;
S_0x135822fe0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135822e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef5f80_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef6010_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef60a0_0 .var "dado_saida", 31 0;
v0x600001ef6130_0 .net "habilita_escrita", 0 0, L_0x600001dfc140;  1 drivers
v0x600001ef61c0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135823150 .scope generate, "registradores[4]" "registradores[4]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ecd00 .param/l "idx" 1 8 33, +C4<0100>;
S_0x1358232c0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135823150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef6250_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef62e0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef6370_0 .var "dado_saida", 31 0;
v0x600001ef6400_0 .net "habilita_escrita", 0 0, L_0x600001dfc0a0;  1 drivers
v0x600001ef6490_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135823430 .scope generate, "registradores[5]" "registradores[5]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ece00 .param/l "idx" 1 8 33, +C4<0101>;
S_0x1358235a0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135823430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef6520_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef65b0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef6640_0 .var "dado_saida", 31 0;
v0x600001ef66d0_0 .net "habilita_escrita", 0 0, L_0x600001dfd720;  1 drivers
v0x600001ef6760_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135823710 .scope generate, "registradores[6]" "registradores[6]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ece80 .param/l "idx" 1 8 33, +C4<0110>;
S_0x135823880 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135823710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef67f0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef6880_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef6910_0 .var "dado_saida", 31 0;
v0x600001ef69a0_0 .net "habilita_escrita", 0 0, L_0x600001dfd7c0;  1 drivers
v0x600001ef6a30_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x1358239f0 .scope generate, "registradores[7]" "registradores[7]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ecf40 .param/l "idx" 1 8 33, +C4<0111>;
S_0x135823b60 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x1358239f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef6ac0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef6b50_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef6be0_0 .var "dado_saida", 31 0;
v0x600001ef6c70_0 .net "habilita_escrita", 0 0, L_0x600001dfd4a0;  1 drivers
v0x600001ef6d00_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135823cd0 .scope generate, "registradores[8]" "registradores[8]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed000 .param/l "idx" 1 8 33, +C4<01000>;
S_0x135823e40 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135823cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef6d90_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef6e20_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef6eb0_0 .var "dado_saida", 31 0;
v0x600001ef6f40_0 .net "habilita_escrita", 0 0, L_0x600001dfd860;  1 drivers
v0x600001ef6fd0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135823fb0 .scope generate, "registradores[9]" "registradores[9]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ecdc0 .param/l "idx" 1 8 33, +C4<01001>;
S_0x135824120 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135823fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef7060_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef70f0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef7180_0 .var "dado_saida", 31 0;
v0x600001ef7210_0 .net "habilita_escrita", 0 0, L_0x600001dfd900;  1 drivers
v0x600001ef72a0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135824290 .scope generate, "registradores[10]" "registradores[10]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed140 .param/l "idx" 1 8 33, +C4<01010>;
S_0x135824400 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135824290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef7330_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef73c0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef7450_0 .var "dado_saida", 31 0;
v0x600001ef74e0_0 .net "habilita_escrita", 0 0, L_0x600001dfd9a0;  1 drivers
v0x600001ef7570_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135824570 .scope generate, "registradores[11]" "registradores[11]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed200 .param/l "idx" 1 8 33, +C4<01011>;
S_0x1358246e0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135824570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef7600_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef7690_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef7720_0 .var "dado_saida", 31 0;
v0x600001ef77b0_0 .net "habilita_escrita", 0 0, L_0x600001dfda40;  1 drivers
v0x600001ef7840_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135824850 .scope generate, "registradores[12]" "registradores[12]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed2c0 .param/l "idx" 1 8 33, +C4<01100>;
S_0x1358249c0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135824850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef78d0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef7960_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef79f0_0 .var "dado_saida", 31 0;
v0x600001ef7a80_0 .net "habilita_escrita", 0 0, L_0x600001dfdae0;  1 drivers
v0x600001ef7b10_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135824b30 .scope generate, "registradores[13]" "registradores[13]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed380 .param/l "idx" 1 8 33, +C4<01101>;
S_0x135824ca0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135824b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef7ba0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef7c30_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ef7cc0_0 .var "dado_saida", 31 0;
v0x600001ef7d50_0 .net "habilita_escrita", 0 0, L_0x600001dfdb80;  1 drivers
v0x600001ef7de0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135824e10 .scope generate, "registradores[14]" "registradores[14]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed440 .param/l "idx" 1 8 33, +C4<01110>;
S_0x135824f80 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135824e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ef7e70_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ef7f00_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee8000_0 .var "dado_saida", 31 0;
v0x600001ee8090_0 .net "habilita_escrita", 0 0, L_0x600001dfdc20;  1 drivers
v0x600001ee8120_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x1358254f0 .scope generate, "registradores[15]" "registradores[15]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed500 .param/l "idx" 1 8 33, +C4<01111>;
S_0x135825660 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x1358254f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee81b0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee8240_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee82d0_0 .var "dado_saida", 31 0;
v0x600001ee8360_0 .net "habilita_escrita", 0 0, L_0x600001dfdcc0;  1 drivers
v0x600001ee83f0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x1358257d0 .scope generate, "registradores[16]" "registradores[16]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed5c0 .param/l "idx" 1 8 33, +C4<010000>;
S_0x135825940 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x1358257d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee8480_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee8510_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee85a0_0 .var "dado_saida", 31 0;
v0x600001ee8630_0 .net "habilita_escrita", 0 0, L_0x600001dfdd60;  1 drivers
v0x600001ee86c0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135825ab0 .scope generate, "registradores[17]" "registradores[17]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed680 .param/l "idx" 1 8 33, +C4<010001>;
S_0x135825c20 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135825ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee8750_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee87e0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee8870_0 .var "dado_saida", 31 0;
v0x600001ee8900_0 .net "habilita_escrita", 0 0, L_0x600001dfde00;  1 drivers
v0x600001ee8990_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135825f90 .scope generate, "registradores[18]" "registradores[18]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed740 .param/l "idx" 1 8 33, +C4<010010>;
S_0x135826100 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135825f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee8a20_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee8ab0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee8b40_0 .var "dado_saida", 31 0;
v0x600001ee8bd0_0 .net "habilita_escrita", 0 0, L_0x600001dfdea0;  1 drivers
v0x600001ee8c60_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135826270 .scope generate, "registradores[19]" "registradores[19]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed800 .param/l "idx" 1 8 33, +C4<010011>;
S_0x1358263e0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135826270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee8cf0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee8d80_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee8e10_0 .var "dado_saida", 31 0;
v0x600001ee8ea0_0 .net "habilita_escrita", 0 0, L_0x600001dfdf40;  1 drivers
v0x600001ee8f30_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135826550 .scope generate, "registradores[20]" "registradores[20]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed8c0 .param/l "idx" 1 8 33, +C4<010100>;
S_0x1358266c0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135826550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee8fc0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee9050_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee90e0_0 .var "dado_saida", 31 0;
v0x600001ee9170_0 .net "habilita_escrita", 0 0, L_0x600001dfe080;  1 drivers
v0x600001ee9200_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135826830 .scope generate, "registradores[21]" "registradores[21]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ed980 .param/l "idx" 1 8 33, +C4<010101>;
S_0x13582e540 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x135826830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee9290_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee9320_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee93b0_0 .var "dado_saida", 31 0;
v0x600001ee9440_0 .net "habilita_escrita", 0 0, L_0x600001dfe120;  1 drivers
v0x600001ee94d0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582e6b0 .scope generate, "registradores[22]" "registradores[22]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039eda40 .param/l "idx" 1 8 33, +C4<010110>;
S_0x13582e820 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee9560_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee95f0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee9680_0 .var "dado_saida", 31 0;
v0x600001ee9710_0 .net "habilita_escrita", 0 0, L_0x600001dfdfe0;  1 drivers
v0x600001ee97a0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582e990 .scope generate, "registradores[23]" "registradores[23]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039edb00 .param/l "idx" 1 8 33, +C4<010111>;
S_0x13582eb00 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582e990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee9830_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee98c0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee9950_0 .var "dado_saida", 31 0;
v0x600001ee99e0_0 .net "habilita_escrita", 0 0, L_0x600001dfe1c0;  1 drivers
v0x600001ee9a70_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582ec70 .scope generate, "registradores[24]" "registradores[24]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039edbc0 .param/l "idx" 1 8 33, +C4<011000>;
S_0x13582ede0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee9b00_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee9b90_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee9c20_0 .var "dado_saida", 31 0;
v0x600001ee9cb0_0 .net "habilita_escrita", 0 0, L_0x600001dfe260;  1 drivers
v0x600001ee9d40_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582ef50 .scope generate, "registradores[25]" "registradores[25]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039edc80 .param/l "idx" 1 8 33, +C4<011001>;
S_0x13582f0c0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001ee9dd0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001ee9e60_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001ee9ef0_0 .var "dado_saida", 31 0;
v0x600001ee9f80_0 .net "habilita_escrita", 0 0, L_0x600001dfe300;  1 drivers
v0x600001eea010_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582f230 .scope generate, "registradores[26]" "registradores[26]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039edd40 .param/l "idx" 1 8 33, +C4<011010>;
S_0x13582f3a0 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582f230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001eea0a0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001eea130_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001eea1c0_0 .var "dado_saida", 31 0;
v0x600001eea250_0 .net "habilita_escrita", 0 0, L_0x600001dfe3a0;  1 drivers
v0x600001eea2e0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582f510 .scope generate, "registradores[27]" "registradores[27]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ede00 .param/l "idx" 1 8 33, +C4<011011>;
S_0x13582f680 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582f510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001eea370_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001eea400_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001eea490_0 .var "dado_saida", 31 0;
v0x600001eea520_0 .net "habilita_escrita", 0 0, L_0x600001dfe440;  1 drivers
v0x600001eea5b0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582f7f0 .scope generate, "registradores[28]" "registradores[28]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039edec0 .param/l "idx" 1 8 33, +C4<011100>;
S_0x13582f960 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001eea640_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001eea6d0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001eea760_0 .var "dado_saida", 31 0;
v0x600001eea7f0_0 .net "habilita_escrita", 0 0, L_0x600001dfe4e0;  1 drivers
v0x600001eea880_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582fad0 .scope generate, "registradores[29]" "registradores[29]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039edf80 .param/l "idx" 1 8 33, +C4<011101>;
S_0x13582fc40 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001eea910_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001eea9a0_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001eeaa30_0 .var "dado_saida", 31 0;
v0x600001eeaac0_0 .net "habilita_escrita", 0 0, L_0x600001dfe580;  1 drivers
v0x600001eeab50_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x13582fdb0 .scope generate, "registradores[30]" "registradores[30]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ee040 .param/l "idx" 1 8 33, +C4<011110>;
S_0x13582ff20 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x13582fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001eeabe0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001eeac70_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001eead00_0 .var "dado_saida", 31 0;
v0x600001eead90_0 .net "habilita_escrita", 0 0, L_0x600001dfe620;  1 drivers
v0x600001eeae20_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x1358250f0 .scope generate, "registradores[31]" "registradores[31]" 8 33, 8 33 0, S_0x135822740;
 .timescale 0 0;
P_0x6000039ee100 .param/l "idx" 1 8 33, +C4<011111>;
S_0x135825260 .scope module, "registrador_instanciado" "registrador" 8 34, 9 1 0, S_0x1358250f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001eeaeb0_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
v0x600001eeaf40_0 .net "dado_entrada", 31 0, v0x600001eedc20_0;  alias, 1 drivers
v0x600001eeafd0_0 .var "dado_saida", 31 0;
v0x600001eeb060_0 .net "habilita_escrita", 0 0, L_0x600001dfe6c0;  1 drivers
v0x600001eeb0f0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
S_0x135830090 .scope module, "x0" "registrador" 8 22, 9 1 0, S_0x135822740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "habilita_escrita";
    .port_info 2 /INPUT 32 "dado_entrada";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "dado_saida";
v0x600001eeb180_0 .net "clk", 0 0, v0x600001eede60_0;  alias, 1 drivers
L_0x128040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001eeb210_0 .net "dado_entrada", 31 0, L_0x128040298;  1 drivers
v0x600001eeb2a0_0 .var "dado_saida", 31 0;
L_0x128040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001eeb330_0 .net "habilita_escrita", 0 0, L_0x128040250;  1 drivers
v0x600001eeb3c0_0 .net "reset", 0 0, v0x600001eee760_0;  alias, 1 drivers
    .scope S_0x135822a20;
T_0 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef5b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001ef5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x600001ef5a70_0;
    %assign/vec4 v0x600001ef5b00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x135822d00;
T_1 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef5ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef5dd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001ef5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600001ef5d40_0;
    %assign/vec4 v0x600001ef5dd0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x135822fe0;
T_2 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef60a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001ef6130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001ef6010_0;
    %assign/vec4 v0x600001ef60a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1358232c0;
T_3 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef6370_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001ef6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600001ef62e0_0;
    %assign/vec4 v0x600001ef6370_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1358235a0;
T_4 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef6760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef6640_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001ef66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600001ef65b0_0;
    %assign/vec4 v0x600001ef6640_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x135823880;
T_5 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef6910_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001ef69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600001ef6880_0;
    %assign/vec4 v0x600001ef6910_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x135823b60;
T_6 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef6be0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001ef6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600001ef6b50_0;
    %assign/vec4 v0x600001ef6be0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x135823e40;
T_7 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef6eb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001ef6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600001ef6e20_0;
    %assign/vec4 v0x600001ef6eb0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x135824120;
T_8 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef7180_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001ef7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001ef70f0_0;
    %assign/vec4 v0x600001ef7180_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x135824400;
T_9 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef7570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef7450_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001ef74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001ef73c0_0;
    %assign/vec4 v0x600001ef7450_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1358246e0;
T_10 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef7720_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001ef77b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001ef7690_0;
    %assign/vec4 v0x600001ef7720_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1358249c0;
T_11 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef7b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef79f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001ef7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001ef7960_0;
    %assign/vec4 v0x600001ef79f0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x135824ca0;
T_12 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ef7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef7cc0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001ef7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001ef7c30_0;
    %assign/vec4 v0x600001ef7cc0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x135824f80;
T_13 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee8000_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600001ee8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001ef7f00_0;
    %assign/vec4 v0x600001ee8000_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135825660;
T_14 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee82d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001ee8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001ee8240_0;
    %assign/vec4 v0x600001ee82d0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x135825940;
T_15 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee85a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001ee8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001ee8510_0;
    %assign/vec4 v0x600001ee85a0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x135825c20;
T_16 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee8990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee8870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001ee8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001ee87e0_0;
    %assign/vec4 v0x600001ee8870_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x135826100;
T_17 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee8c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee8b40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001ee8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001ee8ab0_0;
    %assign/vec4 v0x600001ee8b40_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1358263e0;
T_18 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee8f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee8e10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001ee8ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600001ee8d80_0;
    %assign/vec4 v0x600001ee8e10_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1358266c0;
T_19 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee90e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001ee9170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001ee9050_0;
    %assign/vec4 v0x600001ee90e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13582e540;
T_20 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee93b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001ee9440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001ee9320_0;
    %assign/vec4 v0x600001ee93b0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13582e820;
T_21 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee97a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee9680_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001ee9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001ee95f0_0;
    %assign/vec4 v0x600001ee9680_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13582eb00;
T_22 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee9950_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001ee99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001ee98c0_0;
    %assign/vec4 v0x600001ee9950_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13582ede0;
T_23 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001ee9d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee9c20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001ee9cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001ee9b90_0;
    %assign/vec4 v0x600001ee9c20_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13582f0c0;
T_24 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eea010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ee9ef0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001ee9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600001ee9e60_0;
    %assign/vec4 v0x600001ee9ef0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13582f3a0;
T_25 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eea2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eea1c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001eea250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600001eea130_0;
    %assign/vec4 v0x600001eea1c0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13582f680;
T_26 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eea5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eea490_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001eea520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x600001eea400_0;
    %assign/vec4 v0x600001eea490_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13582f960;
T_27 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eea880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eea760_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001eea7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x600001eea6d0_0;
    %assign/vec4 v0x600001eea760_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13582fc40;
T_28 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eeab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eeaa30_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600001eeaac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x600001eea9a0_0;
    %assign/vec4 v0x600001eeaa30_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x13582ff20;
T_29 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eeae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eead00_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600001eead90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x600001eeac70_0;
    %assign/vec4 v0x600001eead00_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x135825260;
T_30 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eeb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eeafd0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600001eeb060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x600001eeaf40_0;
    %assign/vec4 v0x600001eeafd0_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x135830090;
T_31 ;
    %wait E_0x6000039ecb40;
    %load/vec4 v0x600001eeb3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001eeb2a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600001eeb330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x600001eeb210_0;
    %assign/vec4 v0x600001eeb2a0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x13582e0b0;
T_32 ;
    %wait E_0x6000039ec9c0;
    %load/vec4 v0x600001ef3690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ef3600_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600001ef3450_0;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_32.2, 8;
    %load/vec4 v0x600001ef3570_0;
    %cmpi/e 99, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_32.3, 4;
    %load/vec4 v0x600001ef3210_0;
    %nor/r;
    %and;
T_32.3;
    %inv;
    %and;
T_32.2;
    %store/vec4 v0x600001ef3600_0, 0, 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13582e0b0;
T_33 ;
    %wait E_0x6000039ec980;
    %load/vec4 v0x600001ef3690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ef34e0_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600001ef3450_0;
    %inv;
    %store/vec4 v0x600001ef34e0_0, 0, 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13582e0b0;
T_34 ;
    %wait E_0x6000039ec980;
    %load/vec4 v0x600001ef3690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001ef3840_0, 0, 1;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x600001ef3450_0;
    %store/vec4 v0x600001ef3840_0, 0, 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13582df40;
T_35 ;
    %wait E_0x6000039ec840;
    %load/vec4 v0x600001ef1cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef17a0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x600001ef1b90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef17a0_0, 0;
    %jmp T_35.7;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1830_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001ef17a0_0, 0;
    %jmp T_35.7;
T_35.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef1a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef1c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef1830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef17a0_0, 0;
    %jmp T_35.7;
T_35.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef19e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef1b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef18c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef1830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef17a0_0, 0;
    %jmp T_35.7;
T_35.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef19e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001ef18c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef1830_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001ef17a0_0, 0;
    %jmp T_35.7;
T_35.7 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x13582c590;
T_36 ;
    %wait E_0x6000039ec840;
    %load/vec4 v0x600001ef43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef4360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef4120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef3ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001ef3a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001ef3960_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ef4510_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ef4630_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001ef4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001ef3d50_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x600001ef3f00_0;
    %assign/vec4 v0x600001ef4000_0, 0;
    %load/vec4 v0x600001ef42d0_0;
    %assign/vec4 v0x600001ef4360_0, 0;
    %load/vec4 v0x600001ef3de0_0;
    %assign/vec4 v0x600001ef3e70_0, 0;
    %load/vec4 v0x600001ef4090_0;
    %assign/vec4 v0x600001ef4120_0, 0;
    %load/vec4 v0x600001ef3b10_0;
    %assign/vec4 v0x600001ef3ba0_0, 0;
    %load/vec4 v0x600001ef39f0_0;
    %assign/vec4 v0x600001ef3a80_0, 0;
    %load/vec4 v0x600001ef38d0_0;
    %assign/vec4 v0x600001ef3960_0, 0;
    %load/vec4 v0x600001ef4480_0;
    %assign/vec4 v0x600001ef4510_0, 0;
    %load/vec4 v0x600001ef45a0_0;
    %assign/vec4 v0x600001ef4630_0, 0;
    %load/vec4 v0x600001ef41b0_0;
    %assign/vec4 v0x600001ef4240_0, 0;
    %load/vec4 v0x600001ef3cc0_0;
    %assign/vec4 v0x600001ef3d50_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x13582b160;
T_37 ;
    %delay 5, 0;
    %load/vec4 v0x600001eede60_0;
    %inv;
    %store/vec4 v0x600001eede60_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x13582b160;
T_38 ;
    %vpi_call 2 54 "$display", "Iniciando Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001eede60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001eee760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001eee910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001eee130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001eee400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001eedc20_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001eedef0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001eedf80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x600001eee640_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001eee760_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1713471616, 0, 32;
    %store/vec4 v0x600001eee130_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x600001eee400_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 72 "$display", "Teste Tipo R:" {0 0 0};
    %vpi_call 2 73 "$display", "rs1_out: %d, rs2_out: %d, rd_out: %d, pc_branch_value: %h", v0x600001eee7f0_0, v0x600001eee880_0, v0x600001eee5b0_0, v0x600001eee490_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 3323002880, 0, 32;
    %store/vec4 v0x600001eee130_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x600001eee400_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 80 "$display", "Teste Tipo SB:" {0 0 0};
    %vpi_call 2 81 "$display", "mux_sel_IF: %b, pc_branch_value: %h", v0x600001eee370_0, v0x600001eee490_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x600001eedef0_0, 0, 5;
    %pushi/vec4 101712128, 0, 32;
    %store/vec4 v0x600001eee130_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 88 "$display", "Teste Hazard de Dados:" {0 0 0};
    %vpi_call 2 89 "$display", "stall_pipeline: %b, pc_enable: %b, if_id_enable: %b", v0x600001ef3840_0, v0x600001eee520_0, v0x600001eee010_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 93 "$display", "Finalizando Testbench..." {0 0 0};
    %vpi_call 2 94 "$stop" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "ID_tb.v";
    "ID.v";
    "controle.v";
    "Hazard.v";
    "../../registradores_estagios/id_ex_register.v";
    "ImmGen.v";
    "register_file.v";
    "registrador.v";
