// Seed: 548405786
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output wor   id_2
);
  logic id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd88
) (
    input  tri1  _id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    output wor   id_4
);
  assign id_4 = {id_3, id_1, 1, 1, -1'b0};
  logic [7:0][-1 : {  id_0  ,  1  }] id_6;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_6[id_0] = -1;
  logic [7:0] id_7;
  wire id_8;
  assign id_7[1'h0] = 1;
  wire id_9;
  wire id_10;
  parameter id_11 = 1;
  assign id_7 = id_1;
  wire id_12;
endmodule
