I 000051 55 848           1672572827391 ALU_behave
(_unit VHDL(alu 0 5(alu_behave 0 14))
	(_version ve8)
	(_time 1672572827392 2023.01.01 15:03:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 11414616434740071112524a451710174216141710)
	(_ent
		(_time 1672572827366)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int opnd1 0 0 7(_ent(_in))))
		(_port(_int opnd2 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int op 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
	)
	(_model . ALU_behave 1 -1)
)
I 000056 55 1638          1672573283511 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672573283512 2023.01.01 15:11:23)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ce9ecb9bc8989fdb9c9ada949dc8cfc89dc9cbcb98)
	(_ent
		(_time 1672573283507)
	)
	(_comp
		(ALU
			(_object
				(_port(_int opnd1 0 0 14(_ent (_in))))
				(_port(_int opnd2 0 0 15(_ent (_in))))
				(_port(_int op 1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp ALU)
		(_port
			((opnd1)(opnd1))
			((opnd2)(opnd2))
			((op)(op))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int opnd1 2 0 21(_arch(_uni))))
		(_sig(_int opnd2 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int op 3 0 23(_arch(_uni))))
		(_sig(_int result 2 0 25(_arch(_uni))))
		(_cnst(_int period -2 0 29(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(770)
		(50529026)
		(33686274)
		(50463490)
		(50528771)
		(50529027)
		(33751811)
		(50463491)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 79 (alu_tb))
	(_version ve8)
	(_time 1672573283523 2023.01.01 15:11:23)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ce9fce9b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000065 55 796           1672574297251 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672574297252 2023.01.01 15:28:17)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code b4b4eee0e5e2e3a3b1b3a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1672574228981)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000065 55 1696          1672574669342 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672574669343 2023.01.01 15:34:29)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 32356a3765646525343020696634313536343b3464)
	(_ent
		(_time 1672574228981)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_dto i 15 i 0)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(0)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 1 -1)
)
I 000065 55 1696          1672574670584 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672574670585 2023.01.01 15:34:30)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 04035b02555253130206165f5002070300020d0252)
	(_ent
		(_time 1672574228981)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_dto i 15 i 0)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 1 -1)
)
I 000065 55 2092          1672574770904 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672574770905 2023.01.01 15:36:10)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code ecbbe3bfeababbfbeae2feb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1672574228981)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_dto i 15 i 0)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000065 55 2092          1672574803409 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672574803410 2023.01.01 15:36:43)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code e0e4ecb3b5b6b7f7e6eef2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1672574228981)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_dto i 15 i 0)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000065 55 2092          1672575197127 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672575197128 2023.01.01 15:43:17)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d7d3d985858180c0d1d9c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1672574228981)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_dto i 15 i 0)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000056 55 1821          1672575237172 TB_ARCHITECTURE
(_unit VHDL(instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672575237173 2023.01.01 15:43:57)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 46134b44151011514643541d1240454142404f4010)
	(_ent
		(_time 1672575202488)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int readr1 1 0 15(_ent (_out))))
				(_port(_int readr2 1 0 16(_ent (_out))))
				(_port(_int writer 1 0 17(_ent (_out))))
				(_port(_int op 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp InstructionMemory)
		(_port
			((addr)(addr))
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((op)(op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int addr 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 3 0 24(_arch(_uni))))
		(_sig(_int readr2 3 0 25(_arch(_uni))))
		(_sig(_int writer 3 0 26(_arch(_uni))))
		(_sig(_int op 3 0 27(_arch(_uni))))
		(_cnst(_int period -2 0 30(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50528770)
		(50463235)
		(33686019)
		(50529027)
		(33751555)
		(50463490)
		(50529026)
		(33751810)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 452 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 69 (instructionmemory_tb))
	(_version ve8)
	(_time 1672575340632 2023.01.01 15:45:40)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 63616f6365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory instructionmemory_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1821          1672575346890 TB_ARCHITECTURE
(_unit VHDL(instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672575346891 2023.01.01 15:45:46)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code dddcd48fdc8b8acaddd8cf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1672575202488)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int readr1 1 0 15(_ent (_out))))
				(_port(_int readr2 1 0 16(_ent (_out))))
				(_port(_int writer 1 0 17(_ent (_out))))
				(_port(_int op 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp InstructionMemory)
		(_port
			((addr)(addr))
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((op)(op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int addr 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 3 0 24(_arch(_uni))))
		(_sig(_int readr2 3 0 25(_arch(_uni))))
		(_sig(_int writer 3 0 26(_arch(_uni))))
		(_sig(_int op 3 0 27(_arch(_uni))))
		(_cnst(_int period -2 0 30(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50528770)
		(50463235)
		(33686019)
		(50529027)
		(33751555)
		(50463490)
		(50529026)
		(33751810)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 452 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 69 (instructionmemory_tb))
	(_version ve8)
	(_time 1672575346894 2023.01.01 15:45:46)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code ddddd98f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory instructionmemory_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000065 55 2071          1672583894035 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 16))
	(_version ve8)
	(_time 1672583894036 2023.01.01 18:08:14)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 21737b25757776362777337a752722262527282777)
	(_ent
		(_time 1672583894033)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int data 2 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 17(_array 3((_dto i 15 i 0)))))
		(_sig(_int mem 4 0 18(_arch(_uni(((_string \"00000000"\))((_string \"00000001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5))(_sens(6)(0))(_mon))))
			(line__39(_arch 1 0 39(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(5(d_7_6))))))
			(line__40(_arch 2 0 40(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(5(d_5_4))))))
			(line__41(_arch 3 0 41(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(5(d_3_2))))))
			(line__42(_arch 4 0 42(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(5(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000050 55 452 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 71 (instructionmemory_tb))
	(_version ve8)
	(_time 1672583963271 2023.01.01 18:09:23)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 94c6c19b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory instructionmemory_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2092          1672583991769 TB_ARCHITECTURE
(_unit VHDL(instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672583991770 2023.01.01 18:09:51)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code e8ebe8bbb5bebfffe8eafab3bceeebefeceee1eebe)
	(_ent
		(_time 1672575202488)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int readr1 1 0 15(_ent (_out))))
				(_port(_int readr2 1 0 16(_ent (_out))))
				(_port(_int writer 1 0 17(_ent (_out))))
				(_port(_int op 1 0 18(_ent (_out))))
				(_port(_int data 2 0 19(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 37(_comp InstructionMemory)
		(_port
			((addr)(addr))
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((op)(op))
			((data)(data))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int addr 3 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 26(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 5 0 26(_arch(_uni))))
		(_sig(_int readr2 5 0 27(_arch(_uni))))
		(_sig(_int writer 5 0 28(_arch(_uni))))
		(_sig(_int op 5 0 29(_arch(_uni))))
		(_cnst(_int period -2 0 32(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50528770)
		(50463235)
		(33686019)
		(50529027)
		(33751555)
		(50463490)
		(50529026)
		(33751810)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 452 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 72 (instructionmemory_tb))
	(_version ve8)
	(_time 1672583991777 2023.01.01 18:09:51)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code f7f5faa7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory instructionmemory_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000065 55 2070          1672584298006 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 16))
	(_version ve8)
	(_time 1672584298007 2023.01.01 18:14:58)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 22242d2675747535247430797624212526242b2474)
	(_ent
		(_time 1672583894032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12(_array -1((_dto i 7 i 0)))))
		(_port(_int data 2 0 12(_ent(_inout))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 17(_array 3((_to i 0 i 15)))))
		(_sig(_int mem 4 0 18(_arch(_uni(((_string \"00000000"\))((_string \"00000001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(5))(_sens(6)(0))(_mon))))
			(line__39(_arch 1 0 39(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(5(d_7_6))))))
			(line__40(_arch 2 0 40(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(5(d_5_4))))))
			(line__41(_arch 3 0 41(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(5(d_3_2))))))
			(line__42(_arch 4 0 42(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(5(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000065 55 2091          1672584384988 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672584384989 2023.01.01 18:16:24)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code eae9eab9eebcbdfdece4f8b1beece9edeeece3ecbc)
	(_ent
		(_time 1672584384986)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000056 55 1821          1672584450674 TB_ARCHITECTURE
(_unit VHDL(instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672584450675 2023.01.01 18:17:30)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 8281da8cd5d4d595828790d9d684818586848b84d4)
	(_ent
		(_time 1672575202488)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int readr1 1 0 15(_ent (_out))))
				(_port(_int readr2 1 0 16(_ent (_out))))
				(_port(_int writer 1 0 17(_ent (_out))))
				(_port(_int op 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp InstructionMemory)
		(_port
			((addr)(addr))
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((op)(op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int addr 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 3 0 24(_arch(_uni))))
		(_sig(_int readr2 3 0 25(_arch(_uni))))
		(_sig(_int writer 3 0 26(_arch(_uni))))
		(_sig(_int op 3 0 27(_arch(_uni))))
		(_cnst(_int period -2 0 30(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50528770)
		(50463235)
		(33686019)
		(50529027)
		(33751555)
		(50463490)
		(50529026)
		(33751810)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000050 55 452 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 69 (instructionmemory_tb))
	(_version ve8)
	(_time 1672584450678 2023.01.01 18:17:30)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 8280d78c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory instructionmemory_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000065 55 2091          1672584464105 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672584464106 2023.01.01 18:17:44)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code fff1a3affca9a8e8f9f1eda4abf9fcf8fbf9f6f9a9)
	(_ent
		(_time 1672584384985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000051 55 848           1672654262458 ALU_behave
(_unit VHDL(alu 0 5(alu_behave 0 14))
	(_version ve8)
	(_time 1672654262459 2023.01.02 13:41:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4a484a48481c1b5c4a4909111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1672572827365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int opnd1 0 0 7(_ent(_in))))
		(_port(_int opnd2 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int op 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
	)
	(_model . ALU_behave 1 -1)
)
I 000065 55 2091          1672654264355 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672654264356 2023.01.02 13:41:04)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code bcbebde8baeaebabbab2aee7e8babfbbb8bab5baea)
	(_ent
		(_time 1672584384985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000050 55 762           1672654797496 PC_behave
(_unit VHDL(pc 0 5(pc_behave 0 13))
	(_version ve8)
	(_time 1672654797497 2023.01.02 13:49:57)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 50510253530604465253400a025750565357505653)
	(_ent
		(_time 1672654787944)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . PC_behave 1 -1)
)
I 000056 55 1461          1672656144488 TB_ARCHITECTURE
(_unit VHDL(pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672656144489 2023.01.02 14:12:24)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code e9b8e1bae3bdebfee8ebfbb2b8efeaecbfeeedefeb)
	(_ent
		(_time 1672655770340)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int output 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp PC)
		(_port
			((input)(input))
			((clk)(clk))
			((output)(output))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int input 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int output 1 0 23(_arch(_uni))))
		(_cnst(_int hfperiod -2 0 26(_arch((ns 4627730092099895296)))))
		(_sig(_int clock -1 0 27(_arch(_uni((i 3))))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_wait_for)(_trgt(3)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33686274)
		(33751810)
		(50463490)
		(33686018)
		(33686275)
		(50528770)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000035 55 377 0 testbench_for_pc
(_configuration VHDL (testbench_for_pc 0 87 (pc_tb))
	(_version ve8)
	(_time 1672657375499 2023.01.02 14:32:55)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 91c5949e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC pc_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1461          1672657382261 TB_ARCHITECTURE
(_unit VHDL(pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672657382262 2023.01.02 14:33:02)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code feadacaea8aafce9fffceca5aff8fdfba8f9faf8fc)
	(_ent
		(_time 1672655770340)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int output 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp PC)
		(_port
			((input)(input))
			((clk)(clk))
			((output)(output))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int input 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int output 1 0 23(_arch(_uni))))
		(_cnst(_int hfperiod -2 0 26(_arch((ns 4627730092099895296)))))
		(_sig(_int clock -1 0 27(_arch(_uni((i 3))))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_wait_for)(_trgt(3)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33686274)
		(33751810)
		(50463490)
		(33686018)
		(33686275)
		(50528770)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000035 55 377 0 testbench_for_pc
(_configuration VHDL (testbench_for_pc 0 87 (pc_tb))
	(_version ve8)
	(_time 1672657382265 2023.01.02 14:33:02)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 0e5d59085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC pc_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1474          1672657475051 TB_ARCHITECTURE
(_unit VHDL(pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672657475052 2023.01.02 14:34:35)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 6c6f6a6c3c386e7b6d6f7e373d6a6f693a6b686a6e)
	(_ent
		(_time 1672655770340)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int output 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp PC)
		(_port
			((input)(input))
			((clk)(clk))
			((output)(output))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int input 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int output 1 0 23(_arch(_uni))))
		(_cnst(_int hfperiod -2 0 26(_arch((ns 4627730092099895296)))))
		(_sig(_int clock -1 0 27(_arch(_uni((i 3))))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_wait_for)(_trgt(3)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)(1))(_read(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33686274)
		(33751810)
		(50463490)
		(33686018)
		(33686275)
		(50528770)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000035 55 377 0 testbench_for_pc
(_configuration VHDL (testbench_for_pc 0 88 (pc_tb))
	(_version ve8)
	(_time 1672657475060 2023.01.02 14:34:35)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 7b78797a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC pc_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1411          1672657554324 TB_ARCHITECTURE
(_unit VHDL(pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672657554325 2023.01.02 14:35:54)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 1d1d4e1a4a491f0a1c180f464c1b1e184b1a191b1f)
	(_ent
		(_time 1672655770340)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int output 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp PC)
		(_port
			((input)(input))
			((clk)(clk))
			((output)(output))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int input 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int output 1 0 23(_arch(_uni))))
		(_cnst(_int hfperiod -2 0 26(_arch((ns 4627730092099895296)))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__46(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33686274)
		(33751810)
		(50463490)
		(33686018)
		(33686275)
		(50528770)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000035 55 377 0 testbench_for_pc
(_configuration VHDL (testbench_for_pc 0 86 (pc_tb))
	(_version ve8)
	(_time 1672657554331 2023.01.02 14:35:54)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 2d2d7a297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC pc_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1411          1672657645127 TB_ARCHITECTURE
(_unit VHDL(pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672657645128 2023.01.02 14:37:25)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code d98a8c8bd38ddbced8dccb8288dfdadc8fdedddfdb)
	(_ent
		(_time 1672655770340)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int output 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp PC)
		(_port
			((input)(input))
			((clk)(clk))
			((output)(output))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int input 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int output 1 0 23(_arch(_uni))))
		(_cnst(_int hfperiod -2 0 26(_arch((ns 4627730092099895296)))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__46(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33686274)
		(33751810)
		(50463490)
		(33686018)
		(33686275)
		(50528770)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000035 55 377 0 testbench_for_pc
(_configuration VHDL (testbench_for_pc 0 86 (pc_tb))
	(_version ve8)
	(_time 1672657645134 2023.01.02 14:37:25)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code d98a888bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC pc_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 848           1672657971254 ALU_behave
(_unit VHDL(alu 0 5(alu_behave 0 14))
	(_version ve8)
	(_time 1672657971255 2023.01.02 14:42:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c694cf93939097d0c6c5859d92c0c7c095c1c3c0c7)
	(_ent
		(_time 1672572827365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int opnd1 0 0 7(_ent(_in))))
		(_port(_int opnd2 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int op 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
	)
	(_model . ALU_behave 1 -1)
)
I 000065 55 2091          1672657971293 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672657971294 2023.01.02 14:42:51)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code e6b4e7b5b5b0b1f1e0e8f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1672584384985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"00000000"\))((_string \"00000001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(0)(5))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000050 55 762           1672657971328 PC_behave
(_unit VHDL(pc 0 5(pc_behave 0 13))
	(_version ve8)
	(_time 1672657971329 2023.01.02 14:42:51)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 15461c12134341031716054f471215131612151316)
	(_ent
		(_time 1672654787944)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . PC_behave 1 -1)
)
V 000056 55 1638          1672657971353 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672657971354 2023.01.02 14:42:51)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 24762c20737275317670307e772225227723212172)
	(_ent
		(_time 1672573283506)
	)
	(_comp
		(ALU
			(_object
				(_port(_int opnd1 0 0 14(_ent (_in))))
				(_port(_int opnd2 0 0 15(_ent (_in))))
				(_port(_int op 1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp ALU)
		(_port
			((opnd1)(opnd1))
			((opnd2)(opnd2))
			((op)(op))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21(_array -1((_dto i 3 i 0)))))
		(_sig(_int opnd1 2 0 21(_arch(_uni))))
		(_sig(_int opnd2 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int op 3 0 23(_arch(_uni))))
		(_sig(_int result 2 0 25(_arch(_uni))))
		(_cnst(_int period -2 0 29(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(770)
		(50529026)
		(33686274)
		(50463490)
		(50528771)
		(50529027)
		(33751811)
		(50463491)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 382 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 79 (alu_tb))
	(_version ve8)
	(_time 1672657971360 2023.01.02 14:42:51)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 34673931356263233035266e6032613237323c3162)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 1821          1672657971398 TB_ARCHITECTURE
(_unit VHDL(instructionmemory_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672657971399 2023.01.02 14:42:51)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 5301535005050444535641080755505457555a5505)
	(_ent
		(_time 1672575202488)
	)
	(_comp
		(InstructionMemory
			(_object
				(_port(_int addr 0 0 14(_ent (_in))))
				(_port(_int readr1 1 0 15(_ent (_out))))
				(_port(_int readr2 1 0 16(_ent (_out))))
				(_port(_int writer 1 0 17(_ent (_out))))
				(_port(_int op 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp InstructionMemory)
		(_port
			((addr)(addr))
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((op)(op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 15(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int addr 2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 3 0 24(_arch(_uni))))
		(_sig(_int readr2 3 0 25(_arch(_uni))))
		(_sig(_int writer 3 0 26(_arch(_uni))))
		(_sig(_int op 3 0 27(_arch(_uni))))
		(_cnst(_int period -2 0 30(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
		(50528770)
		(50463235)
		(33686019)
		(50529027)
		(33751555)
		(50463490)
		(50529026)
		(33751810)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000050 55 452 0 testbench_for_instructionmemory
(_configuration VHDL (testbench_for_instructionmemory 0 69 (instructionmemory_tb))
	(_version ve8)
	(_time 1672657971408 2023.01.02 14:42:51)
	(_source(\../src/TestBench/instructionmemory_TB.vhd\))
	(_parameters tan)
	(_code 63306e6365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . InstructionMemory instructionmemory_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 1411          1672657971437 TB_ARCHITECTURE
(_unit VHDL(pc_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672657971438 2023.01.02 14:42:51)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 82d18b8c83d68095838790d9d3848187d485868480)
	(_ent
		(_time 1672655770340)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int output 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp PC)
		(_port
			((input)(input))
			((clk)(clk))
			((output)(output))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int input 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int output 1 0 23(_arch(_uni))))
		(_cnst(_int hfperiod -2 0 26(_arch((ns 4627730092099895296)))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__46(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33686274)
		(33751810)
		(50463490)
		(33686018)
		(33686275)
		(50528770)
		(50463235)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000035 55 377 0 testbench_for_pc
(_configuration VHDL (testbench_for_pc 0 86 (pc_tb))
	(_version ve8)
	(_time 1672657971447 2023.01.02 14:42:51)
	(_source(\../src/TestBench/pc_TB.vhd\))
	(_parameters tan)
	(_code 82d18f8c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC pc_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000060 55 1444          1672660447678 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672660447679 2023.01.02 15:24:07)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 4c1a4c4e1a1b1f5a474b5f17194a494b4e4a4a4a45)
	(_ent
		(_time 1672660447676)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in))))
		(_port(_int regwrite -1 0 11(_ent(_in)(_event))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0001"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000060 55 1444          1672660449020 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672660449021 2023.01.02 15:24:09)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 8cda8982dadbdf9a878b9fd7d98a898b8e8a8a8a85)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in))))
		(_port(_int regwrite -1 0 11(_ent(_in)(_event))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0001"\))((_string \"0110"\))((_string \"0111"\))((_string \"1000"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000060 55 1444          1672660475411 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672660475412 2023.01.02 15:24:35)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code a3a4f4f4a5f4f0b5a8a4b0f8f6a5a6a4a1a5a5a5aa)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in))))
		(_port(_int regwrite -1 0 11(_ent(_in)(_event))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000060 55 1444          1672660486541 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672660486542 2023.01.02 15:24:46)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 181c4b1f154f4b0e131f0b434d1e1d1f1a1e1e1e11)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in))))
		(_port(_int regwrite -1 0 11(_ent(_in)(_event))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000056 55 1963          1672660905215 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672660905216 2023.01.02 15:31:45)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 8886de8685dfdb9e84db9bd3dd8e8d8f8a8e8e8e81)
	(_ent
		(_time 1672660905213)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 96 (registerfile_tb))
	(_version ve8)
	(_time 1672660905223 2023.01.02 15:31:45)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 9799c79895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1963          1672660920032 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672660920033 2023.01.02 15:32:00)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 64376164653337726837773f31626163666262626d)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 96 (registerfile_tb))
	(_version ve8)
	(_time 1672660920036 2023.01.02 15:32:00)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 64376764653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1963          1672661005911 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672661005912 2023.01.02 15:33:25)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e7e2e3b4e5b0b4f1ebb4f4bcb2e1e2e0e5e1e1e1ee)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 96 (registerfile_tb))
	(_version ve8)
	(_time 1672661005915 2023.01.02 15:33:25)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e7e2e5b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2014          1672661214421 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672661214422 2023.01.02 15:36:54)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 5b595c580c0c084d545c48000e5d5e5c595d5d5d52)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 99 (registerfile_tb))
	(_version ve8)
	(_time 1672661214429 2023.01.02 15:36:54)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 6a686b6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2014          1672661239359 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672661239360 2023.01.02 15:37:19)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code d481d086d58387c2dbd3c78f81d2d1d3d6d2d2d2dd)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 99 (registerfile_tb))
	(_version ve8)
	(_time 1672661239363 2023.01.02 15:37:19)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code d481d686d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2014          1672661398237 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672661398238 2023.01.02 15:39:58)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 6f6a6e6f3c383c79633c7c343a696a686d69696966)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 96 (registerfile_tb))
	(_version ve8)
	(_time 1672661398244 2023.01.02 15:39:58)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 6f6a686f3c3938786b6e7d353b693a696c69676a39)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2014          1672661491915 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672661491916 2023.01.02 15:41:31)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 57595454550004415b04440c02515250555151515e)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632233691727265792)))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 96 (registerfile_tb))
	(_version ve8)
	(_time 1672661491923 2023.01.02 15:41:31)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 66686366653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2084          1672662435603 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672662435604 2023.01.02 15:57:15)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 9ecf9b91cec9cd8892c88dc5cb989b999c98989897)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632092954238910464)))))
		(_cnst(_int pulseperiod -2 0 35(_arch((ns 4607182418800017408)))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 94 (registerfile_tb))
	(_version ve8)
	(_time 1672662596411 2023.01.02 15:59:56)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code cbca9d9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2171          1672662617181 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672662617182 2023.01.02 16:00:17)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code e8bdb9bbe5bfbbfee4bdfbb3bdeeedefeaeeeeeee1)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632092954238910464)))))
		(_cnst(_int pulseperiod -2 0 35(_arch((ns 4607182418800017408)))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_alias((regwrite)(_string \"0"\)))(_trgt(4)))))
			(line__52(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 94 (registerfile_tb))
	(_version ve8)
	(_time 1672662617188 2023.01.02 16:00:17)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code f8adafa8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2084          1672662648806 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672662648807 2023.01.02 16:00:48)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 71757b70752622677d25622a247774767377777778)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632092954238910464)))))
		(_cnst(_int pulseperiod -2 0 35(_arch((ns 4607182418800017408)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 95 (registerfile_tb))
	(_version ve8)
	(_time 1672662648813 2023.01.02 16:00:48)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 71757d70752726667570632b257724777277797427)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2084          1672662663387 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672662663388 2023.01.02 16:01:03)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 63636063653430756f30703836656664616565656a)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632092954238910464)))))
		(_cnst(_int pulseperiod -2 0 35(_arch((ns 4607182418800017408)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 96 (registerfile_tb))
	(_version ve8)
	(_time 1672662663395 2023.01.02 16:01:03)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 6363666365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 1111          1672667262393 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 11))
	(_version ve8)
	(_time 1672667262394 2023.01.02 17:17:42)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 3b346d3e3f6c3a2c3c3b29613c3d683d683d3e3c39)
	(_ent
		(_time 1672667262391)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pgstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1150          1672667284101 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 11))
	(_version ve8)
	(_time 1672667284102 2023.01.02 17:18:04)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 124212154645130515120048151441144114171510)
	(_ent
		(_time 1672667262390)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pgstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 45(_array -1((_dto i 3 i 0)))))
		(_sig(_int x -1 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 1638          1672667656007 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 11))
	(_version ve8)
	(_time 1672667656008 2023.01.02 17:24:15)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d4db81868683d5c3d4d1c68ed3d287d287d2d1d3d6)
	(_ent
		(_time 1672667262390)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pgstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 53(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 55(_arch(_uni))))
		(_sig(_int im_addr 8 0 58(_arch(_uni))))
		(_sig(_int im_readr1 9 0 59(_arch(_uni))))
		(_sig(_int im_readr2 9 0 60(_arch(_uni))))
		(_sig(_int im_writer 9 0 61(_arch(_uni))))
		(_sig(_int im_op 9 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 2098          1672667877537 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 11))
	(_version ve8)
	(_time 1672667877538 2023.01.02 17:27:57)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 20262224767721372071327a272673267326252722)
	(_ent
		(_time 1672667262390)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pgstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 53(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 55(_arch(_uni))))
		(_sig(_int im_addr 8 0 58(_arch(_uni))))
		(_sig(_int im_readr1 9 0 59(_arch(_uni))))
		(_sig(_int im_readr2 9 0 60(_arch(_uni))))
		(_sig(_int im_writer 9 0 61(_arch(_uni))))
		(_sig(_int im_op 9 0 62(_arch(_uni))))
		(_sig(_int pc_input 8 0 65(_arch(_uni))))
		(_sig(_int pc_clk -1 0 66(_arch(_uni))))
		(_sig(_int pc_output 8 0 67(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 70(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 71(_arch(_uni))))
		(_sig(_int rf_writer 9 0 72(_arch(_uni))))
		(_sig(_int rf_writed 8 0 73(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 74(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 75(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 76(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 2419          1672667960149 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 11))
	(_version ve8)
	(_time 1672667960150 2023.01.02 17:29:20)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code e1e3e1b2b6b6e0f6e0e6f3bbe6e7b2e7b2e7e4e6e3)
	(_ent
		(_time 1672667262390)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 34(_ent (_in))))
				(_port(_int clk -1 0 35(_ent (_in))))
				(_port(_int output 5 0 36(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 80(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pgstart 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 53(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 55(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 55(_arch(_uni))))
		(_sig(_int im_addr 8 0 58(_arch(_uni))))
		(_sig(_int im_readr1 9 0 59(_arch(_uni))))
		(_sig(_int im_readr2 9 0 60(_arch(_uni))))
		(_sig(_int im_writer 9 0 61(_arch(_uni))))
		(_sig(_int im_op 9 0 62(_arch(_uni))))
		(_sig(_int pc_input 8 0 65(_arch(_uni))))
		(_sig(_int pc_clk -1 0 66(_arch(_uni))))
		(_sig(_int pc_output 8 0 67(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 70(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 71(_arch(_uni))))
		(_sig(_int rf_writer 9 0 72(_arch(_uni))))
		(_sig(_int rf_writed 8 0 73(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 74(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 75(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 76(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000058 55 4403          1672668746617 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 12))
	(_version ve8)
	(_time 1672668746618 2023.01.02 17:42:26)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 06040100565107110752145c010055005500030104)
	(_ent
		(_time 1672668726883)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 35(_ent (_in))))
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int output 5 0 37(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 15(_ent (_in))))
				(_port(_int opnd2 1 0 16(_ent (_in))))
				(_port(_int op 2 0 17(_ent (_in))))
				(_port(_int result 1 0 18(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 24(_ent (_in))))
				(_port(_int readr1 4 0 25(_ent (_out))))
				(_port(_int readr2 4 0 26(_ent (_out))))
				(_port(_int writer 4 0 27(_ent (_out))))
				(_port(_int op 4 0 28(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 43(_ent (_in))))
				(_port(_int readr2 6 0 44(_ent (_in))))
				(_port(_int writer 6 0 45(_ent (_in))))
				(_port(_int writed 7 0 46(_ent (_in))))
				(_port(_int regwrite -1 0 47(_ent (_in))))
				(_port(_int readd1 7 0 48(_ent (_out))))
				(_port(_int readd2 7 0 49(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 82(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 83(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 84(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 85(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pgstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 24(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 54(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 54(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 56(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 56(_arch(_uni))))
		(_sig(_int alu_result 8 0 57(_arch(_uni))))
		(_sig(_int im_addr 8 0 60(_arch(_uni))))
		(_sig(_int im_readr1 9 0 61(_arch(_uni))))
		(_sig(_int im_readr2 9 0 62(_arch(_uni))))
		(_sig(_int im_writer 9 0 63(_arch(_uni))))
		(_sig(_int im_op 9 0 64(_arch(_uni))))
		(_sig(_int pc_input 8 0 67(_arch(_uni))))
		(_sig(_int pc_clk -1 0 68(_arch(_uni))))
		(_sig(_int pc_output 8 0 69(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 72(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 73(_arch(_uni))))
		(_sig(_int rf_writer 9 0 74(_arch(_uni))))
		(_sig(_int rf_writed 8 0 75(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 76(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 77(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 78(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(12))(_sens(1)))))
			(line__87(_arch 1 0 87(_assignment(_trgt(11))(_sens(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 2 -1)
)
I 000058 55 4530          1672668855301 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672668855302 2023.01.02 17:44:15)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 95c6c59ac6c2948294c787cf9293c693c693909297)
	(_ent
		(_time 1672668855299)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pgstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_trgt(12))(_sens(14)))))
			(line__89(_arch 2 0 89(_assignment(_alias((dbg)(pc_input)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1235          1672669030189 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672669030190 2023.01.02 17:47:10)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c0cfc4959697c1d7c7c3d29ac7c693c693c6c5c7c2)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pgstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pgstart)(pgstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pgstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__46(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751554)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672669030196 2023.01.02 17:47:10)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c0cec395c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4305          1672669186484 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672669186485 2023.01.02 17:49:46)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 49191b4b161e485e481a5b134e4f1a4f1a4f4c4e4b)
	(_ent
		(_time 1672669186482)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((pc_output)(pcstart)))(_trgt(14))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Controller_behave 2 -1)
)
I 000058 55 4530          1672669521650 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672669521651 2023.01.02 17:55:21)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7d7a797c7f2a7c6a7c2c6f277a7b2e7b2e7b787a7f)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pcstart))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(12))(_sens(14)))))
			(line__90(_arch 2 0 90(_assignment(_alias((dbg)(pc_output)))(_trgt(2))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1235          1672669577116 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672669577117 2023.01.02 17:56:17)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 2a7a292e2d7d2b3d2d2e38702d2c792c792c2f2d28)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__46(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751554)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 54 (controller_tb))
	(_version ve8)
	(_time 1672669577122 2023.01.02 17:56:17)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 2a7b2e2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1235          1672669587987 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672669587988 2023.01.02 17:56:27)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code a5a2f7f2f6f2a4b2a2a1b7ffa2a3f6a3f6a3a0a2a7)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__46(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751554)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 54 (controller_tb))
	(_version ve8)
	(_time 1672669587991 2023.01.02 17:56:27)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code a5a3f0f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000050 55 780           1672669750896 PC_behave
(_unit VHDL(pc 0 5(pc_behave 0 13))
	(_version ve8)
	(_time 1672669750897 2023.01.02 17:59:10)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code fff1f9afaaa9abe9fdfcefa5adf8fff9fcf8fff9fc)
	(_ent
		(_time 1672669750894)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int input 0 0 7(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . PC_behave 1 -1)
)
I 000050 55 780           1672669752434 PC_behave
(_unit VHDL(pc 0 5(pc_behave 0 13))
	(_version ve8)
	(_time 1672669752435 2023.01.02 17:59:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code faf4a9aaa8acaeecf8f9eaa0a8fdfafcf9fdfafcf9)
	(_ent
		(_time 1672669750893)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int input 0 0 7(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . PC_behave 1 -1)
)
I 000058 55 4531          1672669794796 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672669794797 2023.01.02 17:59:54)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 8183808fd6d6809680d093db8687d287d287848683)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(12))(_sens(14)))))
			(line__90(_arch 2 0 90(_assignment(_alias((dbg)(pc_output)))(_trgt(2))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 3 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 54 (controller_tb))
	(_version ve8)
	(_time 1672669823881 2023.01.02 18:00:23)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 17421710154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1149          1672669845422 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672669845423 2023.01.02 18:00:45)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 333538366664322435612169343560356035363431)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 49 (controller_tb))
	(_version ve8)
	(_time 1672669845429 2023.01.02 18:00:45)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 42454e4045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4531          1672669850939 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672669850940 2023.01.02 18:00:50)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code cec9999bcd99cfd9cf9fdc94c9c89dc89dc8cbc9cc)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_assignment(_trgt(12))(_sens(14)))))
			(line__90(_arch 2 0 90(_assignment(_alias((dbg)(pc_output)))(_trgt(2))(_sens(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 3 -1)
)
I 000058 55 4300          1672669931467 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672669931468 2023.01.02 18:02:11)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 525159510605534553034008555401540154575550)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__90(_arch 1 0 90(_assignment(_alias((dbg)(pc_input)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Controller_behave 2 -1)
)
I 000058 55 4300          1672669932832 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672669932833 2023.01.02 18:02:12)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code b1b2e6e5e6e6b0a6b0e0a3ebb6b7e2b7e2b7b4b6b3)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__90(_arch 1 0 90(_assignment(_alias((dbg)(pc_input)))(_trgt(2))(_sens(12)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Controller_behave 2 -1)
)
I 000056 55 1149          1672669958408 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672669958409 2023.01.02 18:02:38)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 8bde89858fdc8a9c8dd999d18c8dd88dd88d8e8c89)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 49 (controller_tb))
	(_version ve8)
	(_time 1672669958412 2023.01.02 18:02:38)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 9bcf9e94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1149          1672669959457 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672669959458 2023.01.02 18:02:39)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b2e7b4e6e6e5b3a5b4e0a0e8b5b4e1b4e1b4b7b5b0)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 49 (controller_tb))
	(_version ve8)
	(_time 1672669959461 2023.01.02 18:02:39)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b2e6b3e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1149          1672669965863 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672669965864 2023.01.02 18:02:45)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code a8fafefff6ffa9bfaefabaf2afaefbaefbaeadafaa)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 49 (controller_tb))
	(_version ve8)
	(_time 1672669965867 2023.01.02 18:02:45)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b8ebe9ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4550          1672670253182 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672670253183 2023.01.02 18:07:33)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 181a1a1f464f190f1a1e0a421f1e4b1e4b1e1d1f1a)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((pc_input)(pcstart)))(_trgt(12))(_sens(0)))))
			(line__90(_arch 2 0 90(_prcs(_simple)(_trgt(12)(2))(_sens(1))(_read(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 3 -1)
)
I 000058 55 4550          1672670257877 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672670257878 2023.01.02 18:07:37)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 67646767363066706560753d606134613461626065)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((pc_input)(pcstart)))(_trgt(12))(_sens(0)))))
			(line__89(_arch 2 0 89(_prcs(_simple)(_trgt(12)(2))(_sens(1))(_read(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1235          1672670318231 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672670318232 2023.01.02 18:08:38)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 2f2a7a2b2f782e38282c3d7528297c297c292a282d)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__46(_arch 1 0 46(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672670318238 2023.01.02 18:08:38)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 2f2b7d2b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4550          1672670352092 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672670352093 2023.01.02 18:09:12)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 633663633634627461647139646530653065666461)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((pc_input)(pcstart)))(_trgt(12))(_sens(0)))))
			(line__89(_arch 2 0 89(_prcs(_simple)(_trgt(12)(2))(_sens(1))(_read(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463234)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1235          1672670375424 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672670375425 2023.01.02 18:09:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 9295c49dc6c59385959780c89594c194c194979590)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 53 (controller_tb))
	(_version ve8)
	(_time 1672670375431 2023.01.02 18:09:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 9294c39d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4413          1672670428476 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672670428477 2023.01.02 18:10:28)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code c99a9e9c969ec8decbcedb93cecf9acf9acfcccecb)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((pc_input)(pcstart)))(_trgt(12))(_sens(0)))))
			(line__89(_arch 2 0 89(_prcs(_simple)(_trgt(12)(2))(_sens(1))(_read(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1235          1672670434471 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672670434472 2023.01.02 18:10:34)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 393f3f3c666e382e3e3c2b633e3f6a3f6a3f3c3e3b)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 53 (controller_tb))
	(_version ve8)
	(_time 1672670434477 2023.01.02 18:10:34)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 393e383c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000050 55 780           1672671064214 PC_behave
(_unit VHDL(pc 0 5(pc_behave 0 13))
	(_version ve8)
	(_time 1672671064215 2023.01.02 18:21:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2f792e2b7a797b392d2c3f757d282f292c282f292c)
	(_ent
		(_time 1672669750893)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int input 0 0 7(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . PC_behave 1 -1)
)
I 000050 55 798           1672671069702 PC_behave
(_unit VHDL(pc 0 5(pc_behave 0 13))
	(_version ve8)
	(_time 1672671069703 2023.01.02 18:21:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8cd98a82dcdad89a8e8f9cd6de8b8c8a8f8b8c8a8f)
	(_ent
		(_time 1672671069700)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int input 0 0 7(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int output 0 0 9(_ent(_out(_string \"0000"\)))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . PC_behave 1 -1)
)
I 000058 55 4321          1672671488125 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672671488126 2023.01.02 18:28:08)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 11161b16464610061316034b161742174217141613)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_prcs(_simple)(_trgt(12)(2))(_sens(1))(_read(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
	)
	(_model . Controller_behave 2 -1)
)
I 000058 55 4321          1672671528275 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672671528276 2023.01.02 18:28:48)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code eebae8bdedb9eff9ece9fcb4e9e8bde8bde8ebe9ec)
	(_ent
		(_time 1672669186481)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_prcs(_simple)(_trgt(12)(2))(_sens(1))(_read(14)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
	)
	(_model . Controller_behave 2 -1)
)
I 000056 55 1235          1672671535033 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672671535034 2023.01.02 18:28:55)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 4c1e4f4e491b4d5b4b495e164b4a1f4a1f4a494b4e)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 53 (controller_tb))
	(_version ve8)
	(_time 1672671535040 2023.01.02 18:28:55)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 4c1f484e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4322          1672671683215 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672671683216 2023.01.02 18:31:23)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 27202723767026302520357d202174217421222025)
	(_ent
		(_time 1672671683213)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_prcs(_simple)(_trgt(12)(2))(_sens(1))(_read(13)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
	)
	(_model . Controller_behave 2 -1)
)
I 000056 55 1237          1672671715794 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672671715795 2023.01.02 18:31:55)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 69666869363e687e6e6c7b336e6f3a6f3a6f6c6e6b)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg -1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 53 (controller_tb))
	(_version ve8)
	(_time 1672671715800 2023.01.02 18:31:55)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 69676f69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4413          1672671812677 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672671812678 2023.01.02 18:33:32)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d4d284868683d5c3d6d2c68ed3d287d287d2d1d3d6)
	(_ent
		(_time 1672671683212)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((dbg)(pc_clk)))(_simpleassign BUF)(_trgt(2))(_sens(13)))))
			(line__90(_arch 2 0 90(_prcs(_simple)(_trgt(12))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1237          1672671814347 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672671814348 2023.01.02 18:33:34)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 5c5b5c5f590b5d4b5b594e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg -1 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg -1 0 23(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 53 (controller_tb))
	(_version ve8)
	(_time 1672671814351 2023.01.02 18:33:34)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 5c5a5b5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4462          1672671915852 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672671915853 2023.01.02 18:35:15)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code d8d78d8a868fd9cfd989ca82dfde8bde8bdedddfda)
	(_ent
		(_time 1672671915850)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_trgt(12)))))
			(line__89(_arch 2 0 89(_assignment(_alias((dbg)(pc_input)))(_trgt(2))(_sens(12)))))
			(line__90(_arch 3 0 90(_prcs(_simple)(_trgt(12))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751810)
	)
	(_model . Controller_behave 4 -1)
)
I 000058 55 4462          1672671928927 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672671928928 2023.01.02 18:35:28)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code eebcefbdedb9eff9efbffcb4e9e8bde8bde8ebe9ec)
	(_ent
		(_time 1672671915849)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_trgt(12)))))
			(line__89(_arch 2 0 89(_assignment(_alias((dbg)(pc_input)))(_trgt(2))(_sens(12)))))
			(line__90(_arch 3 0 90(_prcs(_simple)(_trgt(12))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751810)
	)
	(_model . Controller_behave 4 -1)
)
I 000058 55 4462          1672671929947 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672671929948 2023.01.02 18:35:29)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code e6b4e3b5b6b1e7f1e7b7f4bce1e0b5e0b5e0e3e1e4)
	(_ent
		(_time 1672671915849)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int pcstart 0 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_trgt(12)))))
			(line__89(_arch 2 0 89(_assignment(_alias((dbg)(pc_input)))(_trgt(2))(_sens(12)))))
			(line__90(_arch 3 0 90(_prcs(_simple)(_trgt(12))(_sens(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50463234)
		(33751810)
	)
	(_model . Controller_behave 4 -1)
)
I 000056 55 1149          1672672024290 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672672024291 2023.01.02 18:37:04)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 6e6c6a6e6d396f79683d7c3469683d683d686b696c)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 48 (controller_tb))
	(_version ve8)
	(_time 1672672024296 2023.01.02 18:37:04)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 7d7e7e7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4418          1672672184303 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672672184304 2023.01.02 18:39:44)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6e3a656e6d396f796c687c3469683d683d686b696c)
	(_ent
		(_time 1672672184301)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((dbg)(pc_input)))(_trgt(2))(_sens(12)))))
			(line__89(_arch 2 0 89(_prcs(_simple)(_trgt(12))(_sens(1))(_read(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1220          1672672198192 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672672198193 2023.01.02 18:39:58)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c09396959697c1d7c693d29ac7c693c693c6c5c7c2)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int pcstart 0 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((pcstart)(pcstart))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_implicit)
			(_port
				((pcstart)(pcstart))
				((clk)(clk))
				((dbg)(dbg))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int pcstart 1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000056 55 1143          1672672233263 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672672233264 2023.01.02 18:40:33)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b6b7b2e2e6e1b7a1b0e5a4ecb1b0e5b0e5b0b3b1b4)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 48 (controller_tb))
	(_version ve8)
	(_time 1672672233267 2023.01.02 18:40:33)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c6c6c593c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1200          1672672290602 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672672290603 2023.01.02 18:41:30)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b6b5b2e2e6e1b7a1b1b5a4ecb1b0e5b0e5b0b3b1b4)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672672290609 2023.01.02 18:41:30)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c6c4c593c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4498          1672672520724 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672672520725 2023.01.02 18:45:20)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 94c6c69bc6c39583969086ce9392c792c792919396)
	(_ent
		(_time 1672672184300)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((dbg)(pc_output)))(_trgt(2))(_sens(14)))))
			(line__89(_arch 2 0 89(_prcs(_trgt(12))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1200          1672672525872 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672672525873 2023.01.02 18:45:25)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b8ebeeece6efb9afbfbbaae2bfbeebbeebbebdbfba)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672672525876 2023.01.02 18:45:25)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c7959692c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4498          1672672746259 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672672746260 2023.01.02 18:49:06)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 9e9ccf919dc99f899c9a8cc49998cd98cd989b999c)
	(_ent
		(_time 1672672184300)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 83(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 84(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 85(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 86(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__88(_arch 1 0 88(_assignment(_alias((dbg)(pc_output)))(_trgt(2))(_sens(14)))))
			(line__89(_arch 2 0 89(_prcs(_trgt(12))(_sens(1)(0))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(50529027)
		(33686018)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1200          1672672752122 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672672752123 2023.01.02 18:49:12)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 8282838cd6d58395858190d88584d184d184878580)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672672752126 2023.01.02 18:49:12)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 9190979e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4680          1672673090310 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672673090311 2023.01.02 18:54:50)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 8d83dc838fda8c9a8f8e9fd78a8bde8bde8b888a8f)
	(_ent
		(_time 1672672184300)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 84(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 85(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 86(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 87(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_sig(_int counter 8 0 80(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_assignment(_alias((dbg)(counter)))(_trgt(2))(_sens(22)))))
			(line__90(_arch 2 0 90(_prcs(_simple)(_trgt(22))(_sens(1))(_read(22)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 3 -1)
)
I 000058 55 4680          1672673091472 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672673091473 2023.01.02 18:54:51)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 212e2225767620362322337b262772277227242623)
	(_ent
		(_time 1672672184300)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 84(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 85(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 86(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 87(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_sig(_int counter 8 0 80(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_assignment(_alias((dbg)(counter)))(_trgt(2))(_sens(22)))))
			(line__90(_arch 2 0 90(_prcs(_simple)(_trgt(22))(_sens(1))(_read(22)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1200          1672673116918 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672673116919 2023.01.02 18:55:16)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 7f2f7f7e7f287e68787c6d2578792c792c797a787d)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672673116922 2023.01.02 18:55:16)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 7f2e787e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4561          1672673217064 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672673217065 2023.01.02 18:56:57)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code abaaf9fcaffcaabca9acb9f1acadf8adf8adaeaca9)
	(_ent
		(_time 1672672184300)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 84(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 85(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 86(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 87(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_sig(_int counter 8 0 80(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_prcs(_simple)(_trgt(22))(_sens(1))(_read(22)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Controller_behave 2 -1)
)
I 000056 55 1200          1672673220537 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672673220538 2023.01.02 18:57:00)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 4846434a161f495f4f4b5a124f4e1b4e1b4e4d4f4a)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 23(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672673220541 2023.01.02 18:57:00)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 4847444a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 4684          1672673389561 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 13))
	(_version ve8)
	(_time 1672673389562 2023.01.02 18:59:49)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 7f782f7e7f287e687d7f6d2578792c792c797a787d)
	(_ent
		(_time 1672673389559)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 5 0 36(_ent (_in))))
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int output 5 0 38(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 1 0 16(_ent (_in))))
				(_port(_int opnd2 1 0 17(_ent (_in))))
				(_port(_int op 2 0 18(_ent (_in))))
				(_port(_int result 1 0 19(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 3 0 25(_ent (_in))))
				(_port(_int readr1 4 0 26(_ent (_out))))
				(_port(_int readr2 4 0 27(_ent (_out))))
				(_port(_int writer 4 0 28(_ent (_out))))
				(_port(_int op 4 0 29(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 6 0 44(_ent (_in))))
				(_port(_int readr2 6 0 45(_ent (_in))))
				(_port(_int writer 6 0 46(_ent (_in))))
				(_port(_int writed 7 0 47(_ent (_in))))
				(_port(_int regwrite -1 0 48(_ent (_in))))
				(_port(_int readd1 7 0 49(_ent (_out))))
				(_port(_int readd2 7 0 50(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 84(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 85(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 86(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 87(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 18(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 25(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 26(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 36(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 55(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 8 0 55(_arch(_uni))))
		(_sig(_int alu_opnd2 8 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 57(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 9 0 57(_arch(_uni))))
		(_sig(_int alu_result 8 0 58(_arch(_uni))))
		(_sig(_int im_addr 8 0 61(_arch(_uni))))
		(_sig(_int im_readr1 9 0 62(_arch(_uni))))
		(_sig(_int im_readr2 9 0 63(_arch(_uni))))
		(_sig(_int im_writer 9 0 64(_arch(_uni))))
		(_sig(_int im_op 9 0 65(_arch(_uni))))
		(_sig(_int pc_input 8 0 68(_arch(_uni))))
		(_sig(_int pc_clk -1 0 69(_arch(_uni))))
		(_sig(_int pc_output 8 0 70(_arch(_uni))))
		(_sig(_int rf_readr1 9 0 73(_arch(_uni))))
		(_sig(_int rf_readr2 9 0 74(_arch(_uni))))
		(_sig(_int rf_writer 9 0 75(_arch(_uni))))
		(_sig(_int rf_writed 8 0 76(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 77(_arch(_uni))))
		(_sig(_int rf_readd1 8 0 78(_arch(_uni))))
		(_sig(_int rf_readd2 8 0 79(_arch(_uni))))
		(_sig(_int counter 8 0 80(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__88(_arch 0 0 88(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(13))(_sens(1)))))
			(line__89(_arch 1 0 89(_assignment(_alias((dbg)(im_readr1)))(_trgt(2))(_sens(8)))))
			(line__90(_arch 2 0 90(_prcs(_simple)(_trgt(7)(22))(_sens(1))(_read(22)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 3 -1)
)
I 000056 55 1200          1672673404111 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672673404112 2023.01.02 19:00:04)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 626164623635637565617038656431643164676560)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672673404115 2023.01.02 19:00:04)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 6260636265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000065 55 2091          1672673571641 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672673571642 2023.01.02 19:02:51)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code cd9ec798cc9b9adacbc3df9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1672584384985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"10000101"\))((_string \"11011001"\))((_string \"00000010"\))((_string \"00000011"\))((_string \"00000100"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000056 55 1200          1672673575995 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672673575996 2023.01.02 19:02:55)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c595c2909692c4d2c2c6d79fc2c396c396c3c0c2c7)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg)(dbg))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 20(_arch(_uni))))
		(_sig(_int clk -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 23(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg 1 0 23(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__45(_arch 1 0 45(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 55 (controller_tb))
	(_version ve8)
	(_time 1672673575999 2023.01.02 19:02:55)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code c594c590c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 5374          1672673831689 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 17))
	(_version ve8)
	(_time 1672673831690 2023.01.02 19:07:11)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 8cdedd8289db8d9b8f8b9ed68b8adf8adf8a898b8e)
	(_ent
		(_time 1672673831687)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 40(_ent (_in))))
				(_port(_int clk -1 0 41(_ent (_in))))
				(_port(_int output 6 0 42(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 20(_ent (_in))))
				(_port(_int opnd2 2 0 21(_ent (_in))))
				(_port(_int op 3 0 22(_ent (_in))))
				(_port(_int result 2 0 23(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 29(_ent (_in))))
				(_port(_int readr1 5 0 30(_ent (_out))))
				(_port(_int readr2 5 0 31(_ent (_out))))
				(_port(_int writer 5 0 32(_ent (_out))))
				(_port(_int op 5 0 33(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 48(_ent (_in))))
				(_port(_int readr2 7 0 49(_ent (_in))))
				(_port(_int writer 7 0 50(_ent (_in))))
				(_port(_int writed 8 0 51(_ent (_in))))
				(_port(_int regwrite -1 0 52(_ent (_in))))
				(_port(_int readd1 8 0 53(_ent (_out))))
				(_port(_int readd2 8 0 54(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 88(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 89(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 90(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 91(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 0 0 9(_ent(_out))))
		(_port(_int dbg_im_readr2 0 0 10(_ent(_out))))
		(_port(_int dbg_im_writer 0 0 11(_ent(_out))))
		(_port(_int dbg_im_op 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 29(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 30(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 40(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 51(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 59(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 61(_arch(_uni))))
		(_sig(_int alu_result 9 0 62(_arch(_uni))))
		(_sig(_int im_addr 9 0 65(_arch(_uni))))
		(_sig(_int im_readr1 10 0 66(_arch(_uni))))
		(_sig(_int im_readr2 10 0 67(_arch(_uni))))
		(_sig(_int im_writer 10 0 68(_arch(_uni))))
		(_sig(_int im_op 10 0 69(_arch(_uni))))
		(_sig(_int pc_input 9 0 72(_arch(_uni))))
		(_sig(_int pc_clk -1 0 73(_arch(_uni))))
		(_sig(_int pc_output 9 0 74(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 77(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 78(_arch(_uni))))
		(_sig(_int rf_writer 10 0 79(_arch(_uni))))
		(_sig(_int rf_writed 9 0 80(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 81(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 82(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 83(_arch(_uni))))
		(_sig(_int counter 9 0 84(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(17))(_sens(1)))))
			(line__94(_arch 1 0 94(_assignment(_alias((dbg_counter)(counter)))(_trgt(6))(_sens(26)))))
			(line__95(_arch 2 0 95(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(2))(_sens(12)))))
			(line__96(_arch 3 0 96(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(3))(_sens(13)))))
			(line__97(_arch 4 0 97(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(4))(_sens(14)))))
			(line__98(_arch 5 0 98(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(5))(_sens(15)))))
			(line__99(_arch 6 0 99(_prcs(_simple)(_trgt(11)(26))(_sens(1))(_read(26)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 7 -1)
)
I 000056 55 1941          1672673874837 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672673874838 2023.01.02 19:07:54)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 212f2625767620362670337b262772277227242623)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_im_readr1 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr2 0 0 17(_ent (_out))))
				(_port(_int dbg_im_writer 0 0 18(_ent (_out))))
				(_port(_int dbg_im_op 0 0 19(_ent (_out))))
				(_port(_int dbg_counter 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_counter)(dbg_counter))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 24(_arch(_uni))))
		(_sig(_int clk -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 27(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 2 0 27(_arch(_uni))))
		(_sig(_int dbg_im_readr2 2 0 28(_arch(_uni))))
		(_sig(_int dbg_im_writer 2 0 29(_arch(_uni))))
		(_sig(_int dbg_im_op 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 3 0 31(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_wait_for)(_trgt(1)))))
			(line__56(_arch 1 0 56(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 66 (controller_tb))
	(_version ve8)
	(_time 1672673874847 2023.01.02 19:07:54)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 303f3035356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 5547          1672693798981 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672693798982 2023.01.03 00:39:58)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code fbf4f8abffacfaecf8fae9a1fcfda8fda8fdfefcf9)
	(_ent
		(_time 1672693798976)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 0 0 9(_ent(_out))))
		(_port(_int dbg_im_readr2 0 0 10(_ent(_out))))
		(_port(_int dbg_im_writer 0 0 11(_ent(_out))))
		(_port(_int dbg_im_op 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 1 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 1 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__97(_arch 1 0 97(_assignment(_alias((dbg_counter)(counter)))(_trgt(6))(_sens(29)))))
			(line__98(_arch 2 0 98(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(2))(_sens(15)))))
			(line__99(_arch 3 0 99(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(3))(_sens(16)))))
			(line__100(_arch 4 0 100(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(4))(_sens(17)))))
			(line__101(_arch 5 0 101(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(5))(_sens(18)))))
			(line__102(_arch 6 0 102(_prcs(_simple)(_trgt(14)(22)(23)(29))(_sens(1))(_read(15)(16)(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 7 -1)
)
I 000058 55 5571          1672693882023 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672693882024 2023.01.03 00:41:22)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6230646236356375616c7038656431643164676560)
	(_ent
		(_time 1672693798975)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 0 0 9(_ent(_out))))
		(_port(_int dbg_im_readr2 0 0 10(_ent(_out))))
		(_port(_int dbg_im_writer 0 0 11(_ent(_out))))
		(_port(_int dbg_im_op 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 1 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 1 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 1 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__97(_arch 1 0 97(_assignment(_alias((dbg_counter)(counter)))(_trgt(6))(_sens(29)))))
			(line__98(_arch 2 0 98(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(2))(_sens(15)))))
			(line__99(_arch 3 0 99(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(3))(_sens(16)))))
			(line__100(_arch 4 0 100(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(4))(_sens(17)))))
			(line__101(_arch 5 0 101(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(5))(_sens(18)))))
			(line__102(_arch 6 0 102(_prcs(_simple)(_trgt(10)(11)(12)(14)(22)(23)(29))(_sens(1))(_read(15)(16)(18)(27)(28)(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 7 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672694070945 2023.01.03 00:44:30)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 5c095f5f0a0a0b4b585d4e06085a095a5f5a54590a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2365          1672694075751 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672694075752 2023.01.03 00:44:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 194c4b1e464e180e194c0b431e1f4a1f4a1f1c1e1b)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_im_readr1 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr2 0 0 17(_ent (_out))))
				(_port(_int dbg_im_writer 0 0 18(_ent (_out))))
				(_port(_int dbg_im_op 0 0 19(_ent (_out))))
				(_port(_int dbg_counter 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 1 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 1 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_counter)(dbg_counter))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 2 0 30(_arch(_uni))))
		(_sig(_int dbg_im_readr2 2 0 31(_arch(_uni))))
		(_sig(_int dbg_im_writer 2 0 32(_arch(_uni))))
		(_sig(_int dbg_im_op 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 3 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 3 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 3 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672694075759 2023.01.03 00:44:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 287c7d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 5877          1672694331274 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672694331275 2023.01.03 00:48:51)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 44104746161345534710561e434217421742414346)
	(_ent
		(_time 1672694331272)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__97(_arch 1 0 97(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__98(_arch 2 0 98(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(3))(_sens(15)))))
			(line__99(_arch 3 0 99(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(4))(_sens(16)))))
			(line__100(_arch 4 0 100(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__101(_arch 5 0 101(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__102(_arch 6 0 102(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__103(_arch 7 0 103(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__104(_arch 8 0 104(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__105(_arch 9 0 105(_prcs(_simple)(_trgt(10)(11)(12)(14)(22)(23)(29))(_sens(1))(_read(15)(16)(18)(27)(28)(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 10 -1)
)
I 000056 55 2716          1672694340707 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672694340708 2023.01.03 00:49:00)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 124014154645130512470048151441144114171510)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_im_readr1 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr2 0 0 17(_ent (_out))))
				(_port(_int dbg_im_writer 0 0 18(_ent (_out))))
				(_port(_int dbg_im_op 0 0 19(_ent (_out))))
				(_port(_int dbg_counter 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 1 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 1 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_counter)(dbg_counter))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
			(_port
				((reset)(reset))
				((clk)(clk))
				((dbg_counter)(dbg_counter))
				((dbg_im_readr1)(dbg_im_readr1))
				((dbg_im_readr2)(dbg_im_readr2))
				((dbg_im_writer)(dbg_im_writer))
				((dbg_im_op)(dbg_im_op))
				((dbg_rf_readd1)(dbg_rf_readd1))
				((dbg_rf_readd2)(dbg_rf_readd2))
				((dbg_alu_result)(dbg_alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 30(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 2 0 30(_arch(_uni))))
		(_sig(_int dbg_im_readr2 2 0 31(_arch(_uni))))
		(_sig(_int dbg_im_writer 2 0 32(_arch(_uni))))
		(_sig(_int dbg_im_op 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 34(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 3 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 3 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 3 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 780 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672694340711 2023.01.03 00:49:00)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 1241131515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
				(_port
					((reset)(reset))
					((clk)(clk))
					((dbg_counter)(dbg_counter))
					((dbg_im_readr1)(dbg_im_readr1))
					((dbg_im_readr2)(dbg_im_readr2))
					((dbg_im_writer)(dbg_im_writer))
					((dbg_im_op)(dbg_im_op))
					((dbg_rf_readd1)(dbg_rf_readd1))
					((dbg_rf_readd2)(dbg_rf_readd2))
					((dbg_alu_result)(dbg_alu_result))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2365          1672694428052 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672694428053 2023.01.03 00:50:28)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 41451343161640564117531b464712471247444643)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 77 (controller_tb))
	(_version ve8)
	(_time 1672694428056 2023.01.03 00:50:28)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 41441443451716564540531b154714474247494417)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2365          1672694435240 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672694435241 2023.01.03 00:50:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 65676065363264726530773f626336633663606267)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672694435244 2023.01.03 00:50:35)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 65666765653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000060 55 1444          1672694627277 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672694627278 2023.01.03 00:53:47)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 8480828a85d3d7928f8397dfd1828183868282828d)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in))))
		(_port(_int regwrite -1 0 11(_ent(_in)(_event))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0000"\))((_string \"0001"\))((_string \"0111"\))((_string \"0011"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000060 55 1444          1672694656857 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672694656858 2023.01.03 00:54:16)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 0e5804085e595d1805091d555b080b090c08080807)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in))))
		(_port(_int regwrite -1 0 11(_ent(_in)(_event))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0000"\))((_string \"0001"\))((_string \"0111"\))((_string \"0011"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000058 55 5877          1672694664060 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672694664061 2023.01.03 00:54:24)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 31643634666630263265236b363762376237343633)
	(_ent
		(_time 1672694331271)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__97(_arch 1 0 97(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__98(_arch 2 0 98(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(3))(_sens(15)))))
			(line__99(_arch 3 0 99(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(4))(_sens(16)))))
			(line__100(_arch 4 0 100(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__101(_arch 5 0 101(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__102(_arch 6 0 102(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__103(_arch 7 0 103(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__104(_arch 8 0 104(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__105(_arch 9 0 105(_prcs(_simple)(_trgt(10)(11)(12)(14)(22)(23)(29))(_sens(1))(_read(15)(16)(18)(27)(28)(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 10 -1)
)
I 000056 55 2365          1672694690797 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672694690798 2023.01.03 00:54:50)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 9f9bcf909fc89e889fca8dc59899cc99cc999a989d)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672694690801 2023.01.03 00:54:50)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code afaaf8f8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 5877          1672694981339 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672694981340 2023.01.03 00:59:41)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 929dc39dc6c5938591c680c89594c194c194979590)
	(_ent
		(_time 1672694331271)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__97(_arch 1 0 97(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__98(_arch 2 0 98(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(3))(_sens(15)))))
			(line__99(_arch 3 0 99(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(4))(_sens(16)))))
			(line__100(_arch 4 0 100(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__101(_arch 5 0 101(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__102(_arch 6 0 102(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__103(_arch 7 0 103(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__104(_arch 8 0 104(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__105(_arch 9 0 105(_prcs(_simple)(_trgt(10)(11)(12)(14)(22)(23)(29))(_sens(1))(_read(15)(16)(18)(27)(28)(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 10 -1)
)
I 000058 55 5877          1672694995149 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672694995150 2023.01.03 00:59:55)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 87d58589d6d0869084d395dd8081d481d481828085)
	(_ent
		(_time 1672694331271)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__97(_arch 1 0 97(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__98(_arch 2 0 98(_assignment(_alias((dbg_im_readr1)(rf_readr1)))(_trgt(3))(_sens(22)))))
			(line__99(_arch 3 0 99(_assignment(_alias((dbg_im_readr2)(rf_readr2)))(_trgt(4))(_sens(23)))))
			(line__100(_arch 4 0 100(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__101(_arch 5 0 101(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__102(_arch 6 0 102(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__103(_arch 7 0 103(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__104(_arch 8 0 104(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__105(_arch 9 0 105(_prcs(_simple)(_trgt(10)(11)(12)(14)(22)(23)(29))(_sens(1))(_read(15)(16)(18)(27)(28)(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 10 -1)
)
I 000056 55 2365          1672694998889 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672694998890 2023.01.03 00:59:58)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 1d4e1e1a1f4a1c0a1d480f471a1b4e1b4e1b181a1f)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672694998893 2023.01.03 00:59:58)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 2d7f29297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000058 55 6414          1672695244299 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672695244300 2023.01.03 01:04:04)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code bbb4edefbfecbaacb8eea9e1bcbde8bde8bdbebcb9)
	(_ent
		(_time 1672694331271)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__96(_arch 1 0 96(_assignment(_alias((im_addr)(counter)))(_trgt(14))(_sens(29)))))
			(line__97(_arch 2 0 97(_assignment(_alias((rf_readr1)(im_readr1)))(_trgt(22))(_sens(15)))))
			(line__98(_arch 3 0 98(_assignment(_alias((rf_readr2)(im_readr2)))(_trgt(23))(_sens(16)))))
			(line__99(_arch 4 0 99(_assignment(_alias((alu_opnd1)(rf_readd1)))(_trgt(10))(_sens(27)))))
			(line__100(_arch 5 0 100(_assignment(_alias((alu_opnd2)(rf_readd2)))(_trgt(11))(_sens(28)))))
			(line__101(_arch 6 0 101(_assignment(_alias((alu_op)(im_op)))(_trgt(12))(_sens(18)))))
			(line__103(_arch 7 0 103(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__104(_arch 8 0 104(_assignment(_alias((dbg_im_readr1)(rf_readr1)))(_trgt(3))(_sens(22)))))
			(line__105(_arch 9 0 105(_assignment(_alias((dbg_im_readr2)(rf_readr2)))(_trgt(4))(_sens(23)))))
			(line__106(_arch 10 0 106(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__107(_arch 11 0 107(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__108(_arch 12 0 108(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__109(_arch 13 0 109(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__110(_arch 14 0 110(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__111(_arch 15 0 111(_prcs(_simple)(_trgt(29))(_sens(1))(_read(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 16 -1)
)
I 000056 55 2365          1672695247832 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672695247833 2023.01.03 01:04:07)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 87d0d789d6d0869087d295dd8081d481d481828085)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672695247842 2023.01.03 01:04:07)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 96c0c19995c0c181929784ccc290c39095909e93c0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000060 55 1378          1672696244532 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672696244533 2023.01.03 01:20:44)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code e6b4e5b5e5b1b5f0ede1f5bdb3e0e3e1e4e0e0e0ef)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 11(_ent(_in))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0000"\))((_string \"0001"\))((_string \"0111"\))((_string \"0011"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000058 55 6613          1672696396983 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 20))
	(_version ve8)
	(_time 1672696396984 2023.01.03 01:23:16)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 6b6e6d6b6f3c6a7c683979316c6d386d386d6e6c69)
	(_ent
		(_time 1672694331271)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 43(_ent (_in))))
				(_port(_int clk -1 0 44(_ent (_in))))
				(_port(_int output 6 0 45(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 23(_ent (_in))))
				(_port(_int opnd2 2 0 24(_ent (_in))))
				(_port(_int op 3 0 25(_ent (_in))))
				(_port(_int result 2 0 26(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 32(_ent (_in))))
				(_port(_int readr1 5 0 33(_ent (_out))))
				(_port(_int readr2 5 0 34(_ent (_out))))
				(_port(_int writer 5 0 35(_ent (_out))))
				(_port(_int op 5 0 36(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 51(_ent (_in))))
				(_port(_int readr2 7 0 52(_ent (_in))))
				(_port(_int writer 7 0 53(_ent (_in))))
				(_port(_int writed 8 0 54(_ent (_in))))
				(_port(_int regwrite -1 0 55(_ent (_in))))
				(_port(_int readd1 8 0 56(_ent (_out))))
				(_port(_int readd2 8 0 57(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 91(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 92(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 93(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 94(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 33(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 43(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 62(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 64(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 64(_arch(_uni))))
		(_sig(_int alu_result 9 0 65(_arch(_uni))))
		(_sig(_int im_addr 9 0 68(_arch(_uni))))
		(_sig(_int im_readr1 10 0 69(_arch(_uni))))
		(_sig(_int im_readr2 10 0 70(_arch(_uni))))
		(_sig(_int im_writer 10 0 71(_arch(_uni))))
		(_sig(_int im_op 10 0 72(_arch(_uni))))
		(_sig(_int pc_input 9 0 75(_arch(_uni))))
		(_sig(_int pc_clk -1 0 76(_arch(_uni))))
		(_sig(_int pc_output 9 0 77(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 80(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 81(_arch(_uni))))
		(_sig(_int rf_writer 10 0 82(_arch(_uni))))
		(_sig(_int rf_writed 9 0 83(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 84(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 85(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 86(_arch(_uni))))
		(_sig(_int counter 9 0 87(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__96(_arch 1 0 96(_assignment(_alias((im_addr)(counter)))(_trgt(14))(_sens(29)))))
			(line__97(_arch 2 0 97(_assignment(_alias((rf_readr1)(im_readr1)))(_trgt(22))(_sens(15)))))
			(line__98(_arch 3 0 98(_assignment(_alias((rf_readr2)(im_readr2)))(_trgt(23))(_sens(16)))))
			(line__99(_arch 4 0 99(_assignment(_alias((rf_writer)(im_writer)))(_trgt(24))(_sens(17)))))
			(line__100(_arch 5 0 100(_assignment(_alias((alu_opnd1)(rf_readd1)))(_trgt(10))(_sens(27)))))
			(line__101(_arch 6 0 101(_assignment(_alias((alu_opnd2)(rf_readd2)))(_trgt(11))(_sens(28)))))
			(line__102(_arch 7 0 102(_assignment(_alias((alu_op)(im_op)))(_trgt(12))(_sens(18)))))
			(line__103(_arch 8 0 103(_assignment(_alias((rf_writed)(alu_result)))(_trgt(25))(_sens(13)))))
			(line__106(_arch 9 0 106(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__107(_arch 10 0 107(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(3))(_sens(15)))))
			(line__108(_arch 11 0 108(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(4))(_sens(16)))))
			(line__109(_arch 12 0 109(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__110(_arch 13 0 110(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__111(_arch 14 0 111(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__112(_arch 15 0 112(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__113(_arch 16 0 113(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__114(_arch 17 0 114(_prcs(_simple)(_trgt(29))(_sens(1))(_read(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 18 -1)
)
I 000060 55 1378          1672696415822 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672696415823 2023.01.03 01:23:35)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 07075301055054110c00145c52010200050101010e)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 11(_ent(_in))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0000"\))((_string \"0001"\))((_string \"0010"\))((_string \"0011"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000056 55 2365          1672696421183 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672696421184 2023.01.03 01:23:41)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code f6f9f6a6a6a1f7e1f6a3e4acf1f0a5f0a5f0f3f1f4)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672696421187 2023.01.03 01:23:41)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code f6f8f1a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000065 55 2091          1672696527945 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672696527946 2023.01.03 01:25:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0401080255525313020a165f5002070300020d0252)
	(_ent
		(_time 1672584384985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"10000101"\))((_string \"11011001"\))((_string \"00101101"\))((_string \"00000001"\))((_string \"00000101"\))((_string \"00000101"\))((_string \"00000110"\))((_string \"00000111"\))((_string \"00001000"\))((_string \"00001001"\))((_string \"00001010"\))((_string \"00001011"\))((_string \"00001100"\))((_string \"00001101"\))((_string \"00001110"\))((_string \"00001111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
I 000056 55 2365          1672696533955 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672696533956 2023.01.03 01:25:33)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 74762475262375637421662e737227722772717376)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672696533959 2023.01.03 01:25:33)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code 8380d48d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000060 55 1378          1672696831037 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 17))
	(_version ve8)
	(_time 1672696831038 2023.01.03 01:30:31)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code eab9ecb9bebdb9fce1edf9b1bfecefede8ececece3)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 11(_ent(_in))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 18(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 19(_arch(_uni(((_string \"0011"\))((_string \"0100"\))((_string \"0000"\))((_string \"0000"\)))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000065 55 2091          1672697003855 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 15))
	(_version ve8)
	(_time 1672697003856 2023.01.03 01:33:23)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 06070700555051110008145d5200050102000f0050)
	(_ent
		(_time 1672584384985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 16(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 17(_arch(_uni(((_string \"10000101"\))((_string \"11011001"\))((_string \"00101101"\))((_string \"01110001"\))((_string \"10000101"\))((_string \"11011001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 34(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 34(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(6))(_sens(5)(0))(_mon))))
			(line__38(_arch 1 0 38(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__39(_arch 2 0 39(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__40(_arch 3 0 40(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__41(_arch 4 0 41(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
V 000056 55 2365          1672697020417 TB_ARCHITECTURE
(_unit VHDL(controller_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1672697020418 2023.01.03 01:33:40)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b8ecb3ece6efb9afb8edaae2bfbeebbeebbebdbfba)
	(_ent
		(_time 1672669011864)
	)
	(_comp
		(Controller
			(_object
				(_port(_int reset -1 0 14(_ent (_in))))
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int dbg_counter 0 0 16(_ent (_out))))
				(_port(_int dbg_im_readr1 1 0 17(_ent (_out))))
				(_port(_int dbg_im_readr2 1 0 18(_ent (_out))))
				(_port(_int dbg_im_writer 1 0 19(_ent (_out))))
				(_port(_int dbg_im_op 1 0 20(_ent (_out))))
				(_port(_int dbg_rf_readd1 0 0 21(_ent (_out))))
				(_port(_int dbg_rf_readd2 0 0 22(_ent (_out))))
				(_port(_int dbg_alu_result 0 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 44(_comp Controller)
		(_port
			((reset)(reset))
			((clk)(clk))
			((dbg_counter)(dbg_counter))
			((dbg_im_readr1)(dbg_im_readr1))
			((dbg_im_readr2)(dbg_im_readr2))
			((dbg_im_writer)(dbg_im_writer))
			((dbg_im_op)(dbg_im_op))
			((dbg_rf_readd1)(dbg_rf_readd1))
			((dbg_rf_readd2)(dbg_rf_readd2))
			((dbg_alu_result)(dbg_alu_result))
		)
		(_use(_ent . Controller)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int reset -1 0 27(_arch(_uni))))
		(_sig(_int clk -1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 30(_array -1((_dto i 3 i 0)))))
		(_sig(_int dbg_counter 2 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 31(_array -1((_dto i 1 i 0)))))
		(_sig(_int dbg_im_readr1 3 0 31(_arch(_uni))))
		(_sig(_int dbg_im_readr2 3 0 32(_arch(_uni))))
		(_sig(_int dbg_im_writer 3 0 33(_arch(_uni))))
		(_sig(_int dbg_im_op 3 0 34(_arch(_uni))))
		(_sig(_int dbg_rf_readd1 2 0 35(_arch(_uni))))
		(_sig(_int dbg_rf_readd2 2 0 36(_arch(_uni))))
		(_sig(_int dbg_alu_result 2 0 37(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_wait_for)(_trgt(1)))))
			(line__67(_arch 1 0 67(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000043 55 417 0 testbench_for_controller
(_configuration VHDL (testbench_for_controller 0 78 (controller_tb))
	(_version ve8)
	(_time 1672697020421 2023.01.03 01:33:40)
	(_source(\../src/TestBench/controller_TB.vhd\))
	(_parameters tan)
	(_code b8edb4ecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Controller controller_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000065 55 2091          1672697886383 InstructionMemory_behave
(_unit VHDL(instructionmemory 0 5(instructionmemory_behave 0 19))
	(_version ve8)
	(_time 1672697886384 2023.01.03 01:48:06)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 693a3669353f3e7e6f677b323d6f6a6e6d6f606f3f)
	(_ent
		(_time 1672584384985)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int addr 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 1 0 8(_ent(_out))))
		(_port(_int readr2 1 0 9(_ent(_out))))
		(_port(_int writer 1 0 10(_ent(_out))))
		(_port(_int op 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int Mem_type 0 20(_array 2((_to i 0 i 15)))))
		(_sig(_int mem 3 0 21(_arch(_uni(((_string \"10000101"\))((_string \"11011001"\))((_string \"00101101"\))((_string \"01110001"\))((_string \"10000101"\))((_string \"11011001"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\))((_string \"00000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 38(_array -1((_dto i 7 i 0)))))
		(_sig(_int data 4 0 38(_arch(_uni(_string \"00000000"\)))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(6))(_sens(0)(5))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_alias((writer)(data(d_7_6))))(_trgt(3))(_sens(6(d_7_6))))))
			(line__43(_arch 2 0 43(_assignment(_alias((readr1)(data(d_5_4))))(_trgt(1))(_sens(6(d_5_4))))))
			(line__44(_arch 3 0 44(_assignment(_alias((readr2)(data(d_3_2))))(_trgt(2))(_sens(6(d_3_2))))))
			(line__45(_arch 4 0 45(_assignment(_alias((op)(data(d_1_0))))(_trgt(4))(_sens(6(d_1_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . InstructionMemory_behave 5 -1)
)
V 000051 55 848           1672697893920 ALU_behave
(_unit VHDL(alu 0 5(alu_behave 0 15))
	(_version ve8)
	(_time 1672697893921 2023.01.03 01:48:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d4d28686838285c2d4d7978f80d2d5d287d3d1d2d5)
	(_ent
		(_time 1672572827365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int opnd1 0 0 7(_ent(_in))))
		(_port(_int opnd2 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int op 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
	)
	(_model . ALU_behave 1 -1)
)
V 000050 55 798           1672698028487 PC_behave
(_unit VHDL(pc 0 5(pc_behave 0 14))
	(_version ve8)
	(_time 1672698028488 2023.01.03 01:50:28)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 77712676732123617574672d257077717470777174)
	(_ent
		(_time 1672671069699)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int input 0 0 7(_ent(_in(_string \"0000"\)))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int output 0 0 9(_ent(_out(_string \"0000"\)))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . PC_behave 1 -1)
)
I 000060 55 1378          1672698138667 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 18))
	(_version ve8)
	(_time 1672698138668 2023.01.03 01:52:18)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code e2b6e8b1e5b5b1f4e9e5f1b9b7e4e7e5e0e4e4e4eb)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 11(_ent(_in))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 19(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 20(_arch(_uni(((_string \"0011"\))((_string \"0100"\))((_string \"0000"\))((_string \"0000"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
I 000058 55 6619          1672698266208 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 23))
	(_version ve8)
	(_time 1672698266209 2023.01.03 01:54:26)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 1d494c1a1f4a1c0a1e4f0f471a1b4e1b4e1b181a1f)
	(_ent
		(_time 1672694331271)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 46(_ent (_in))))
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int output 6 0 48(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 26(_ent (_in))))
				(_port(_int opnd2 2 0 27(_ent (_in))))
				(_port(_int op 3 0 28(_ent (_in))))
				(_port(_int result 2 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 35(_ent (_in))))
				(_port(_int readr1 5 0 36(_ent (_out))))
				(_port(_int readr2 5 0 37(_ent (_out))))
				(_port(_int writer 5 0 38(_ent (_out))))
				(_port(_int op 5 0 39(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 54(_ent (_in))))
				(_port(_int readr2 7 0 55(_ent (_in))))
				(_port(_int writer 7 0 56(_ent (_in))))
				(_port(_int writed 8 0 57(_ent (_in))))
				(_port(_int regwrite -1 0 58(_ent (_in))))
				(_port(_int readd1 8 0 59(_ent (_out))))
				(_port(_int readd2 8 0 60(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 94(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 95(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 96(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 97(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 35(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 46(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 57(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 65(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 65(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 67(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 67(_arch(_uni))))
		(_sig(_int alu_result 9 0 68(_arch(_uni))))
		(_sig(_int im_addr 9 0 71(_arch(_uni))))
		(_sig(_int im_readr1 10 0 72(_arch(_uni))))
		(_sig(_int im_readr2 10 0 73(_arch(_uni))))
		(_sig(_int im_writer 10 0 74(_arch(_uni))))
		(_sig(_int im_op 10 0 75(_arch(_uni))))
		(_sig(_int pc_input 9 0 78(_arch(_uni))))
		(_sig(_int pc_clk -1 0 79(_arch(_uni))))
		(_sig(_int pc_output 9 0 80(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 83(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 84(_arch(_uni))))
		(_sig(_int rf_writer 10 0 85(_arch(_uni))))
		(_sig(_int rf_writed 9 0 86(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 87(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 88(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 89(_arch(_uni))))
		(_sig(_int counter 9 0 90(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__99(_arch 1 0 99(_assignment(_alias((im_addr)(counter)))(_trgt(14))(_sens(29)))))
			(line__100(_arch 2 0 100(_assignment(_alias((rf_readr1)(im_readr1)))(_trgt(22))(_sens(15)))))
			(line__101(_arch 3 0 101(_assignment(_alias((rf_readr2)(im_readr2)))(_trgt(23))(_sens(16)))))
			(line__102(_arch 4 0 102(_assignment(_alias((rf_writer)(im_writer)))(_trgt(24))(_sens(17)))))
			(line__103(_arch 5 0 103(_assignment(_alias((alu_opnd1)(rf_readd1)))(_trgt(10))(_sens(27)))))
			(line__104(_arch 6 0 104(_assignment(_alias((alu_opnd2)(rf_readd2)))(_trgt(11))(_sens(28)))))
			(line__105(_arch 7 0 105(_assignment(_alias((alu_op)(im_op)))(_trgt(12))(_sens(18)))))
			(line__106(_arch 8 0 106(_assignment(_alias((rf_writed)(alu_result)))(_trgt(25))(_sens(13)))))
			(line__109(_arch 9 0 109(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__110(_arch 10 0 110(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(3))(_sens(15)))))
			(line__111(_arch 11 0 111(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(4))(_sens(16)))))
			(line__112(_arch 12 0 112(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__113(_arch 13 0 113(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__114(_arch 14 0 114(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__115(_arch 15 0 115(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__116(_arch 16 0 116(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__117(_arch 17 0 117(_prcs(_simple)(_trgt(29))(_sens(1))(_read(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 18 -1)
)
V 000058 55 6627          1672698553498 Controller_behave
(_unit VHDL(controller 0 5(controller_behave 0 29))
	(_version ve8)
	(_time 1672698553499 2023.01.03 01:59:13)
	(_source(\../src/Controller.vhd\))
	(_parameters tan)
	(_code 4f48184d4f184e584c1d5d1548491c491c494a484d)
	(_ent
		(_time 1672694331271)
	)
	(_comp
		(PC
			(_object
				(_port(_int input 6 0 52(_ent (_in))))
				(_port(_int clk -1 0 53(_ent (_in))))
				(_port(_int output 6 0 54(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int opnd1 2 0 32(_ent (_in))))
				(_port(_int opnd2 2 0 33(_ent (_in))))
				(_port(_int op 3 0 34(_ent (_in))))
				(_port(_int result 2 0 35(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int addr 4 0 41(_ent (_in))))
				(_port(_int readr1 5 0 42(_ent (_out))))
				(_port(_int readr2 5 0 43(_ent (_out))))
				(_port(_int writer 5 0 44(_ent (_out))))
				(_port(_int op 5 0 45(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int readr1 7 0 60(_ent (_in))))
				(_port(_int readr2 7 0 61(_ent (_in))))
				(_port(_int writer 7 0 62(_ent (_in))))
				(_port(_int writed 8 0 63(_ent (_in))))
				(_port(_int regwrite -1 0 64(_ent (_in))))
				(_port(_int readd1 8 0 65(_ent (_out))))
				(_port(_int readd2 8 0 66(_ent (_out))))
			)
		)
	)
	(_inst pccom 0 100(_comp PC)
		(_port
			((input)(pc_input))
			((clk)(pc_clk))
			((output)(pc_output))
		)
		(_use(_ent . PC)
		)
	)
	(_inst alucom 0 101(_comp ALU)
		(_port
			((opnd1)(alu_opnd1))
			((opnd2)(alu_opnd2))
			((op)(alu_op))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst imcom 0 102(_comp InstructionMemory)
		(_port
			((addr)(im_addr))
			((readr1)(im_readr1))
			((readr2)(im_readr2))
			((writer)(im_writer))
			((op)(im_op))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst rfcom 0 103(_comp RegisterFile)
		(_port
			((readr1)(rf_readr1))
			((readr2)(rf_readr2))
			((writer)(rf_writer))
			((writed)(rf_writed))
			((regwrite)(rf_regwrite))
			((readd1)(rf_readd1))
			((readd2)(rf_readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int dbg_counter 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int dbg_im_readr1 1 0 10(_ent(_out))))
		(_port(_int dbg_im_readr2 1 0 11(_ent(_out))))
		(_port(_int dbg_im_writer 1 0 12(_ent(_out))))
		(_port(_int dbg_im_op 1 0 13(_ent(_out))))
		(_port(_int dbg_rf_readd1 0 0 14(_ent(_out))))
		(_port(_int dbg_rf_readd2 0 0 15(_ent(_out))))
		(_port(_int dbg_alu_result 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 41(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 42(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 60(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 71(_array -1((_dto i 3 i 0)))))
		(_sig(_int alu_opnd1 9 0 71(_arch(_uni))))
		(_sig(_int alu_opnd2 9 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 73(_array -1((_dto i 1 i 0)))))
		(_sig(_int alu_op 10 0 73(_arch(_uni))))
		(_sig(_int alu_result 9 0 74(_arch(_uni))))
		(_sig(_int im_addr 9 0 77(_arch(_uni))))
		(_sig(_int im_readr1 10 0 78(_arch(_uni))))
		(_sig(_int im_readr2 10 0 79(_arch(_uni))))
		(_sig(_int im_writer 10 0 80(_arch(_uni))))
		(_sig(_int im_op 10 0 81(_arch(_uni))))
		(_sig(_int pc_input 9 0 84(_arch(_uni))))
		(_sig(_int pc_clk -1 0 85(_arch(_uni))))
		(_sig(_int pc_output 9 0 86(_arch(_uni))))
		(_sig(_int rf_readr1 10 0 89(_arch(_uni))))
		(_sig(_int rf_readr2 10 0 90(_arch(_uni))))
		(_sig(_int rf_writer 10 0 91(_arch(_uni))))
		(_sig(_int rf_writed 9 0 92(_arch(_uni))))
		(_sig(_int rf_regwrite -1 0 93(_arch(_uni))))
		(_sig(_int rf_readd1 9 0 94(_arch(_uni))))
		(_sig(_int rf_readd2 9 0 95(_arch(_uni))))
		(_sig(_int counter 9 0 96(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__104(_arch 0 0 104(_assignment(_alias((pc_clk)(clk)))(_simpleassign BUF)(_trgt(20))(_sens(1)))))
			(line__105(_arch 1 0 105(_assignment(_alias((im_addr)(counter)))(_trgt(14))(_sens(29)))))
			(line__106(_arch 2 0 106(_assignment(_alias((rf_readr1)(im_readr1)))(_trgt(22))(_sens(15)))))
			(line__107(_arch 3 0 107(_assignment(_alias((rf_readr2)(im_readr2)))(_trgt(23))(_sens(16)))))
			(line__108(_arch 4 0 108(_assignment(_alias((rf_writer)(im_writer)))(_trgt(24))(_sens(17)))))
			(line__109(_arch 5 0 109(_assignment(_alias((alu_opnd1)(rf_readd1)))(_trgt(10))(_sens(27)))))
			(line__110(_arch 6 0 110(_assignment(_alias((alu_opnd2)(rf_readd2)))(_trgt(11))(_sens(28)))))
			(line__111(_arch 7 0 111(_assignment(_alias((alu_op)(im_op)))(_trgt(12))(_sens(18)))))
			(line__112(_arch 8 0 112(_assignment(_alias((rf_writed)(alu_result)))(_trgt(25))(_sens(13)))))
			(line__115(_arch 9 0 115(_assignment(_alias((dbg_counter)(counter)))(_trgt(2))(_sens(29)))))
			(line__116(_arch 10 0 116(_assignment(_alias((dbg_im_readr1)(im_readr1)))(_trgt(3))(_sens(15)))))
			(line__117(_arch 11 0 117(_assignment(_alias((dbg_im_readr2)(im_readr2)))(_trgt(4))(_sens(16)))))
			(line__118(_arch 12 0 118(_assignment(_alias((dbg_im_writer)(im_writer)))(_trgt(5))(_sens(17)))))
			(line__119(_arch 13 0 119(_assignment(_alias((dbg_im_op)(im_op)))(_trgt(6))(_sens(18)))))
			(line__120(_arch 14 0 120(_assignment(_alias((dbg_rf_readd1)(rf_readd1)))(_trgt(7))(_sens(27)))))
			(line__121(_arch 15 0 121(_assignment(_alias((dbg_rf_readd2)(rf_readd2)))(_trgt(8))(_sens(28)))))
			(line__122(_arch 16 0 122(_assignment(_alias((dbg_alu_result)(alu_result)))(_trgt(9))(_sens(13)))))
			(line__123(_arch 17 0 123(_prcs(_simple)(_trgt(29))(_sens(1))(_read(29)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018)
	)
	(_model . Controller_behave 18 -1)
)
I 000060 55 1378          1674054835747 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 18))
	(_version ve8)
	(_time 1674054835751 2023.01.18 18:43:55)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code eeb8e9bdbeb9bdf8e5e9fdb5bbe8ebe9ece8e8e8e7)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 11(_ent(_in))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 19(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 20(_arch(_uni(((_string \"0011"\))((_string \"0100"\))((_string \"0000"\))((_string \"0000"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
V 000060 55 1378          1674054889598 RegisterFile_behave
(_unit VHDL(registerfile 0 5(registerfile_behave 0 18))
	(_version ve8)
	(_time 1674054889599 2023.01.18 18:44:49)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 42424840451511544945511917444745404444444b)
	(_ent
		(_time 1672660447675)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int readr1 0 0 7(_ent(_in))))
		(_port(_int readr2 0 0 8(_ent(_in))))
		(_port(_int writer 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int writed 1 0 10(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 11(_ent(_in))))
		(_port(_int readd1 1 0 12(_ent(_out))))
		(_port(_int readd2 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_type(_int RegFile_type 0 19(_array 2((_to i 0 i 3)))))
		(_sig(_int regfile 3 0 20(_arch(_uni(((_string \"0011"\))((_string \"0100"\))((_string \"0000"\))((_string \"0000"\)))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . RegisterFile_behave 1 -1)
)
V 000056 55 2084          1674054954880 TB_ARCHITECTURE
(_unit VHDL(registerfile_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1674054954881 2023.01.18 18:45:54)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 43434641451410554f10501816454644414545454a)
	(_ent
		(_time 1672660905212)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int readr1 0 0 14(_ent (_in))))
				(_port(_int readr2 0 0 15(_ent (_in))))
				(_port(_int writer 0 0 16(_ent (_in))))
				(_port(_int writed 1 0 17(_ent (_in))))
				(_port(_int regwrite -1 0 18(_ent (_in))))
				(_port(_int readd1 1 0 19(_ent (_out))))
				(_port(_int readd2 1 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp RegisterFile)
		(_port
			((readr1)(readr1))
			((readr2)(readr2))
			((writer)(writer))
			((writed)(writed))
			((regwrite)(regwrite))
			((readd1)(readd1))
			((readd2)(readd2))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 14(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int readr1 2 0 24(_arch(_uni))))
		(_sig(_int readr2 2 0 25(_arch(_uni))))
		(_sig(_int writer 2 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27(_array -1((_dto i 3 i 0)))))
		(_sig(_int writed 3 0 27(_arch(_uni))))
		(_sig(_int regwrite -1 0 28(_arch(_uni))))
		(_sig(_int readd1 3 0 30(_arch(_uni))))
		(_sig(_int readd2 3 0 31(_arch(_uni))))
		(_cnst(_int period -2 0 34(_arch((ns 4632092954238910464)))))
		(_cnst(_int pulseperiod -2 0 35(_arch((ns 4607182418800017408)))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000045 55 427 0 testbench_for_registerfile
(_configuration VHDL (testbench_for_registerfile 0 96 (registerfile_tb))
	(_version ve8)
	(_time 1674054954923 2023.01.18 18:45:54)
	(_source(\../src/TestBench/registerfile_TB.vhd\))
	(_parameters tan)
	(_code 6262616265343575666370383664376461646a6734)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . RegisterFile registerfile_behave
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
