{
  "design": {
    "design_info": {
      "boundary_crc": "0x7A132D5280A63054",
      "design_src": "C:/Projects/FAU-Modem/OFDM/Xilinx/Vivado/build/radio_top_pynq/radio_top_pynq.srcs/sources_1/bd/PS_Zynq/PS_Zynq.bd",
      "device": "xc7z020clg400-1",
      "name": "PS_Zynq_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true",
      "variant": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_100": "",
      "smartconnect_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "proc_sys_reset_10": "",
      "proc_sys_reset_40": "",
      "gpio_regs": {
        "axi_gpio_0": "",
        "axi_gpio_1": "",
        "delimiter_1": "",
        "axi_gpio_2": "",
        "delimiter_2": "",
        "delimiter_0": ""
      }
    },
    "interface_ports": {
      "M_AXI_DMA": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "10",
            "value_src": "ip_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "strong"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "strong"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "strong"
          },
          "PROTOCOL": {
            "value": "AXI4LITE",
            "value_src": "ip_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "memory_map_ref": "M_AXI_DMA",
        "port_maps": {
          "AWADDR": {
            "physical_name": "M_AXI_DMA_awaddr",
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M_AXI_DMA_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M_AXI_DMA_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_DMA_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M_AXI_DMA_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_DMA_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "M_AXI_DMA_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXI_DMA_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "M_AXI_DMA_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M_AXI_DMA_araddr",
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M_AXI_DMA_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M_AXI_DMA_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M_AXI_DMA_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "M_AXI_DMA_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M_AXI_DMA_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_DMA_rready",
            "direction": "O"
          }
        }
      },
      "S00_AXI_DMA": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "strong"
          },
          "HAS_BRESP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "strong"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "auto_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY",
            "value_src": "auto_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "address_space_ref": "S00_AXI_DMA",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S00_AXI_DMA_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S00_AXI_DMA_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "S00_AXI_DMA_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S00_AXI_DMA_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S00_AXI_DMA_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "S00_AXI_DMA_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S00_AXI_DMA_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "S00_AXI_DMA_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S00_AXI_DMA_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "S00_AXI_DMA_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S00_AXI_DMA_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "S00_AXI_DMA_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S00_AXI_DMA_rready",
            "direction": "I"
          }
        }
      },
      "S01_AXI_DMA": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "strong"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "strong"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "strong"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "auto_prop"
          },
          "READ_WRITE_MODE": {
            "value": "WRITE_ONLY",
            "value_src": "auto_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "address_space_ref": "S01_AXI_DMA",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "S01_AXI_DMA_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S01_AXI_DMA_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "S01_AXI_DMA_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S01_AXI_DMA_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S01_AXI_DMA_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "S01_AXI_DMA_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S01_AXI_DMA_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "S01_AXI_DMA_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S01_AXI_DMA_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "S01_AXI_DMA_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S01_AXI_DMA_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "S01_AXI_DMA_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S01_AXI_DMA_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "S01_AXI_DMA_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S01_AXI_DMA_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "S01_AXI_DMA_bready",
            "direction": "I"
          }
        }
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "M_AXI_BRAM": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "14",
            "value_src": "ip_prop"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "CLK_DOMAIN": {
            "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "strong"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "strong"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "strong"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "strong"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "strong"
          },
          "MAX_BURST_LENGTH": {
            "value": "16",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "strong"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "strong"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "strong"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default_prop"
          }
        },
        "memory_map_ref": "M_AXI_BRAM",
        "port_maps": {
          "AWADDR": {
            "physical_name": "M_AXI_BRAM_awaddr",
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M_AXI_BRAM_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "M_AXI_BRAM_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M_AXI_BRAM_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M_AXI_BRAM_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M_AXI_BRAM_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M_AXI_BRAM_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M_AXI_BRAM_awvalid",
            "direction": "O"
          },
          "AWREADY": {
            "physical_name": "M_AXI_BRAM_awready",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_BRAM_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "M_AXI_BRAM_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M_AXI_BRAM_wlast",
            "direction": "O"
          },
          "WVALID": {
            "physical_name": "M_AXI_BRAM_wvalid",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_BRAM_wready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "M_AXI_BRAM_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXI_BRAM_bvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "M_AXI_BRAM_bready",
            "direction": "O"
          },
          "ARADDR": {
            "physical_name": "M_AXI_BRAM_araddr",
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M_AXI_BRAM_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "M_AXI_BRAM_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M_AXI_BRAM_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M_AXI_BRAM_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M_AXI_BRAM_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M_AXI_BRAM_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M_AXI_BRAM_arvalid",
            "direction": "O"
          },
          "ARREADY": {
            "physical_name": "M_AXI_BRAM_arready",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M_AXI_BRAM_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "M_AXI_BRAM_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M_AXI_BRAM_rlast",
            "direction": "I"
          },
          "RVALID": {
            "physical_name": "M_AXI_BRAM_rvalid",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_BRAM_rready",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "aclk_100M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXI_DMA:M_AXI_BRAM:S00_AXI_DMA:S01_AXI_DMA",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_100M",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aclk_10M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_10M",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "10000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aclk_40M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_40M",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK2",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "40000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn_40M": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "aresetn_10M": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "aresetn_100M": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "fs_cycles": {
        "direction": "O",
        "left": "26",
        "right": "0"
      },
      "nfft": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "cp_len": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "nfft_scaled": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "symbols": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "fft_inv": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "negative_freq": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "continuous": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dl_en": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "playback_en": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "fft_config_en": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "PS_Zynq_inst_0_processing_system7_0_0",
        "xci_path": "ip\\PS_Zynq_inst_0_processing_system7_0_0\\PS_Zynq_inst_0_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "40.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "40000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "40"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.14"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "31.12"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.2"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "31.08"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "proc_sys_reset_100": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "PS_Zynq_inst_0_proc_sys_reset_100_0",
        "xci_path": "ip\\PS_Zynq_inst_0_proc_sys_reset_100_0\\PS_Zynq_inst_0_proc_sys_reset_100_0.xci",
        "inst_hier_path": "proc_sys_reset_100"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "PS_Zynq_inst_0_smartconnect_0_0",
        "xci_path": "ip\\PS_Zynq_inst_0_smartconnect_0_0\\PS_Zynq_inst_0_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\PS_Zynq_inst_0_axi_interconnect_0_0\\PS_Zynq_inst_0_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "PS_Zynq_inst_0_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "undefined"
              }
            },
            "port_maps": {
              "ARADDR": {
                "physical_name": "S00_AXI_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "S00_AXI_arlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "S00_AXI_arsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "S00_AXI_arburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "S00_AXI_arcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S00_AXI_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S00_AXI_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S00_AXI_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S00_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S00_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "S00_AXI_rlast",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "S00_AXI_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S00_AXI_rready",
                "direction": "I"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "AWADDR": {
                "physical_name": "M00_AXI_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M00_AXI_awlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M00_AXI_awsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M00_AXI_awburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M00_AXI_awlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "M00_AXI_awcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M00_AXI_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M00_AXI_awqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M00_AXI_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M00_AXI_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M00_AXI_wdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M00_AXI_wstrb",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M00_AXI_wlast",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M00_AXI_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M00_AXI_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M00_AXI_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M00_AXI_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M00_AXI_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M00_AXI_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M00_AXI_arlen",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M00_AXI_arsize",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M00_AXI_arburst",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M00_AXI_arlock",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARCACHE": {
                "physical_name": "M00_AXI_arcache",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M00_AXI_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M00_AXI_arqos",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M00_AXI_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M00_AXI_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M00_AXI_rdata",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M00_AXI_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M00_AXI_rlast",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M00_AXI_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M00_AXI_rready",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M00_AXI_arid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "AWID": {
                "physical_name": "M00_AXI_awid",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "BID": {
                "physical_name": "M00_AXI_bid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "RID": {
                "physical_name": "M00_AXI_rid",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "WID": {
                "physical_name": "M00_AXI_wid",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            }
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "undefined"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S01_AXI_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "S01_AXI_awlen",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "S01_AXI_awsize",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "S01_AXI_awburst",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWCACHE": {
                "physical_name": "S01_AXI_awcache",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S01_AXI_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S01_AXI_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S01_AXI_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S01_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S01_AXI_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "S01_AXI_wlast",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "S01_AXI_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S01_AXI_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S01_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S01_AXI_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S01_AXI_bready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "PS_Zynq_inst_0_xbar_0",
            "xci_path": "ip\\PS_Zynq_inst_0_xbar_0\\PS_Zynq_inst_0_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "M00_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M00_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M01_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M02_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M03_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M04_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M05_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M06_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M07_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M08_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M09_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M10_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M11_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M12_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M13_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M14_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A01_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A02_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A03_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A04_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A05_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A06_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A07_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A08_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A09_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A10_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A11_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A12_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A13_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A14_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "M15_A15_BASE_ADDR": {
                "value": "0xffffffffffffffff"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_arlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_arlock",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_arqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_rlast",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_arlen",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "S_AXI_arsize",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_arburst",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_arcache",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_rlast",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "PS_Zynq_inst_0_auto_us_0",
                "xci_path": "ip\\PS_Zynq_inst_0_auto_us_0\\PS_Zynq_inst_0_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_awlen",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_awlock",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_awqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_awlen",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_awsize",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_awburst",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_awcache",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_wlast",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "PS_Zynq_inst_0_auto_us_1",
                "xci_path": "ip\\PS_Zynq_inst_0_auto_us_1\\PS_Zynq_inst_0_auto_us_1.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_awaddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "M_AXI_awlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "M_AXI_awsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "M_AXI_awburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "M_AXI_awlock",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "M_AXI_awcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_awprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "M_AXI_awqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_awvalid",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_awready",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_wdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_wstrb",
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "M_AXI_wlast",
                    "direction": "O"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_wvalid",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_wready",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_bresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_bvalid",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_bready",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_araddr",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "M_AXI_arlen",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "M_AXI_arsize",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "M_AXI_arburst",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "M_AXI_arlock",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "M_AXI_arcache",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_arprot",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "M_AXI_arqos",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_arvalid",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_arready",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_rdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_rresp",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "M_AXI_rlast",
                    "direction": "I"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_rvalid",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_rready",
                    "direction": "O"
                  },
                  "ARID": {
                    "physical_name": "M_AXI_arid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "AWID": {
                    "physical_name": "M_AXI_awid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "BID": {
                    "physical_name": "M_AXI_bid",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "RID": {
                    "physical_name": "M_AXI_rid",
                    "direction": "I",
                    "left": "5",
                    "right": "0"
                  },
                  "WID": {
                    "physical_name": "M_AXI_wid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                }
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_awaddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWLEN": {
                    "physical_name": "S_AXI_awlen",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "AWSIZE": {
                    "physical_name": "S_AXI_awsize",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWBURST": {
                    "physical_name": "S_AXI_awburst",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "AWLOCK": {
                    "physical_name": "S_AXI_awlock",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "AWCACHE": {
                    "physical_name": "S_AXI_awcache",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWREGION": {
                    "physical_name": "S_AXI_awregion",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWQOS": {
                    "physical_name": "S_AXI_awqos",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_wdata",
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_wstrb",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "WLAST": {
                    "physical_name": "S_AXI_wlast",
                    "direction": "I"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_araddr",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARLEN": {
                    "physical_name": "S_AXI_arlen",
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "ARSIZE": {
                    "physical_name": "S_AXI_arsize",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARBURST": {
                    "physical_name": "S_AXI_arburst",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "ARLOCK": {
                    "physical_name": "S_AXI_arlock",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "ARCACHE": {
                    "physical_name": "S_AXI_arcache",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARREGION": {
                    "physical_name": "S_AXI_arregion",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARQOS": {
                    "physical_name": "S_AXI_arqos",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_rdata",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RLAST": {
                    "physical_name": "S_AXI_rlast",
                    "direction": "O"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_rready",
                    "direction": "I"
                  },
                  "ARID": {
                    "physical_name": "S_AXI_arid",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "AWID": {
                    "physical_name": "S_AXI_awid",
                    "direction": "I",
                    "left": "0",
                    "right": "0"
                  },
                  "BID": {
                    "physical_name": "S_AXI_bid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  },
                  "RID": {
                    "physical_name": "S_AXI_rid",
                    "direction": "O",
                    "left": "0",
                    "right": "0"
                  }
                }
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "PS_Zynq_inst_0_auto_pc_0",
                "xci_path": "ip\\PS_Zynq_inst_0_auto_pc_0\\PS_Zynq_inst_0_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "proc_sys_reset_10": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "PS_Zynq_inst_0_proc_sys_reset_10_0",
        "xci_path": "ip\\PS_Zynq_inst_0_proc_sys_reset_10_0\\PS_Zynq_inst_0_proc_sys_reset_10_0.xci",
        "inst_hier_path": "proc_sys_reset_10"
      },
      "proc_sys_reset_40": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "PS_Zynq_inst_0_proc_sys_reset_40_0",
        "xci_path": "ip\\PS_Zynq_inst_0_proc_sys_reset_40_0\\PS_Zynq_inst_0_proc_sys_reset_40_0.xci",
        "inst_hier_path": "proc_sys_reset_40"
      },
      "gpio_regs": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S_AXI_araddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S_AXI_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S_AXI_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S_AXI_awaddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S_AXI_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S_AXI_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S_AXI_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S_AXI_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S_AXI_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S_AXI_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S_AXI_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "S_AXI_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_wvalid",
                "direction": "I"
              }
            }
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S_AXI1_araddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S_AXI1_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S_AXI1_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S_AXI1_awaddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S_AXI1_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S_AXI1_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S_AXI1_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S_AXI1_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI1_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI1_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S_AXI1_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S_AXI1_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI1_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI1_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S_AXI1_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "S_AXI1_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI1_wvalid",
                "direction": "I"
              }
            }
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "port_maps": {
              "ARADDR": {
                "physical_name": "S_AXI2_araddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "ARREADY": {
                "physical_name": "S_AXI2_arready",
                "direction": "O"
              },
              "ARVALID": {
                "physical_name": "S_AXI2_arvalid",
                "direction": "I"
              },
              "AWADDR": {
                "physical_name": "S_AXI2_awaddr",
                "direction": "I",
                "left": "8",
                "right": "0"
              },
              "AWREADY": {
                "physical_name": "S_AXI2_awready",
                "direction": "O"
              },
              "AWVALID": {
                "physical_name": "S_AXI2_awvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "S_AXI2_bready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "S_AXI2_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI2_bvalid",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI2_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RREADY": {
                "physical_name": "S_AXI2_rready",
                "direction": "I"
              },
              "RRESP": {
                "physical_name": "S_AXI2_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI2_rvalid",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI2_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WREADY": {
                "physical_name": "S_AXI2_wready",
                "direction": "O"
              },
              "WSTRB": {
                "physical_name": "S_AXI2_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI2_wvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk_100M": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn_100M": {
            "type": "rst",
            "direction": "I"
          },
          "cp_len": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "nfft_scaled": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "symbols": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "fs_cycles": {
            "direction": "O",
            "left": "26",
            "right": "0"
          },
          "nfft": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "fft_inv": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "negative_freq": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "continuous": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dl_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "playback_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "fft_config_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "PS_Zynq_inst_0_axi_gpio_0_0",
            "xci_path": "ip\\PS_Zynq_inst_0_axi_gpio_0_0\\PS_Zynq_inst_0_axi_gpio_0_0.xci",
            "inst_hier_path": "gpio_regs/axi_gpio_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "PS_Zynq_inst_0_axi_gpio_1_0",
            "xci_path": "ip\\PS_Zynq_inst_0_axi_gpio_1_0\\PS_Zynq_inst_0_axi_gpio_1_0.xci",
            "inst_hier_path": "gpio_regs/axi_gpio_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "18"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "delimiter_1": {
            "vlnv": "user.org:user:delimiter:1.0",
            "xci_name": "PS_Zynq_inst_0_delimiter_1_0",
            "xci_path": "ip\\PS_Zynq_inst_0_delimiter_1_0\\PS_Zynq_inst_0_delimiter_1_0.xci",
            "inst_hier_path": "gpio_regs/delimiter_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "NUM_OUTPUTS": {
                "value": "3"
              },
              "OUT0_WIDTH": {
                "value": "16"
              },
              "OUT1_WIDTH": {
                "value": "12"
              },
              "OUT2_WIDTH": {
                "value": "4"
              }
            }
          },
          "axi_gpio_2": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "PS_Zynq_inst_0_axi_gpio_2_0",
            "xci_path": "ip\\PS_Zynq_inst_0_axi_gpio_2_0\\PS_Zynq_inst_0_axi_gpio_2_0.xci",
            "inst_hier_path": "gpio_regs/axi_gpio_2",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "delimiter_2": {
            "vlnv": "user.org:user:delimiter:1.0",
            "xci_name": "PS_Zynq_inst_0_delimiter_2_0",
            "xci_path": "ip\\PS_Zynq_inst_0_delimiter_2_0\\PS_Zynq_inst_0_delimiter_2_0.xci",
            "inst_hier_path": "gpio_regs/delimiter_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "18"
              },
              "NUM_OUTPUTS": {
                "value": "8"
              },
              "OUT0_WIDTH": {
                "value": "1"
              },
              "OUT2_WIDTH": {
                "value": "1"
              },
              "OUT3_WIDTH": {
                "value": "5"
              },
              "OUT4_WIDTH": {
                "value": "1"
              },
              "OUT5_WIDTH": {
                "value": "1"
              },
              "OUT6_WIDTH": {
                "value": "7"
              },
              "OUT7_WIDTH": {
                "value": "1"
              }
            }
          },
          "delimiter_0": {
            "vlnv": "user.org:user:delimiter:1.0",
            "xci_name": "PS_Zynq_inst_0_delimiter_0_0",
            "xci_path": "ip\\PS_Zynq_inst_0_delimiter_0_0\\PS_Zynq_inst_0_delimiter_0_0.xci",
            "inst_hier_path": "gpio_regs/delimiter_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "OUT0_WIDTH": {
                "value": "27"
              },
              "OUT1_WIDTH": {
                "value": "5"
              }
            }
          }
        },
        "interface_nets": {
          "smartconnect_0_M02_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "smartconnect_0_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "axi_gpio_1/S_AXI"
            ]
          },
          "smartconnect_0_M04_AXI": {
            "interface_ports": [
              "S_AXI2",
              "axi_gpio_2/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "delimiter_1/IN0"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "delimiter_0/IN0"
            ]
          },
          "axi_gpio_1_gpio_io_o": {
            "ports": [
              "axi_gpio_1/gpio_io_o",
              "delimiter_2/IN0"
            ]
          },
          "delimiter_0_OUT0": {
            "ports": [
              "delimiter_0/OUT0",
              "fs_cycles"
            ]
          },
          "delimiter_0_OUT1": {
            "ports": [
              "delimiter_0/OUT1",
              "nfft"
            ]
          },
          "delimiter_1_OUT0": {
            "ports": [
              "delimiter_1/OUT0",
              "cp_len"
            ]
          },
          "delimiter_1_OUT1": {
            "ports": [
              "delimiter_1/OUT1",
              "nfft_scaled"
            ]
          },
          "delimiter_1_OUT2": {
            "ports": [
              "delimiter_1/OUT2",
              "symbols"
            ]
          },
          "delimiter_2_OUT0": {
            "ports": [
              "delimiter_2/OUT0",
              "fft_inv"
            ]
          },
          "delimiter_2_OUT1": {
            "ports": [
              "delimiter_2/OUT1",
              "negative_freq"
            ]
          },
          "delimiter_2_OUT2": {
            "ports": [
              "delimiter_2/OUT2",
              "continuous"
            ]
          },
          "delimiter_2_OUT4": {
            "ports": [
              "delimiter_2/OUT4",
              "dl_en"
            ]
          },
          "delimiter_2_OUT5": {
            "ports": [
              "delimiter_2/OUT5",
              "playback_en"
            ]
          },
          "delimiter_2_OUT7": {
            "ports": [
              "delimiter_2/OUT7",
              "fft_config_en"
            ]
          },
          "proc_sys_reset_100_peripheral_aresetn": {
            "ports": [
              "aresetn_100M",
              "axi_gpio_1/s_axi_aresetn",
              "axi_gpio_2/s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "aclk_100M",
              "axi_gpio_1/s_axi_aclk",
              "axi_gpio_2/s_axi_aclk",
              "axi_gpio_0/s_axi_aclk"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_0_1": {
        "interface_ports": [
          "S00_AXI_DMA",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "S01_AXI_0_1": {
        "interface_ports": [
          "S01_AXI_DMA",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "smartconnect_0/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "M_AXI_DMA",
          "smartconnect_0/M00_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "M_AXI_BRAM",
          "smartconnect_0/M01_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "gpio_regs/S_AXI",
          "smartconnect_0/M02_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "gpio_regs/S_AXI1"
        ]
      },
      "smartconnect_0_M04_AXI": {
        "interface_ports": [
          "smartconnect_0/M04_AXI",
          "gpio_regs/S_AXI2"
        ]
      }
    },
    "nets": {
      "delimiter_0_OUT0": {
        "ports": [
          "gpio_regs/fs_cycles",
          "fs_cycles"
        ]
      },
      "delimiter_0_OUT1": {
        "ports": [
          "gpio_regs/nfft",
          "nfft"
        ]
      },
      "delimiter_1_OUT0": {
        "ports": [
          "gpio_regs/cp_len",
          "cp_len"
        ]
      },
      "delimiter_1_OUT1": {
        "ports": [
          "gpio_regs/nfft_scaled",
          "nfft_scaled"
        ]
      },
      "delimiter_1_OUT2": {
        "ports": [
          "gpio_regs/symbols",
          "symbols"
        ]
      },
      "gpio_regs_OUT0_0": {
        "ports": [
          "gpio_regs/fft_inv",
          "fft_inv"
        ]
      },
      "gpio_regs_OUT1_0": {
        "ports": [
          "gpio_regs/negative_freq",
          "negative_freq"
        ]
      },
      "gpio_regs_OUT2_0": {
        "ports": [
          "gpio_regs/continuous",
          "continuous"
        ]
      },
      "gpio_regs_OUT4_0": {
        "ports": [
          "gpio_regs/dl_en",
          "dl_en"
        ]
      },
      "gpio_regs_OUT5_0": {
        "ports": [
          "gpio_regs/playback_en",
          "playback_en"
        ]
      },
      "gpio_regs_OUT7_0": {
        "ports": [
          "gpio_regs/fft_config_en",
          "fft_config_en"
        ]
      },
      "proc_sys_reset_0_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_100/interconnect_aresetn",
          "smartconnect_0/aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S01_ARESETN"
        ]
      },
      "proc_sys_reset_100_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_100/peripheral_aresetn",
          "aresetn_100M",
          "gpio_regs/aresetn_100M"
        ]
      },
      "proc_sys_reset_10_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_10/peripheral_aresetn",
          "aresetn_10M"
        ]
      },
      "proc_sys_reset_40_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_40/peripheral_aresetn",
          "aresetn_40M"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "aclk_100M",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "proc_sys_reset_100/slowest_sync_clk",
          "smartconnect_0/aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "gpio_regs/aclk_100M"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "aclk_10M",
          "proc_sys_reset_10/slowest_sync_clk"
        ]
      },
      "processing_system7_0_FCLK_CLK3": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "aclk_40M",
          "proc_sys_reset_40/slowest_sync_clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_100/ext_reset_in",
          "proc_sys_reset_10/ext_reset_in",
          "proc_sys_reset_40/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI_DMA": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "S01_AXI_DMA": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_DMA": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M_AXI_BRAM": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_M_AXI_BRAM_Reg": {
                "address_block": "/M_AXI_BRAM/Reg",
                "offset": "0x40020000",
                "range": "16K"
              },
              "SEG_M_AXI_DMA_Reg": {
                "address_block": "/M_AXI_DMA/Reg",
                "offset": "0x40000000",
                "range": "128"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/gpio_regs/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "128"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/gpio_regs/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010100",
                "range": "128"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/gpio_regs/axi_gpio_2/S_AXI/Reg",
                "offset": "0x40010200",
                "range": "128"
              }
            }
          }
        }
      }
    }
  }
}