
002_Non_Preemptive_Event_Triggered.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096e4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000080c  08009888  08009888  0000a888  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a094  0800a094  0000c258  2**0
                  CONTENTS
  4 .ARM          00000008  0800a094  0800a094  0000b094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a09c  0800a09c  0000c258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a09c  0800a09c  0000b09c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0a0  0800a0a0  0000b0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  0800a0a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  20000258  0800a2fc  0000c258  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000750  0800a2fc  0000c750  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c258  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b2d  00000000  00000000  0000c288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000306c  00000000  00000000  0001fdb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001280  00000000  00000000  00022e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e5f  00000000  00000000  000240a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f1a  00000000  00000000  00024f07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000177ae  00000000  00000000  0003de21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000928cc  00000000  00000000  000555cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7e9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f84  00000000  00000000  000e7ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000ede64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000258 	.word	0x20000258
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800986c 	.word	0x0800986c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000025c 	.word	0x2000025c
 80001dc:	0800986c 	.word	0x0800986c

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b96a 	b.w	8000f64 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	460c      	mov	r4, r1
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d14e      	bne.n	8000d52 <__udivmoddi4+0xaa>
 8000cb4:	4694      	mov	ip, r2
 8000cb6:	458c      	cmp	ip, r1
 8000cb8:	4686      	mov	lr, r0
 8000cba:	fab2 f282 	clz	r2, r2
 8000cbe:	d962      	bls.n	8000d86 <__udivmoddi4+0xde>
 8000cc0:	b14a      	cbz	r2, 8000cd6 <__udivmoddi4+0x2e>
 8000cc2:	f1c2 0320 	rsb	r3, r2, #32
 8000cc6:	4091      	lsls	r1, r2
 8000cc8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	4319      	orrs	r1, r3
 8000cd2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cda:	fa1f f68c 	uxth.w	r6, ip
 8000cde:	fbb1 f4f7 	udiv	r4, r1, r7
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb04 f106 	mul.w	r1, r4, r6
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x64>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cfe:	f080 8112 	bcs.w	8000f26 <__udivmoddi4+0x27e>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 810f 	bls.w	8000f26 <__udivmoddi4+0x27e>
 8000d08:	3c02      	subs	r4, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1a59      	subs	r1, r3, r1
 8000d0e:	fa1f f38e 	uxth.w	r3, lr
 8000d12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d16:	fb07 1110 	mls	r1, r7, r0, r1
 8000d1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1e:	fb00 f606 	mul.w	r6, r0, r6
 8000d22:	429e      	cmp	r6, r3
 8000d24:	d90a      	bls.n	8000d3c <__udivmoddi4+0x94>
 8000d26:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d2e:	f080 80fc 	bcs.w	8000f2a <__udivmoddi4+0x282>
 8000d32:	429e      	cmp	r6, r3
 8000d34:	f240 80f9 	bls.w	8000f2a <__udivmoddi4+0x282>
 8000d38:	4463      	add	r3, ip
 8000d3a:	3802      	subs	r0, #2
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	b11d      	cbz	r5, 8000d4e <__udivmoddi4+0xa6>
 8000d46:	40d3      	lsrs	r3, r2
 8000d48:	2200      	movs	r2, #0
 8000d4a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d905      	bls.n	8000d62 <__udivmoddi4+0xba>
 8000d56:	b10d      	cbz	r5, 8000d5c <__udivmoddi4+0xb4>
 8000d58:	e9c5 0100 	strd	r0, r1, [r5]
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e7f5      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d62:	fab3 f183 	clz	r1, r3
 8000d66:	2900      	cmp	r1, #0
 8000d68:	d146      	bne.n	8000df8 <__udivmoddi4+0x150>
 8000d6a:	42a3      	cmp	r3, r4
 8000d6c:	d302      	bcc.n	8000d74 <__udivmoddi4+0xcc>
 8000d6e:	4290      	cmp	r0, r2
 8000d70:	f0c0 80f0 	bcc.w	8000f54 <__udivmoddi4+0x2ac>
 8000d74:	1a86      	subs	r6, r0, r2
 8000d76:	eb64 0303 	sbc.w	r3, r4, r3
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	2d00      	cmp	r5, #0
 8000d7e:	d0e6      	beq.n	8000d4e <__udivmoddi4+0xa6>
 8000d80:	e9c5 6300 	strd	r6, r3, [r5]
 8000d84:	e7e3      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000d86:	2a00      	cmp	r2, #0
 8000d88:	f040 8090 	bne.w	8000eac <__udivmoddi4+0x204>
 8000d8c:	eba1 040c 	sub.w	r4, r1, ip
 8000d90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d94:	fa1f f78c 	uxth.w	r7, ip
 8000d98:	2101      	movs	r1, #1
 8000d9a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb08 4416 	mls	r4, r8, r6, r4
 8000da6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000daa:	fb07 f006 	mul.w	r0, r7, r6
 8000dae:	4298      	cmp	r0, r3
 8000db0:	d908      	bls.n	8000dc4 <__udivmoddi4+0x11c>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x11a>
 8000dbc:	4298      	cmp	r0, r3
 8000dbe:	f200 80cd 	bhi.w	8000f5c <__udivmoddi4+0x2b4>
 8000dc2:	4626      	mov	r6, r4
 8000dc4:	1a1c      	subs	r4, r3, r0
 8000dc6:	fa1f f38e 	uxth.w	r3, lr
 8000dca:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dce:	fb08 4410 	mls	r4, r8, r0, r4
 8000dd2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dd6:	fb00 f707 	mul.w	r7, r0, r7
 8000dda:	429f      	cmp	r7, r3
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0x148>
 8000dde:	eb1c 0303 	adds.w	r3, ip, r3
 8000de2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000de6:	d202      	bcs.n	8000dee <__udivmoddi4+0x146>
 8000de8:	429f      	cmp	r7, r3
 8000dea:	f200 80b0 	bhi.w	8000f4e <__udivmoddi4+0x2a6>
 8000dee:	4620      	mov	r0, r4
 8000df0:	1bdb      	subs	r3, r3, r7
 8000df2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df6:	e7a5      	b.n	8000d44 <__udivmoddi4+0x9c>
 8000df8:	f1c1 0620 	rsb	r6, r1, #32
 8000dfc:	408b      	lsls	r3, r1
 8000dfe:	fa22 f706 	lsr.w	r7, r2, r6
 8000e02:	431f      	orrs	r7, r3
 8000e04:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e08:	fa04 f301 	lsl.w	r3, r4, r1
 8000e0c:	ea43 030c 	orr.w	r3, r3, ip
 8000e10:	40f4      	lsrs	r4, r6
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	0c38      	lsrs	r0, r7, #16
 8000e18:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e1c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e20:	fa1f fc87 	uxth.w	ip, r7
 8000e24:	fb00 441e 	mls	r4, r0, lr, r4
 8000e28:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e2c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e30:	45a1      	cmp	r9, r4
 8000e32:	fa02 f201 	lsl.w	r2, r2, r1
 8000e36:	d90a      	bls.n	8000e4e <__udivmoddi4+0x1a6>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e3e:	f080 8084 	bcs.w	8000f4a <__udivmoddi4+0x2a2>
 8000e42:	45a1      	cmp	r9, r4
 8000e44:	f240 8081 	bls.w	8000f4a <__udivmoddi4+0x2a2>
 8000e48:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e4c:	443c      	add	r4, r7
 8000e4e:	eba4 0409 	sub.w	r4, r4, r9
 8000e52:	fa1f f983 	uxth.w	r9, r3
 8000e56:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e5a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e5e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e62:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e66:	45a4      	cmp	ip, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x1d2>
 8000e6a:	193c      	adds	r4, r7, r4
 8000e6c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e70:	d267      	bcs.n	8000f42 <__udivmoddi4+0x29a>
 8000e72:	45a4      	cmp	ip, r4
 8000e74:	d965      	bls.n	8000f42 <__udivmoddi4+0x29a>
 8000e76:	3b02      	subs	r3, #2
 8000e78:	443c      	add	r4, r7
 8000e7a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e7e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e82:	eba4 040c 	sub.w	r4, r4, ip
 8000e86:	429c      	cmp	r4, r3
 8000e88:	46ce      	mov	lr, r9
 8000e8a:	469c      	mov	ip, r3
 8000e8c:	d351      	bcc.n	8000f32 <__udivmoddi4+0x28a>
 8000e8e:	d04e      	beq.n	8000f2e <__udivmoddi4+0x286>
 8000e90:	b155      	cbz	r5, 8000ea8 <__udivmoddi4+0x200>
 8000e92:	ebb8 030e 	subs.w	r3, r8, lr
 8000e96:	eb64 040c 	sbc.w	r4, r4, ip
 8000e9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431e      	orrs	r6, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e750      	b.n	8000d4e <__udivmoddi4+0xa6>
 8000eac:	f1c2 0320 	rsb	r3, r2, #32
 8000eb0:	fa20 f103 	lsr.w	r1, r0, r3
 8000eb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eb8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ebc:	4094      	lsls	r4, r2
 8000ebe:	430c      	orrs	r4, r1
 8000ec0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ec4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ec8:	fa1f f78c 	uxth.w	r7, ip
 8000ecc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ed0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ed4:	0c23      	lsrs	r3, r4, #16
 8000ed6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eda:	fb00 f107 	mul.w	r1, r0, r7
 8000ede:	4299      	cmp	r1, r3
 8000ee0:	d908      	bls.n	8000ef4 <__udivmoddi4+0x24c>
 8000ee2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ee6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eea:	d22c      	bcs.n	8000f46 <__udivmoddi4+0x29e>
 8000eec:	4299      	cmp	r1, r3
 8000eee:	d92a      	bls.n	8000f46 <__udivmoddi4+0x29e>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	4463      	add	r3, ip
 8000ef4:	1a5b      	subs	r3, r3, r1
 8000ef6:	b2a4      	uxth	r4, r4
 8000ef8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000efc:	fb08 3311 	mls	r3, r8, r1, r3
 8000f00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f04:	fb01 f307 	mul.w	r3, r1, r7
 8000f08:	42a3      	cmp	r3, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x276>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f14:	d213      	bcs.n	8000f3e <__udivmoddi4+0x296>
 8000f16:	42a3      	cmp	r3, r4
 8000f18:	d911      	bls.n	8000f3e <__udivmoddi4+0x296>
 8000f1a:	3902      	subs	r1, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	1ae4      	subs	r4, r4, r3
 8000f20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f24:	e739      	b.n	8000d9a <__udivmoddi4+0xf2>
 8000f26:	4604      	mov	r4, r0
 8000f28:	e6f0      	b.n	8000d0c <__udivmoddi4+0x64>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e706      	b.n	8000d3c <__udivmoddi4+0x94>
 8000f2e:	45c8      	cmp	r8, r9
 8000f30:	d2ae      	bcs.n	8000e90 <__udivmoddi4+0x1e8>
 8000f32:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f36:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7a8      	b.n	8000e90 <__udivmoddi4+0x1e8>
 8000f3e:	4631      	mov	r1, r6
 8000f40:	e7ed      	b.n	8000f1e <__udivmoddi4+0x276>
 8000f42:	4603      	mov	r3, r0
 8000f44:	e799      	b.n	8000e7a <__udivmoddi4+0x1d2>
 8000f46:	4630      	mov	r0, r6
 8000f48:	e7d4      	b.n	8000ef4 <__udivmoddi4+0x24c>
 8000f4a:	46d6      	mov	lr, sl
 8000f4c:	e77f      	b.n	8000e4e <__udivmoddi4+0x1a6>
 8000f4e:	4463      	add	r3, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e74d      	b.n	8000df0 <__udivmoddi4+0x148>
 8000f54:	4606      	mov	r6, r0
 8000f56:	4623      	mov	r3, r4
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e70f      	b.n	8000d7c <__udivmoddi4+0xd4>
 8000f5c:	3e02      	subs	r6, #2
 8000f5e:	4463      	add	r3, ip
 8000f60:	e730      	b.n	8000dc4 <__udivmoddi4+0x11c>
 8000f62:	bf00      	nop

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <handle_event>:

EventQueue event_queue;



void handle_event(EventType event) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
	float currentTime;
    switch (event) {
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d867      	bhi.n	8001048 <handle_event+0xe0>
 8000f78:	a201      	add	r2, pc, #4	@ (adr r2, 8000f80 <handle_event+0x18>)
 8000f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f7e:	bf00      	nop
 8000f80:	08000f91 	.word	0x08000f91
 8000f84:	08000fbf 	.word	0x08000fbf
 8000f88:	08000fed 	.word	0x08000fed
 8000f8c:	0800101b 	.word	0x0800101b
		case EVENT_TIMER1:
			currentTime = HAL_GetTick()/1000.f ;
 8000f90:	f001 f978 	bl	8002284 <HAL_GetTick>
 8000f94:	ee07 0a90 	vmov	s15, r0
 8000f98:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f9c:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 8001054 <handle_event+0xec>
 8000fa0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa4:	edc7 7a03 	vstr	s15, [r7, #12]
			print_cli("The time run task 1 - read_temp_and_hum() : %.3fs\n", currentTime );
 8000fa8:	68f8      	ldr	r0, [r7, #12]
 8000faa:	f7ff fae5 	bl	8000578 <__aeabi_f2d>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	460b      	mov	r3, r1
 8000fb2:	4829      	ldr	r0, [pc, #164]	@ (8001058 <handle_event+0xf0>)
 8000fb4:	f005 fafc 	bl	80065b0 <print_cli>
			read_temp_and_hum();
 8000fb8:	f000 fd48 	bl	8001a4c <read_temp_and_hum>
			break;
 8000fbc:	e045      	b.n	800104a <handle_event+0xe2>
        case EVENT_TIMER2:
			currentTime = HAL_GetTick()/1000.f ;
 8000fbe:	f001 f961 	bl	8002284 <HAL_GetTick>
 8000fc2:	ee07 0a90 	vmov	s15, r0
 8000fc6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fca:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001054 <handle_event+0xec>
 8000fce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fd2:	edc7 7a03 	vstr	s15, [r7, #12]
			print_cli("The time run task 2 - read_time() : %.3fs\n", currentTime );
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f7ff face 	bl	8000578 <__aeabi_f2d>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	481e      	ldr	r0, [pc, #120]	@ (800105c <handle_event+0xf4>)
 8000fe2:	f005 fae5 	bl	80065b0 <print_cli>
            read_time();
 8000fe6:	f000 fd27 	bl	8001a38 <read_time>
            break;
 8000fea:	e02e      	b.n	800104a <handle_event+0xe2>
        case EVENT_TIMER3:
			currentTime = HAL_GetTick()/1000.f ;
 8000fec:	f001 f94a 	bl	8002284 <HAL_GetTick>
 8000ff0:	ee07 0a90 	vmov	s15, r0
 8000ff4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ff8:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001054 <handle_event+0xec>
 8000ffc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001000:	edc7 7a03 	vstr	s15, [r7, #12]
			print_cli("The time run task 3 - send_uart() : %.3fs\n", currentTime );
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f7ff fab7 	bl	8000578 <__aeabi_f2d>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4814      	ldr	r0, [pc, #80]	@ (8001060 <handle_event+0xf8>)
 8001010:	f005 face 	bl	80065b0 <print_cli>
            send_uart();
 8001014:	f000 fce8 	bl	80019e8 <send_uart>
            break;
 8001018:	e017      	b.n	800104a <handle_event+0xe2>
        case EVENT_TIMER4:
			currentTime = HAL_GetTick()/1000.f ;
 800101a:	f001 f933 	bl	8002284 <HAL_GetTick>
 800101e:	ee07 0a90 	vmov	s15, r0
 8001022:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001026:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001054 <handle_event+0xec>
 800102a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800102e:	edc7 7a03 	vstr	s15, [r7, #12]
			print_cli("The time run task 4 - display_lcd() : %.3fs\n", currentTime );
 8001032:	68f8      	ldr	r0, [r7, #12]
 8001034:	f7ff faa0 	bl	8000578 <__aeabi_f2d>
 8001038:	4602      	mov	r2, r0
 800103a:	460b      	mov	r3, r1
 800103c:	4809      	ldr	r0, [pc, #36]	@ (8001064 <handle_event+0xfc>)
 800103e:	f005 fab7 	bl	80065b0 <print_cli>
            display_lcd();
 8001042:	f000 fbc9 	bl	80017d8 <display_lcd>
            break;
 8001046:	e000      	b.n	800104a <handle_event+0xe2>
        default:
            break;
 8001048:	bf00      	nop
    }
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	447a0000 	.word	0x447a0000
 8001058:	08009888 	.word	0x08009888
 800105c:	080098bc 	.word	0x080098bc
 8001060:	080098e8 	.word	0x080098e8
 8001064:	08009914 	.word	0x08009914

08001068 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	//uint32_t currentTime;
	if(htim == &htim1){
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	4a13      	ldr	r2, [pc, #76]	@ (80010c0 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001074:	4293      	cmp	r3, r2
 8001076:	d104      	bne.n	8001082 <HAL_TIM_PeriodElapsedCallback+0x1a>
		//currentTime = HAL_GetTick()/1000 ;
		enqueue_event(&event_queue, EVENT_TIMER1);
 8001078:	2100      	movs	r1, #0
 800107a:	4812      	ldr	r0, [pc, #72]	@ (80010c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800107c:	f005 face 	bl	800661c <enqueue_event>
	else if(htim == &htim4){
		//currentTime = HAL_GetTick()/1000 ;
		enqueue_event(&event_queue , EVENT_TIMER4);
		//print_cli("task 4 vao hang doi- %us\n",currentTime);
	}
}
 8001080:	e019      	b.n	80010b6 <HAL_TIM_PeriodElapsedCallback+0x4e>
	else if(htim == &htim2){
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d104      	bne.n	8001094 <HAL_TIM_PeriodElapsedCallback+0x2c>
		enqueue_event(&event_queue, EVENT_TIMER2);
 800108a:	2101      	movs	r1, #1
 800108c:	480d      	ldr	r0, [pc, #52]	@ (80010c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800108e:	f005 fac5 	bl	800661c <enqueue_event>
}
 8001092:	e010      	b.n	80010b6 <HAL_TIM_PeriodElapsedCallback+0x4e>
	else if(htim == &htim3){
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	4a0d      	ldr	r2, [pc, #52]	@ (80010cc <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d104      	bne.n	80010a6 <HAL_TIM_PeriodElapsedCallback+0x3e>
		enqueue_event(&event_queue, EVENT_TIMER3);
 800109c:	2102      	movs	r1, #2
 800109e:	4809      	ldr	r0, [pc, #36]	@ (80010c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80010a0:	f005 fabc 	bl	800661c <enqueue_event>
}
 80010a4:	e007      	b.n	80010b6 <HAL_TIM_PeriodElapsedCallback+0x4e>
	else if(htim == &htim4){
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a09      	ldr	r2, [pc, #36]	@ (80010d0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d103      	bne.n	80010b6 <HAL_TIM_PeriodElapsedCallback+0x4e>
		enqueue_event(&event_queue , EVENT_TIMER4);
 80010ae:	2103      	movs	r1, #3
 80010b0:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80010b2:	f005 fab3 	bl	800661c <enqueue_event>
}
 80010b6:	bf00      	nop
 80010b8:	3708      	adds	r7, #8
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	20000370 	.word	0x20000370
 80010c4:	20000550 	.word	0x20000550
 80010c8:	200003b8 	.word	0x200003b8
 80010cc:	20000400 	.word	0x20000400
 80010d0:	20000448 	.word	0x20000448

080010d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010da:	f001 f86d 	bl	80021b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010de:	f000 f887 	bl	80011f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e2:	f000 fb0b 	bl	80016fc <MX_GPIO_Init>
  MX_TIM1_Init();
 80010e6:	f000 f979 	bl	80013dc <MX_TIM1_Init>
  MX_I2C1_Init();
 80010ea:	f000 f8ed 	bl	80012c8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80010ee:	f000 f919 	bl	8001324 <MX_I2C2_Init>
  MX_I2C3_Init();
 80010f2:	f000 f945 	bl	8001380 <MX_I2C3_Init>
  MX_TIM2_Init();
 80010f6:	f000 f9c3 	bl	8001480 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010fa:	f000 fa0f 	bl	800151c <MX_TIM3_Init>
  MX_TIM4_Init();
 80010fe:	f000 fa5b 	bl	80015b8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001102:	f000 faa7 	bl	8001654 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001106:	f000 facf 	bl	80016a8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 800110a:	482c      	ldr	r0, [pc, #176]	@ (80011bc <main+0xe8>)
 800110c:	f003 f90e 	bl	800432c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001110:	482b      	ldr	r0, [pc, #172]	@ (80011c0 <main+0xec>)
 8001112:	f003 f90b 	bl	800432c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001116:	482b      	ldr	r0, [pc, #172]	@ (80011c4 <main+0xf0>)
 8001118:	f003 f908 	bl	800432c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800111c:	482a      	ldr	r0, [pc, #168]	@ (80011c8 <main+0xf4>)
 800111e:	f003 f905 	bl	800432c <HAL_TIM_Base_Start_IT>
  // init LCD use I2C2

  CLCD_I2C_Init(&LCD1,&hi2c2,0x4e,20,4);
 8001122:	2304      	movs	r3, #4
 8001124:	9300      	str	r3, [sp, #0]
 8001126:	2314      	movs	r3, #20
 8001128:	224e      	movs	r2, #78	@ 0x4e
 800112a:	4928      	ldr	r1, [pc, #160]	@ (80011cc <main+0xf8>)
 800112c:	4828      	ldr	r0, [pc, #160]	@ (80011d0 <main+0xfc>)
 800112e:	f004 fe51 	bl	8005dd4 <CLCD_I2C_Init>

  // init SHT21 use I2C1
  SHT2x_Init(&hi2c1);
 8001132:	4828      	ldr	r0, [pc, #160]	@ (80011d4 <main+0x100>)
 8001134:	f005 fad2 	bl	80066dc <SHT2x_Init>
  SHT2x_SetResolution(RES_14_12);
 8001138:	2000      	movs	r0, #0
 800113a:	f005 fbb7 	bl	80068ac <SHT2x_SetResolution>

  //init DS3231 use I2C3
  rtc_init(&hi2c3);
 800113e:	4826      	ldr	r0, [pc, #152]	@ (80011d8 <main+0x104>)
 8001140:	f004 fdd4 	bl	8005cec <rtc_init>

  CLCD_I2C_SetCursor(&LCD1, 10, 0);
 8001144:	2200      	movs	r2, #0
 8001146:	210a      	movs	r1, #10
 8001148:	4821      	ldr	r0, [pc, #132]	@ (80011d0 <main+0xfc>)
 800114a:	f004 feb3 	bl	8005eb4 <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1, "t:");
 800114e:	4923      	ldr	r1, [pc, #140]	@ (80011dc <main+0x108>)
 8001150:	481f      	ldr	r0, [pc, #124]	@ (80011d0 <main+0xfc>)
 8001152:	f004 ff02 	bl	8005f5a <CLCD_I2C_WriteString>

  CLCD_I2C_SetCursor(&LCD1, 10, 1);
 8001156:	2201      	movs	r2, #1
 8001158:	210a      	movs	r1, #10
 800115a:	481d      	ldr	r0, [pc, #116]	@ (80011d0 <main+0xfc>)
 800115c:	f004 feaa 	bl	8005eb4 <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1, "h:");
 8001160:	491f      	ldr	r1, [pc, #124]	@ (80011e0 <main+0x10c>)
 8001162:	481b      	ldr	r0, [pc, #108]	@ (80011d0 <main+0xfc>)
 8001164:	f004 fef9 	bl	8005f5a <CLCD_I2C_WriteString>


  // init time for rtc . It just sould run once time.
	date_time.hour =14;
 8001168:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <main+0x110>)
 800116a:	220e      	movs	r2, #14
 800116c:	701a      	strb	r2, [r3, #0]
    date_time.min =02;
 800116e:	4b1d      	ldr	r3, [pc, #116]	@ (80011e4 <main+0x110>)
 8001170:	2202      	movs	r2, #2
 8001172:	705a      	strb	r2, [r3, #1]
	date_time.sec =30;
 8001174:	4b1b      	ldr	r3, [pc, #108]	@ (80011e4 <main+0x110>)
 8001176:	221e      	movs	r2, #30
 8001178:	709a      	strb	r2, [r3, #2]
	date_time.day =4;
 800117a:	4b1a      	ldr	r3, [pc, #104]	@ (80011e4 <main+0x110>)
 800117c:	2204      	movs	r2, #4
 800117e:	70da      	strb	r2, [r3, #3]
	date_time.date =22;
 8001180:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <main+0x110>)
 8001182:	2216      	movs	r2, #22
 8001184:	711a      	strb	r2, [r3, #4]
	date_time.mon =1;
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <main+0x110>)
 8001188:	2201      	movs	r2, #1
 800118a:	715a      	strb	r2, [r3, #5]
	date_time.year =25;
 800118c:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <main+0x110>)
 800118e:	2219      	movs	r2, #25
 8001190:	719a      	strb	r2, [r3, #6]

	//rtc_write_time(&date_time);

	// init queue
	init_event_queue(&event_queue);
 8001192:	4815      	ldr	r0, [pc, #84]	@ (80011e8 <main+0x114>)
 8001194:	f005 fa2e 	bl	80065f4 <init_event_queue>

	//init uart handel
	uart_init(&huart1);
 8001198:	4814      	ldr	r0, [pc, #80]	@ (80011ec <main+0x118>)
 800119a:	f005 fc07 	bl	80069ac <uart_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	          if (dequeue_event(&event_queue, &event)) {
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	4619      	mov	r1, r3
 80011a2:	4811      	ldr	r0, [pc, #68]	@ (80011e8 <main+0x114>)
 80011a4:	f005 fa6a 	bl	800667c <dequeue_event>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d003      	beq.n	80011b6 <main+0xe2>
	        	  handle_event(event);
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fed9 	bl	8000f68 <handle_event>
	          }
	          uart_handel();
 80011b6:	f005 fbd7 	bl	8006968 <uart_handel>
	          if (dequeue_event(&event_queue, &event)) {
 80011ba:	e7f0      	b.n	800119e <main+0xca>
 80011bc:	20000370 	.word	0x20000370
 80011c0:	200003b8 	.word	0x200003b8
 80011c4:	20000400 	.word	0x20000400
 80011c8:	20000448 	.word	0x20000448
 80011cc:	200002c8 	.word	0x200002c8
 80011d0:	2000052c 	.word	0x2000052c
 80011d4:	20000274 	.word	0x20000274
 80011d8:	2000031c 	.word	0x2000031c
 80011dc:	08009944 	.word	0x08009944
 80011e0:	08009948 	.word	0x08009948
 80011e4:	20000520 	.word	0x20000520
 80011e8:	20000550 	.word	0x20000550
 80011ec:	20000490 	.word	0x20000490

080011f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b094      	sub	sp, #80	@ 0x50
 80011f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f6:	f107 0320 	add.w	r3, r7, #32
 80011fa:	2230      	movs	r2, #48	@ 0x30
 80011fc:	2100      	movs	r1, #0
 80011fe:	4618      	mov	r0, r3
 8001200:	f006 fa10 	bl	8007624 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001204:	f107 030c 	add.w	r3, r7, #12
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001214:	2300      	movs	r3, #0
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	4b29      	ldr	r3, [pc, #164]	@ (80012c0 <SystemClock_Config+0xd0>)
 800121a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800121c:	4a28      	ldr	r2, [pc, #160]	@ (80012c0 <SystemClock_Config+0xd0>)
 800121e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001222:	6413      	str	r3, [r2, #64]	@ 0x40
 8001224:	4b26      	ldr	r3, [pc, #152]	@ (80012c0 <SystemClock_Config+0xd0>)
 8001226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001230:	2300      	movs	r3, #0
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	4b23      	ldr	r3, [pc, #140]	@ (80012c4 <SystemClock_Config+0xd4>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800123c:	4a21      	ldr	r2, [pc, #132]	@ (80012c4 <SystemClock_Config+0xd4>)
 800123e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001242:	6013      	str	r3, [r2, #0]
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <SystemClock_Config+0xd4>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001250:	2302      	movs	r3, #2
 8001252:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001254:	2301      	movs	r3, #1
 8001256:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001258:	2310      	movs	r3, #16
 800125a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125c:	2302      	movs	r3, #2
 800125e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001260:	2300      	movs	r3, #0
 8001262:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001264:	2310      	movs	r3, #16
 8001266:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001268:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800126c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800126e:	2304      	movs	r3, #4
 8001270:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001272:	2307      	movs	r3, #7
 8001274:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001276:	f107 0320 	add.w	r3, r7, #32
 800127a:	4618      	mov	r0, r3
 800127c:	f002 fb6e 	bl	800395c <HAL_RCC_OscConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001286:	f000 fbf9 	bl	8001a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800128a:	230f      	movs	r3, #15
 800128c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800128e:	2302      	movs	r3, #2
 8001290:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001292:	2300      	movs	r3, #0
 8001294:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001296:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800129a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800129c:	2300      	movs	r3, #0
 800129e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012a0:	f107 030c 	add.w	r3, r7, #12
 80012a4:	2102      	movs	r1, #2
 80012a6:	4618      	mov	r0, r3
 80012a8:	f002 fdd0 	bl	8003e4c <HAL_RCC_ClockConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80012b2:	f000 fbe3 	bl	8001a7c <Error_Handler>
  }
}
 80012b6:	bf00      	nop
 80012b8:	3750      	adds	r7, #80	@ 0x50
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40007000 	.word	0x40007000

080012c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012ce:	4a13      	ldr	r2, [pc, #76]	@ (800131c <MX_I2C1_Init+0x54>)
 80012d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012d4:	4a12      	ldr	r2, [pc, #72]	@ (8001320 <MX_I2C1_Init+0x58>)
 80012d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012de:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012f2:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012f8:	4b07      	ldr	r3, [pc, #28]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012fe:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <MX_I2C1_Init+0x50>)
 8001300:	2200      	movs	r2, #0
 8001302:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001304:	4804      	ldr	r0, [pc, #16]	@ (8001318 <MX_I2C1_Init+0x50>)
 8001306:	f001 fb2f 	bl	8002968 <HAL_I2C_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001310:	f000 fbb4 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000274 	.word	0x20000274
 800131c:	40005400 	.word	0x40005400
 8001320:	000186a0 	.word	0x000186a0

08001324 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <MX_I2C2_Init+0x50>)
 800132a:	4a13      	ldr	r2, [pc, #76]	@ (8001378 <MX_I2C2_Init+0x54>)
 800132c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800132e:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MX_I2C2_Init+0x50>)
 8001330:	4a12      	ldr	r2, [pc, #72]	@ (800137c <MX_I2C2_Init+0x58>)
 8001332:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001334:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <MX_I2C2_Init+0x50>)
 8001336:	2200      	movs	r2, #0
 8001338:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800133a:	4b0e      	ldr	r3, [pc, #56]	@ (8001374 <MX_I2C2_Init+0x50>)
 800133c:	2200      	movs	r2, #0
 800133e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001340:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <MX_I2C2_Init+0x50>)
 8001342:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001346:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001348:	4b0a      	ldr	r3, [pc, #40]	@ (8001374 <MX_I2C2_Init+0x50>)
 800134a:	2200      	movs	r2, #0
 800134c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800134e:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <MX_I2C2_Init+0x50>)
 8001350:	2200      	movs	r2, #0
 8001352:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001354:	4b07      	ldr	r3, [pc, #28]	@ (8001374 <MX_I2C2_Init+0x50>)
 8001356:	2200      	movs	r2, #0
 8001358:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800135a:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <MX_I2C2_Init+0x50>)
 800135c:	2200      	movs	r2, #0
 800135e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001360:	4804      	ldr	r0, [pc, #16]	@ (8001374 <MX_I2C2_Init+0x50>)
 8001362:	f001 fb01 	bl	8002968 <HAL_I2C_Init>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800136c:	f000 fb86 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001370:	bf00      	nop
 8001372:	bd80      	pop	{r7, pc}
 8001374:	200002c8 	.word	0x200002c8
 8001378:	40005800 	.word	0x40005800
 800137c:	000186a0 	.word	0x000186a0

08001380 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001384:	4b12      	ldr	r3, [pc, #72]	@ (80013d0 <MX_I2C3_Init+0x50>)
 8001386:	4a13      	ldr	r2, [pc, #76]	@ (80013d4 <MX_I2C3_Init+0x54>)
 8001388:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800138a:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <MX_I2C3_Init+0x50>)
 800138c:	4a12      	ldr	r2, [pc, #72]	@ (80013d8 <MX_I2C3_Init+0x58>)
 800138e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001390:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <MX_I2C3_Init+0x50>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001396:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <MX_I2C3_Init+0x50>)
 8001398:	2200      	movs	r2, #0
 800139a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800139c:	4b0c      	ldr	r3, [pc, #48]	@ (80013d0 <MX_I2C3_Init+0x50>)
 800139e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013a2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013a4:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <MX_I2C3_Init+0x50>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80013aa:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <MX_I2C3_Init+0x50>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013b0:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <MX_I2C3_Init+0x50>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013b6:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <MX_I2C3_Init+0x50>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80013bc:	4804      	ldr	r0, [pc, #16]	@ (80013d0 <MX_I2C3_Init+0x50>)
 80013be:	f001 fad3 	bl	8002968 <HAL_I2C_Init>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80013c8:	f000 fb58 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	2000031c 	.word	0x2000031c
 80013d4:	40005c00 	.word	0x40005c00
 80013d8:	000186a0 	.word	0x000186a0

080013dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013e2:	f107 0308 	add.w	r3, r7, #8
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f0:	463b      	mov	r3, r7
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <MX_TIM1_Init+0x9c>)
 80013fa:	4a20      	ldr	r2, [pc, #128]	@ (800147c <MX_TIM1_Init+0xa0>)
 80013fc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 42000;
 80013fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001478 <MX_TIM1_Init+0x9c>)
 8001400:	f24a 4210 	movw	r2, #42000	@ 0xa410
 8001404:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001406:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <MX_TIM1_Init+0x9c>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5999;
 800140c:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <MX_TIM1_Init+0x9c>)
 800140e:	f241 726f 	movw	r2, #5999	@ 0x176f
 8001412:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001414:	4b18      	ldr	r3, [pc, #96]	@ (8001478 <MX_TIM1_Init+0x9c>)
 8001416:	2200      	movs	r2, #0
 8001418:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800141a:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <MX_TIM1_Init+0x9c>)
 800141c:	2200      	movs	r2, #0
 800141e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001420:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <MX_TIM1_Init+0x9c>)
 8001422:	2280      	movs	r2, #128	@ 0x80
 8001424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001426:	4814      	ldr	r0, [pc, #80]	@ (8001478 <MX_TIM1_Init+0x9c>)
 8001428:	f002 ff30 	bl	800428c <HAL_TIM_Base_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001432:	f000 fb23 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001436:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800143a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800143c:	f107 0308 	add.w	r3, r7, #8
 8001440:	4619      	mov	r1, r3
 8001442:	480d      	ldr	r0, [pc, #52]	@ (8001478 <MX_TIM1_Init+0x9c>)
 8001444:	f003 f8f3 	bl	800462e <HAL_TIM_ConfigClockSource>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800144e:	f000 fb15 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001452:	2300      	movs	r3, #0
 8001454:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800145a:	463b      	mov	r3, r7
 800145c:	4619      	mov	r1, r3
 800145e:	4806      	ldr	r0, [pc, #24]	@ (8001478 <MX_TIM1_Init+0x9c>)
 8001460:	f003 fafa 	bl	8004a58 <HAL_TIMEx_MasterConfigSynchronization>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800146a:	f000 fb07 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800146e:	bf00      	nop
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000370 	.word	0x20000370
 800147c:	40010000 	.word	0x40010000

08001480 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001486:	f107 0308 	add.w	r3, r7, #8
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001494:	463b      	mov	r3, r7
 8001496:	2200      	movs	r2, #0
 8001498:	601a      	str	r2, [r3, #0]
 800149a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800149c:	4b1e      	ldr	r3, [pc, #120]	@ (8001518 <MX_TIM2_Init+0x98>)
 800149e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80014a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 42000;
 80014a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001518 <MX_TIM2_Init+0x98>)
 80014a6:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80014aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <MX_TIM2_Init+0x98>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80014b2:	4b19      	ldr	r3, [pc, #100]	@ (8001518 <MX_TIM2_Init+0x98>)
 80014b4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014b8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014ba:	4b17      	ldr	r3, [pc, #92]	@ (8001518 <MX_TIM2_Init+0x98>)
 80014bc:	2200      	movs	r2, #0
 80014be:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c0:	4b15      	ldr	r3, [pc, #84]	@ (8001518 <MX_TIM2_Init+0x98>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014c6:	4814      	ldr	r0, [pc, #80]	@ (8001518 <MX_TIM2_Init+0x98>)
 80014c8:	f002 fee0 	bl	800428c <HAL_TIM_Base_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80014d2:	f000 fad3 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014dc:	f107 0308 	add.w	r3, r7, #8
 80014e0:	4619      	mov	r1, r3
 80014e2:	480d      	ldr	r0, [pc, #52]	@ (8001518 <MX_TIM2_Init+0x98>)
 80014e4:	f003 f8a3 	bl	800462e <HAL_TIM_ConfigClockSource>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80014ee:	f000 fac5 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f2:	2300      	movs	r3, #0
 80014f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014fa:	463b      	mov	r3, r7
 80014fc:	4619      	mov	r1, r3
 80014fe:	4806      	ldr	r0, [pc, #24]	@ (8001518 <MX_TIM2_Init+0x98>)
 8001500:	f003 faaa 	bl	8004a58 <HAL_TIMEx_MasterConfigSynchronization>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800150a:	f000 fab7 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800150e:	bf00      	nop
 8001510:	3718      	adds	r7, #24
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200003b8 	.word	0x200003b8

0800151c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001522:	f107 0308 	add.w	r3, r7, #8
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
 800152c:	609a      	str	r2, [r3, #8]
 800152e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001530:	463b      	mov	r3, r7
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001538:	4b1d      	ldr	r3, [pc, #116]	@ (80015b0 <MX_TIM3_Init+0x94>)
 800153a:	4a1e      	ldr	r2, [pc, #120]	@ (80015b4 <MX_TIM3_Init+0x98>)
 800153c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000;
 800153e:	4b1c      	ldr	r3, [pc, #112]	@ (80015b0 <MX_TIM3_Init+0x94>)
 8001540:	f24a 4210 	movw	r2, #42000	@ 0xa410
 8001544:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001546:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <MX_TIM3_Init+0x94>)
 8001548:	2200      	movs	r2, #0
 800154a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800154c:	4b18      	ldr	r3, [pc, #96]	@ (80015b0 <MX_TIM3_Init+0x94>)
 800154e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001552:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001554:	4b16      	ldr	r3, [pc, #88]	@ (80015b0 <MX_TIM3_Init+0x94>)
 8001556:	2200      	movs	r2, #0
 8001558:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800155a:	4b15      	ldr	r3, [pc, #84]	@ (80015b0 <MX_TIM3_Init+0x94>)
 800155c:	2280      	movs	r2, #128	@ 0x80
 800155e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001560:	4813      	ldr	r0, [pc, #76]	@ (80015b0 <MX_TIM3_Init+0x94>)
 8001562:	f002 fe93 	bl	800428c <HAL_TIM_Base_Init>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 800156c:	f000 fa86 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001574:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001576:	f107 0308 	add.w	r3, r7, #8
 800157a:	4619      	mov	r1, r3
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <MX_TIM3_Init+0x94>)
 800157e:	f003 f856 	bl	800462e <HAL_TIM_ConfigClockSource>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001588:	f000 fa78 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158c:	2300      	movs	r3, #0
 800158e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001590:	2300      	movs	r3, #0
 8001592:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001594:	463b      	mov	r3, r7
 8001596:	4619      	mov	r1, r3
 8001598:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <MX_TIM3_Init+0x94>)
 800159a:	f003 fa5d 	bl	8004a58 <HAL_TIMEx_MasterConfigSynchronization>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80015a4:	f000 fa6a 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80015a8:	bf00      	nop
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000400 	.word	0x20000400
 80015b4:	40000400 	.word	0x40000400

080015b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b086      	sub	sp, #24
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015be:	f107 0308 	add.w	r3, r7, #8
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	605a      	str	r2, [r3, #4]
 80015c8:	609a      	str	r2, [r3, #8]
 80015ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015cc:	463b      	mov	r3, r7
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015d4:	4b1d      	ldr	r3, [pc, #116]	@ (800164c <MX_TIM4_Init+0x94>)
 80015d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001650 <MX_TIM4_Init+0x98>)
 80015d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42000;
 80015da:	4b1c      	ldr	r3, [pc, #112]	@ (800164c <MX_TIM4_Init+0x94>)
 80015dc:	f24a 4210 	movw	r2, #42000	@ 0xa410
 80015e0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e2:	4b1a      	ldr	r3, [pc, #104]	@ (800164c <MX_TIM4_Init+0x94>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1999;
 80015e8:	4b18      	ldr	r3, [pc, #96]	@ (800164c <MX_TIM4_Init+0x94>)
 80015ea:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80015ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f0:	4b16      	ldr	r3, [pc, #88]	@ (800164c <MX_TIM4_Init+0x94>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <MX_TIM4_Init+0x94>)
 80015f8:	2280      	movs	r2, #128	@ 0x80
 80015fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80015fc:	4813      	ldr	r0, [pc, #76]	@ (800164c <MX_TIM4_Init+0x94>)
 80015fe:	f002 fe45 	bl	800428c <HAL_TIM_Base_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001608:	f000 fa38 	bl	8001a7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800160c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001610:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001612:	f107 0308 	add.w	r3, r7, #8
 8001616:	4619      	mov	r1, r3
 8001618:	480c      	ldr	r0, [pc, #48]	@ (800164c <MX_TIM4_Init+0x94>)
 800161a:	f003 f808 	bl	800462e <HAL_TIM_ConfigClockSource>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001624:	f000 fa2a 	bl	8001a7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001630:	463b      	mov	r3, r7
 8001632:	4619      	mov	r1, r3
 8001634:	4805      	ldr	r0, [pc, #20]	@ (800164c <MX_TIM4_Init+0x94>)
 8001636:	f003 fa0f 	bl	8004a58 <HAL_TIMEx_MasterConfigSynchronization>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001640:	f000 fa1c 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001644:	bf00      	nop
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	20000448 	.word	0x20000448
 8001650:	40000800 	.word	0x40000800

08001654 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 800165a:	4a12      	ldr	r2, [pc, #72]	@ (80016a4 <MX_USART1_UART_Init+0x50>)
 800165c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800165e:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001660:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001664:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001666:	4b0e      	ldr	r3, [pc, #56]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 800166e:	2200      	movs	r2, #0
 8001670:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001672:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001678:	4b09      	ldr	r3, [pc, #36]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 800167a:	220c      	movs	r2, #12
 800167c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800167e:	4b08      	ldr	r3, [pc, #32]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001680:	2200      	movs	r2, #0
 8001682:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 8001686:	2200      	movs	r2, #0
 8001688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800168a:	4805      	ldr	r0, [pc, #20]	@ (80016a0 <MX_USART1_UART_Init+0x4c>)
 800168c:	f003 fa66 	bl	8004b5c <HAL_UART_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001696:	f000 f9f1 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000490 	.word	0x20000490
 80016a4:	40011000 	.word	0x40011000

080016a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016ac:	4b11      	ldr	r3, [pc, #68]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016ae:	4a12      	ldr	r2, [pc, #72]	@ (80016f8 <MX_USART2_UART_Init+0x50>)
 80016b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016ba:	4b0e      	ldr	r3, [pc, #56]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016c0:	4b0c      	ldr	r3, [pc, #48]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016c6:	4b0b      	ldr	r3, [pc, #44]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016cc:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016ce:	220c      	movs	r2, #12
 80016d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016d2:	4b08      	ldr	r3, [pc, #32]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016d8:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016de:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <MX_USART2_UART_Init+0x4c>)
 80016e0:	f003 fa3c 	bl	8004b5c <HAL_UART_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80016ea:	f000 f9c7 	bl	8001a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	200004d8 	.word	0x200004d8
 80016f8:	40004400 	.word	0x40004400

080016fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08a      	sub	sp, #40	@ 0x28
 8001700:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001702:	f107 0314 	add.w	r3, r7, #20
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	4b2d      	ldr	r3, [pc, #180]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a2c      	ldr	r2, [pc, #176]	@ (80017cc <MX_GPIO_Init+0xd0>)
 800171c:	f043 0304 	orr.w	r3, r3, #4
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b2a      	ldr	r3, [pc, #168]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0304 	and.w	r3, r3, #4
 800172a:	613b      	str	r3, [r7, #16]
 800172c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	4b26      	ldr	r3, [pc, #152]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001736:	4a25      	ldr	r2, [pc, #148]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800173c:	6313      	str	r3, [r2, #48]	@ 0x30
 800173e:	4b23      	ldr	r3, [pc, #140]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001746:	60fb      	str	r3, [r7, #12]
 8001748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	60bb      	str	r3, [r7, #8]
 800174e:	4b1f      	ldr	r3, [pc, #124]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	4a1e      	ldr	r2, [pc, #120]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6313      	str	r3, [r2, #48]	@ 0x30
 800175a:	4b1c      	ldr	r3, [pc, #112]	@ (80017cc <MX_GPIO_Init+0xd0>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	607b      	str	r3, [r7, #4]
 800176a:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <MX_GPIO_Init+0xd0>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176e:	4a17      	ldr	r2, [pc, #92]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001770:	f043 0302 	orr.w	r3, r3, #2
 8001774:	6313      	str	r3, [r2, #48]	@ 0x30
 8001776:	4b15      	ldr	r3, [pc, #84]	@ (80017cc <MX_GPIO_Init+0xd0>)
 8001778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	607b      	str	r3, [r7, #4]
 8001780:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	2120      	movs	r1, #32
 8001786:	4812      	ldr	r0, [pc, #72]	@ (80017d0 <MX_GPIO_Init+0xd4>)
 8001788:	f001 f8d4 	bl	8002934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800178c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001792:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	4619      	mov	r1, r3
 80017a2:	480c      	ldr	r0, [pc, #48]	@ (80017d4 <MX_GPIO_Init+0xd8>)
 80017a4:	f000 ff42 	bl	800262c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017a8:	2320      	movs	r3, #32
 80017aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ac:	2301      	movs	r3, #1
 80017ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b4:	2300      	movs	r3, #0
 80017b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	4619      	mov	r1, r3
 80017be:	4804      	ldr	r0, [pc, #16]	@ (80017d0 <MX_GPIO_Init+0xd4>)
 80017c0:	f000 ff34 	bl	800262c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017c4:	bf00      	nop
 80017c6:	3728      	adds	r7, #40	@ 0x28
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020000 	.word	0x40020000
 80017d4:	40020800 	.word	0x40020800

080017d8 <display_lcd>:

/* USER CODE BEGIN 4 */
void display_lcd(){
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  Time[7]     = date_time.sec % 10 + 48; // + 48 because convert from int to char
 80017dc:	4b6e      	ldr	r3, [pc, #440]	@ (8001998 <display_lcd+0x1c0>)
 80017de:	789a      	ldrb	r2, [r3, #2]
 80017e0:	4b6e      	ldr	r3, [pc, #440]	@ (800199c <display_lcd+0x1c4>)
 80017e2:	fba3 1302 	umull	r1, r3, r3, r2
 80017e6:	08d9      	lsrs	r1, r3, #3
 80017e8:	460b      	mov	r3, r1
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	440b      	add	r3, r1
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	3330      	adds	r3, #48	@ 0x30
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b69      	ldr	r3, [pc, #420]	@ (80019a0 <display_lcd+0x1c8>)
 80017fa:	71da      	strb	r2, [r3, #7]
  Time[6]     = date_time.sec / 10 + 48;
 80017fc:	4b66      	ldr	r3, [pc, #408]	@ (8001998 <display_lcd+0x1c0>)
 80017fe:	789b      	ldrb	r3, [r3, #2]
 8001800:	4a66      	ldr	r2, [pc, #408]	@ (800199c <display_lcd+0x1c4>)
 8001802:	fba2 2303 	umull	r2, r3, r2, r3
 8001806:	08db      	lsrs	r3, r3, #3
 8001808:	b2db      	uxtb	r3, r3
 800180a:	3330      	adds	r3, #48	@ 0x30
 800180c:	b2da      	uxtb	r2, r3
 800180e:	4b64      	ldr	r3, [pc, #400]	@ (80019a0 <display_lcd+0x1c8>)
 8001810:	719a      	strb	r2, [r3, #6]
  Time[4]     = date_time.min % 10 + 48;
 8001812:	4b61      	ldr	r3, [pc, #388]	@ (8001998 <display_lcd+0x1c0>)
 8001814:	785a      	ldrb	r2, [r3, #1]
 8001816:	4b61      	ldr	r3, [pc, #388]	@ (800199c <display_lcd+0x1c4>)
 8001818:	fba3 1302 	umull	r1, r3, r3, r2
 800181c:	08d9      	lsrs	r1, r3, #3
 800181e:	460b      	mov	r3, r1
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	440b      	add	r3, r1
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	3330      	adds	r3, #48	@ 0x30
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b5c      	ldr	r3, [pc, #368]	@ (80019a0 <display_lcd+0x1c8>)
 8001830:	711a      	strb	r2, [r3, #4]
  Time[3]     = date_time.min / 10 + 48;
 8001832:	4b59      	ldr	r3, [pc, #356]	@ (8001998 <display_lcd+0x1c0>)
 8001834:	785b      	ldrb	r3, [r3, #1]
 8001836:	4a59      	ldr	r2, [pc, #356]	@ (800199c <display_lcd+0x1c4>)
 8001838:	fba2 2303 	umull	r2, r3, r2, r3
 800183c:	08db      	lsrs	r3, r3, #3
 800183e:	b2db      	uxtb	r3, r3
 8001840:	3330      	adds	r3, #48	@ 0x30
 8001842:	b2da      	uxtb	r2, r3
 8001844:	4b56      	ldr	r3, [pc, #344]	@ (80019a0 <display_lcd+0x1c8>)
 8001846:	70da      	strb	r2, [r3, #3]
  Time[1]     = date_time.hour   % 10 + 48;
 8001848:	4b53      	ldr	r3, [pc, #332]	@ (8001998 <display_lcd+0x1c0>)
 800184a:	781a      	ldrb	r2, [r3, #0]
 800184c:	4b53      	ldr	r3, [pc, #332]	@ (800199c <display_lcd+0x1c4>)
 800184e:	fba3 1302 	umull	r1, r3, r3, r2
 8001852:	08d9      	lsrs	r1, r3, #3
 8001854:	460b      	mov	r3, r1
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	b2db      	uxtb	r3, r3
 8001860:	3330      	adds	r3, #48	@ 0x30
 8001862:	b2da      	uxtb	r2, r3
 8001864:	4b4e      	ldr	r3, [pc, #312]	@ (80019a0 <display_lcd+0x1c8>)
 8001866:	705a      	strb	r2, [r3, #1]
  Time[0]     = date_time.hour   / 10 + 48;
 8001868:	4b4b      	ldr	r3, [pc, #300]	@ (8001998 <display_lcd+0x1c0>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	4a4b      	ldr	r2, [pc, #300]	@ (800199c <display_lcd+0x1c4>)
 800186e:	fba2 2303 	umull	r2, r3, r2, r3
 8001872:	08db      	lsrs	r3, r3, #3
 8001874:	b2db      	uxtb	r3, r3
 8001876:	3330      	adds	r3, #48	@ 0x30
 8001878:	b2da      	uxtb	r2, r3
 800187a:	4b49      	ldr	r3, [pc, #292]	@ (80019a0 <display_lcd+0x1c8>)
 800187c:	701a      	strb	r2, [r3, #0]
  Time[8]	  = '\0';
 800187e:	4b48      	ldr	r3, [pc, #288]	@ (80019a0 <display_lcd+0x1c8>)
 8001880:	2200      	movs	r2, #0
 8001882:	721a      	strb	r2, [r3, #8]
  Calendar[9] = date_time.year   % 10 + 48;
 8001884:	4b44      	ldr	r3, [pc, #272]	@ (8001998 <display_lcd+0x1c0>)
 8001886:	799a      	ldrb	r2, [r3, #6]
 8001888:	4b44      	ldr	r3, [pc, #272]	@ (800199c <display_lcd+0x1c4>)
 800188a:	fba3 1302 	umull	r1, r3, r3, r2
 800188e:	08d9      	lsrs	r1, r3, #3
 8001890:	460b      	mov	r3, r1
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	440b      	add	r3, r1
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	3330      	adds	r3, #48	@ 0x30
 800189e:	b2da      	uxtb	r2, r3
 80018a0:	4b40      	ldr	r3, [pc, #256]	@ (80019a4 <display_lcd+0x1cc>)
 80018a2:	725a      	strb	r2, [r3, #9]
  Calendar[8] = date_time.year   / 10 + 48;
 80018a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001998 <display_lcd+0x1c0>)
 80018a6:	799b      	ldrb	r3, [r3, #6]
 80018a8:	4a3c      	ldr	r2, [pc, #240]	@ (800199c <display_lcd+0x1c4>)
 80018aa:	fba2 2303 	umull	r2, r3, r2, r3
 80018ae:	08db      	lsrs	r3, r3, #3
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	3330      	adds	r3, #48	@ 0x30
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	4b3b      	ldr	r3, [pc, #236]	@ (80019a4 <display_lcd+0x1cc>)
 80018b8:	721a      	strb	r2, [r3, #8]
  Calendar[4] = date_time.mon  % 10 + 48;
 80018ba:	4b37      	ldr	r3, [pc, #220]	@ (8001998 <display_lcd+0x1c0>)
 80018bc:	795a      	ldrb	r2, [r3, #5]
 80018be:	4b37      	ldr	r3, [pc, #220]	@ (800199c <display_lcd+0x1c4>)
 80018c0:	fba3 1302 	umull	r1, r3, r3, r2
 80018c4:	08d9      	lsrs	r1, r3, #3
 80018c6:	460b      	mov	r3, r1
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	440b      	add	r3, r1
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	3330      	adds	r3, #48	@ 0x30
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	4b33      	ldr	r3, [pc, #204]	@ (80019a4 <display_lcd+0x1cc>)
 80018d8:	711a      	strb	r2, [r3, #4]
  Calendar[3] = date_time.mon  / 10 + 48;
 80018da:	4b2f      	ldr	r3, [pc, #188]	@ (8001998 <display_lcd+0x1c0>)
 80018dc:	795b      	ldrb	r3, [r3, #5]
 80018de:	4a2f      	ldr	r2, [pc, #188]	@ (800199c <display_lcd+0x1c4>)
 80018e0:	fba2 2303 	umull	r2, r3, r2, r3
 80018e4:	08db      	lsrs	r3, r3, #3
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	3330      	adds	r3, #48	@ 0x30
 80018ea:	b2da      	uxtb	r2, r3
 80018ec:	4b2d      	ldr	r3, [pc, #180]	@ (80019a4 <display_lcd+0x1cc>)
 80018ee:	70da      	strb	r2, [r3, #3]
  Calendar[1] = date_time.date   % 10 + 48;
 80018f0:	4b29      	ldr	r3, [pc, #164]	@ (8001998 <display_lcd+0x1c0>)
 80018f2:	791a      	ldrb	r2, [r3, #4]
 80018f4:	4b29      	ldr	r3, [pc, #164]	@ (800199c <display_lcd+0x1c4>)
 80018f6:	fba3 1302 	umull	r1, r3, r3, r2
 80018fa:	08d9      	lsrs	r1, r3, #3
 80018fc:	460b      	mov	r3, r1
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	440b      	add	r3, r1
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	b2db      	uxtb	r3, r3
 8001908:	3330      	adds	r3, #48	@ 0x30
 800190a:	b2da      	uxtb	r2, r3
 800190c:	4b25      	ldr	r3, [pc, #148]	@ (80019a4 <display_lcd+0x1cc>)
 800190e:	705a      	strb	r2, [r3, #1]
  Calendar[0] = date_time.date   / 10 + 48;
 8001910:	4b21      	ldr	r3, [pc, #132]	@ (8001998 <display_lcd+0x1c0>)
 8001912:	791b      	ldrb	r3, [r3, #4]
 8001914:	4a21      	ldr	r2, [pc, #132]	@ (800199c <display_lcd+0x1c4>)
 8001916:	fba2 2303 	umull	r2, r3, r2, r3
 800191a:	08db      	lsrs	r3, r3, #3
 800191c:	b2db      	uxtb	r3, r3
 800191e:	3330      	adds	r3, #48	@ 0x30
 8001920:	b2da      	uxtb	r2, r3
 8001922:	4b20      	ldr	r3, [pc, #128]	@ (80019a4 <display_lcd+0x1cc>)
 8001924:	701a      	strb	r2, [r3, #0]
  Calendar[10]= '\0';
 8001926:	4b1f      	ldr	r3, [pc, #124]	@ (80019a4 <display_lcd+0x1cc>)
 8001928:	2200      	movs	r2, #0
 800192a:	729a      	strb	r2, [r3, #10]
  CLCD_I2C_SetCursor(&LCD1, 0, 0);
 800192c:	2200      	movs	r2, #0
 800192e:	2100      	movs	r1, #0
 8001930:	481d      	ldr	r0, [pc, #116]	@ (80019a8 <display_lcd+0x1d0>)
 8001932:	f004 fabf 	bl	8005eb4 <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1,Time);
 8001936:	491a      	ldr	r1, [pc, #104]	@ (80019a0 <display_lcd+0x1c8>)
 8001938:	481b      	ldr	r0, [pc, #108]	@ (80019a8 <display_lcd+0x1d0>)
 800193a:	f004 fb0e 	bl	8005f5a <CLCD_I2C_WriteString>

  CLCD_I2C_SetCursor(&LCD1, 0, 1);
 800193e:	2201      	movs	r2, #1
 8001940:	2100      	movs	r1, #0
 8001942:	4819      	ldr	r0, [pc, #100]	@ (80019a8 <display_lcd+0x1d0>)
 8001944:	f004 fab6 	bl	8005eb4 <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1,Calendar);
 8001948:	4916      	ldr	r1, [pc, #88]	@ (80019a4 <display_lcd+0x1cc>)
 800194a:	4817      	ldr	r0, [pc, #92]	@ (80019a8 <display_lcd+0x1d0>)
 800194c:	f004 fb05 	bl	8005f5a <CLCD_I2C_WriteString>

  update_parameter_to_display(c_humidity,f_humidity);
 8001950:	4b16      	ldr	r3, [pc, #88]	@ (80019ac <display_lcd+0x1d4>)
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	eeb0 0a67 	vmov.f32	s0, s15
 800195a:	4815      	ldr	r0, [pc, #84]	@ (80019b0 <display_lcd+0x1d8>)
 800195c:	f000 f82e 	bl	80019bc <update_parameter_to_display>
  CLCD_I2C_SetCursor(&LCD1, 12, 1);
 8001960:	2201      	movs	r2, #1
 8001962:	210c      	movs	r1, #12
 8001964:	4810      	ldr	r0, [pc, #64]	@ (80019a8 <display_lcd+0x1d0>)
 8001966:	f004 faa5 	bl	8005eb4 <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1, c_humidity);
 800196a:	4911      	ldr	r1, [pc, #68]	@ (80019b0 <display_lcd+0x1d8>)
 800196c:	480e      	ldr	r0, [pc, #56]	@ (80019a8 <display_lcd+0x1d0>)
 800196e:	f004 faf4 	bl	8005f5a <CLCD_I2C_WriteString>

  update_parameter_to_display(c_temperature,f_temperature);
 8001972:	4b10      	ldr	r3, [pc, #64]	@ (80019b4 <display_lcd+0x1dc>)
 8001974:	edd3 7a00 	vldr	s15, [r3]
 8001978:	eeb0 0a67 	vmov.f32	s0, s15
 800197c:	480e      	ldr	r0, [pc, #56]	@ (80019b8 <display_lcd+0x1e0>)
 800197e:	f000 f81d 	bl	80019bc <update_parameter_to_display>
  CLCD_I2C_SetCursor(&LCD1, 12, 0);
 8001982:	2200      	movs	r2, #0
 8001984:	210c      	movs	r1, #12
 8001986:	4808      	ldr	r0, [pc, #32]	@ (80019a8 <display_lcd+0x1d0>)
 8001988:	f004 fa94 	bl	8005eb4 <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1, c_temperature);
 800198c:	490a      	ldr	r1, [pc, #40]	@ (80019b8 <display_lcd+0x1e0>)
 800198e:	4806      	ldr	r0, [pc, #24]	@ (80019a8 <display_lcd+0x1d0>)
 8001990:	f004 fae3 	bl	8005f5a <CLCD_I2C_WriteString>
}
 8001994:	bf00      	nop
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000520 	.word	0x20000520
 800199c:	cccccccd 	.word	0xcccccccd
 80019a0:	20000000 	.word	0x20000000
 80019a4:	2000000c 	.word	0x2000000c
 80019a8:	2000052c 	.word	0x2000052c
 80019ac:	2000054c 	.word	0x2000054c
 80019b0:	20000544 	.word	0x20000544
 80019b4:	20000540 	.word	0x20000540
 80019b8:	20000538 	.word	0x20000538

080019bc <update_parameter_to_display>:

void update_parameter_to_display(char *a , float b) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	ed87 0a00 	vstr	s0, [r7]
    // update from float to char
    sprintf(a, "%.1f", b);
 80019c8:	6838      	ldr	r0, [r7, #0]
 80019ca:	f7fe fdd5 	bl	8000578 <__aeabi_f2d>
 80019ce:	4602      	mov	r2, r0
 80019d0:	460b      	mov	r3, r1
 80019d2:	4904      	ldr	r1, [pc, #16]	@ (80019e4 <update_parameter_to_display+0x28>)
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f005 fda1 	bl	800751c <siprintf>
}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	0800994c 	.word	0x0800994c

080019e8 <send_uart>:
void send_uart(){
 80019e8:	b5b0      	push	{r4, r5, r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af04      	add	r7, sp, #16
	print_cli("time: %s calendar: %s temperature: %.1f humidity: %.1f\n",Time,Calendar,f_temperature,f_humidity);
 80019ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001a24 <send_uart+0x3c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fdc0 	bl	8000578 <__aeabi_f2d>
 80019f8:	4604      	mov	r4, r0
 80019fa:	460d      	mov	r5, r1
 80019fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <send_uart+0x40>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe fdb9 	bl	8000578 <__aeabi_f2d>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001a0e:	e9cd 4500 	strd	r4, r5, [sp]
 8001a12:	4a06      	ldr	r2, [pc, #24]	@ (8001a2c <send_uart+0x44>)
 8001a14:	4906      	ldr	r1, [pc, #24]	@ (8001a30 <send_uart+0x48>)
 8001a16:	4807      	ldr	r0, [pc, #28]	@ (8001a34 <send_uart+0x4c>)
 8001a18:	f004 fdca 	bl	80065b0 <print_cli>
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bdb0      	pop	{r4, r5, r7, pc}
 8001a22:	bf00      	nop
 8001a24:	20000540 	.word	0x20000540
 8001a28:	2000054c 	.word	0x2000054c
 8001a2c:	2000000c 	.word	0x2000000c
 8001a30:	20000000 	.word	0x20000000
 8001a34:	08009954 	.word	0x08009954

08001a38 <read_time>:

void read_time(){
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
	rtc_read_time(&date_time);
 8001a3c:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <read_time+0x10>)
 8001a3e:	f004 f8fd 	bl	8005c3c <rtc_read_time>
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000520 	.word	0x20000520

08001a4c <read_temp_and_hum>:

void read_temp_and_hum(){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
	//float perious = HAL_GetTick()/1000.f;
    f_temperature = SHT2x_GetTemperature(1);
 8001a50:	2001      	movs	r0, #1
 8001a52:	f004 fea5 	bl	80067a0 <SHT2x_GetTemperature>
 8001a56:	eef0 7a40 	vmov.f32	s15, s0
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <read_temp_and_hum+0x28>)
 8001a5c:	edc3 7a00 	vstr	s15, [r3]
    f_humidity = SHT2x_GetRelativeHumidity(1);
 8001a60:	2001      	movs	r0, #1
 8001a62:	f004 fee3 	bl	800682c <SHT2x_GetRelativeHumidity>
 8001a66:	eef0 7a40 	vmov.f32	s15, s0
 8001a6a:	4b03      	ldr	r3, [pc, #12]	@ (8001a78 <read_temp_and_hum+0x2c>)
 8001a6c:	edc3 7a00 	vstr	s15, [r3]
    //float current =
    //current_time = HAL_GetTick() - current_time;
}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	20000540 	.word	0x20000540
 8001a78:	2000054c 	.word	0x2000054c

08001a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a80:	b672      	cpsid	i
}
 8001a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <Error_Handler+0x8>

08001a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	607b      	str	r3, [r7, #4]
 8001a92:	4b10      	ldr	r3, [pc, #64]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a96:	4a0f      	ldr	r2, [pc, #60]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001a98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aa2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	603b      	str	r3, [r7, #0]
 8001aae:	4b09      	ldr	r3, [pc, #36]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab2:	4a08      	ldr	r2, [pc, #32]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001ab4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ab8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aba:	4b06      	ldr	r3, [pc, #24]	@ (8001ad4 <HAL_MspInit+0x4c>)
 8001abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ac2:	603b      	str	r3, [r7, #0]
 8001ac4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800

08001ad8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08e      	sub	sp, #56	@ 0x38
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a63      	ldr	r2, [pc, #396]	@ (8001c84 <HAL_I2C_MspInit+0x1ac>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d12c      	bne.n	8001b54 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	623b      	str	r3, [r7, #32]
 8001afe:	4b62      	ldr	r3, [pc, #392]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	4a61      	ldr	r2, [pc, #388]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b04:	f043 0302 	orr.w	r3, r3, #2
 8001b08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0a:	4b5f      	ldr	r3, [pc, #380]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	623b      	str	r3, [r7, #32]
 8001b14:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b16:	23c0      	movs	r3, #192	@ 0xc0
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b1a:	2312      	movs	r3, #18
 8001b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b22:	2303      	movs	r3, #3
 8001b24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b26:	2304      	movs	r3, #4
 8001b28:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4856      	ldr	r0, [pc, #344]	@ (8001c8c <HAL_I2C_MspInit+0x1b4>)
 8001b32:	f000 fd7b 	bl	800262c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	61fb      	str	r3, [r7, #28]
 8001b3a:	4b53      	ldr	r3, [pc, #332]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3e:	4a52      	ldr	r2, [pc, #328]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b46:	4b50      	ldr	r3, [pc, #320]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001b52:	e093      	b.n	8001c7c <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C2)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a4d      	ldr	r2, [pc, #308]	@ (8001c90 <HAL_I2C_MspInit+0x1b8>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d13d      	bne.n	8001bda <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
 8001b62:	4b49      	ldr	r3, [pc, #292]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	4a48      	ldr	r2, [pc, #288]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b68:	f043 0302 	orr.w	r3, r3, #2
 8001b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6e:	4b46      	ldr	r3, [pc, #280]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	61bb      	str	r3, [r7, #24]
 8001b78:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b80:	2312      	movs	r3, #18
 8001b82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b94:	4619      	mov	r1, r3
 8001b96:	483d      	ldr	r0, [pc, #244]	@ (8001c8c <HAL_I2C_MspInit+0x1b4>)
 8001b98:	f000 fd48 	bl	800262c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ba0:	2312      	movs	r3, #18
 8001ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba8:	2303      	movs	r3, #3
 8001baa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001bac:	2309      	movs	r3, #9
 8001bae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4835      	ldr	r0, [pc, #212]	@ (8001c8c <HAL_I2C_MspInit+0x1b4>)
 8001bb8:	f000 fd38 	bl	800262c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	4b31      	ldr	r3, [pc, #196]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc4:	4a30      	ldr	r2, [pc, #192]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001bc6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bcc:	4b2e      	ldr	r3, [pc, #184]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	697b      	ldr	r3, [r7, #20]
}
 8001bd8:	e050      	b.n	8001c7c <HAL_I2C_MspInit+0x1a4>
  else if(hi2c->Instance==I2C3)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a2d      	ldr	r2, [pc, #180]	@ (8001c94 <HAL_I2C_MspInit+0x1bc>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d14b      	bne.n	8001c7c <HAL_I2C_MspInit+0x1a4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	4b27      	ldr	r3, [pc, #156]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bec:	4a26      	ldr	r2, [pc, #152]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001bee:	f043 0304 	orr.w	r3, r3, #4
 8001bf2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf4:	4b24      	ldr	r3, [pc, #144]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c00:	2300      	movs	r3, #0
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	4b20      	ldr	r3, [pc, #128]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001c06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c08:	4a1f      	ldr	r2, [pc, #124]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001c0a:	f043 0301 	orr.w	r3, r3, #1
 8001c0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c10:	4b1d      	ldr	r3, [pc, #116]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c14:	f003 0301 	and.w	r3, r3, #1
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c22:	2312      	movs	r3, #18
 8001c24:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c26:	2300      	movs	r3, #0
 8001c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c2e:	2304      	movs	r3, #4
 8001c30:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c36:	4619      	mov	r1, r3
 8001c38:	4817      	ldr	r0, [pc, #92]	@ (8001c98 <HAL_I2C_MspInit+0x1c0>)
 8001c3a:	f000 fcf7 	bl	800262c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c44:	2312      	movs	r3, #18
 8001c46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c50:	2304      	movs	r3, #4
 8001c52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4810      	ldr	r0, [pc, #64]	@ (8001c9c <HAL_I2C_MspInit+0x1c4>)
 8001c5c:	f000 fce6 	bl	800262c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001c60:	2300      	movs	r3, #0
 8001c62:	60bb      	str	r3, [r7, #8]
 8001c64:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c68:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001c6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001c6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <HAL_I2C_MspInit+0x1b0>)
 8001c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]
}
 8001c7c:	bf00      	nop
 8001c7e:	3738      	adds	r7, #56	@ 0x38
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40005400 	.word	0x40005400
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020400 	.word	0x40020400
 8001c90:	40005800 	.word	0x40005800
 8001c94:	40005c00 	.word	0x40005c00
 8001c98:	40020800 	.word	0x40020800
 8001c9c:	40020000 	.word	0x40020000

08001ca0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a40      	ldr	r2, [pc, #256]	@ (8001db0 <HAL_TIM_Base_MspInit+0x110>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d12e      	bne.n	8001d10 <HAL_TIM_Base_MspInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cba:	4a3e      	ldr	r2, [pc, #248]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 1, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	2018      	movs	r0, #24
 8001cd4:	f000 fbe1 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001cd8:	2018      	movs	r0, #24
 8001cda:	f000 fbfa 	bl	80024d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8001cde:	2200      	movs	r2, #0
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	2019      	movs	r0, #25
 8001ce4:	f000 fbd9 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ce8:	2019      	movs	r0, #25
 8001cea:	f000 fbf2 	bl	80024d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 8001cee:	2200      	movs	r2, #0
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	201a      	movs	r0, #26
 8001cf4:	f000 fbd1 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001cf8:	201a      	movs	r0, #26
 8001cfa:	f000 fbea 	bl	80024d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	2101      	movs	r1, #1
 8001d02:	201b      	movs	r0, #27
 8001d04:	f000 fbc9 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001d08:	201b      	movs	r0, #27
 8001d0a:	f000 fbe2 	bl	80024d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001d0e:	e04a      	b.n	8001da6 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM2)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d18:	d116      	bne.n	8001d48 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	4b25      	ldr	r3, [pc, #148]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	4a24      	ldr	r2, [pc, #144]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d2a:	4b22      	ldr	r3, [pc, #136]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	613b      	str	r3, [r7, #16]
 8001d34:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2101      	movs	r1, #1
 8001d3a:	201c      	movs	r0, #28
 8001d3c:	f000 fbad 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d40:	201c      	movs	r0, #28
 8001d42:	f000 fbc6 	bl	80024d2 <HAL_NVIC_EnableIRQ>
}
 8001d46:	e02e      	b.n	8001da6 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM3)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001db8 <HAL_TIM_Base_MspInit+0x118>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d10e      	bne.n	8001d70 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	60fb      	str	r3, [r7, #12]
 8001d56:	4b17      	ldr	r3, [pc, #92]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5a:	4a16      	ldr	r2, [pc, #88]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d5c:	f043 0302 	orr.w	r3, r3, #2
 8001d60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d62:	4b14      	ldr	r3, [pc, #80]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
}
 8001d6e:	e01a      	b.n	8001da6 <HAL_TIM_Base_MspInit+0x106>
  else if(htim_base->Instance==TIM4)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a11      	ldr	r2, [pc, #68]	@ (8001dbc <HAL_TIM_Base_MspInit+0x11c>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d115      	bne.n	8001da6 <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60bb      	str	r3, [r7, #8]
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	4a0c      	ldr	r2, [pc, #48]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001db4 <HAL_TIM_Base_MspInit+0x114>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	60bb      	str	r3, [r7, #8]
 8001d94:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8001d96:	2200      	movs	r2, #0
 8001d98:	2101      	movs	r1, #1
 8001d9a:	201e      	movs	r0, #30
 8001d9c:	f000 fb7d 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001da0:	201e      	movs	r0, #30
 8001da2:	f000 fb96 	bl	80024d2 <HAL_NVIC_EnableIRQ>
}
 8001da6:	bf00      	nop
 8001da8:	3718      	adds	r7, #24
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40010000 	.word	0x40010000
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40000400 	.word	0x40000400
 8001dbc:	40000800 	.word	0x40000800

08001dc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08c      	sub	sp, #48	@ 0x30
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc8:	f107 031c 	add.w	r3, r7, #28
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a36      	ldr	r2, [pc, #216]	@ (8001eb8 <HAL_UART_MspInit+0xf8>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d135      	bne.n	8001e4e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
 8001de6:	4b35      	ldr	r3, [pc, #212]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dea:	4a34      	ldr	r2, [pc, #208]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001dec:	f043 0310 	orr.w	r3, r3, #16
 8001df0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001df2:	4b32      	ldr	r3, [pc, #200]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df6:	f003 0310 	and.w	r3, r3, #16
 8001dfa:	61bb      	str	r3, [r7, #24]
 8001dfc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	4b2e      	ldr	r3, [pc, #184]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	4a2d      	ldr	r2, [pc, #180]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e08:	f043 0301 	orr.w	r3, r3, #1
 8001e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e0e:	4b2b      	ldr	r3, [pc, #172]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e1a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	2302      	movs	r3, #2
 8001e22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e2c:	2307      	movs	r3, #7
 8001e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e30:	f107 031c 	add.w	r3, r7, #28
 8001e34:	4619      	mov	r1, r3
 8001e36:	4822      	ldr	r0, [pc, #136]	@ (8001ec0 <HAL_UART_MspInit+0x100>)
 8001e38:	f000 fbf8 	bl	800262c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2025      	movs	r0, #37	@ 0x25
 8001e42:	f000 fb2a 	bl	800249a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e46:	2025      	movs	r0, #37	@ 0x25
 8001e48:	f000 fb43 	bl	80024d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e4c:	e030      	b.n	8001eb0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a1c      	ldr	r2, [pc, #112]	@ (8001ec4 <HAL_UART_MspInit+0x104>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d12b      	bne.n	8001eb0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	4b17      	ldr	r3, [pc, #92]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e60:	4a16      	ldr	r2, [pc, #88]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e66:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e68:	4b14      	ldr	r3, [pc, #80]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e70:	613b      	str	r3, [r7, #16]
 8001e72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	4b10      	ldr	r3, [pc, #64]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e84:	4b0d      	ldr	r3, [pc, #52]	@ (8001ebc <HAL_UART_MspInit+0xfc>)
 8001e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e90:	230c      	movs	r3, #12
 8001e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e94:	2302      	movs	r3, #2
 8001e96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ea0:	2307      	movs	r3, #7
 8001ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea4:	f107 031c 	add.w	r3, r7, #28
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4805      	ldr	r0, [pc, #20]	@ (8001ec0 <HAL_UART_MspInit+0x100>)
 8001eac:	f000 fbbe 	bl	800262c <HAL_GPIO_Init>
}
 8001eb0:	bf00      	nop
 8001eb2:	3730      	adds	r7, #48	@ 0x30
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	40011000 	.word	0x40011000
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020000 	.word	0x40020000
 8001ec4:	40004400 	.word	0x40004400

08001ec8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ecc:	bf00      	nop
 8001ece:	e7fd      	b.n	8001ecc <NMI_Handler+0x4>

08001ed0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed4:	bf00      	nop
 8001ed6:	e7fd      	b.n	8001ed4 <HardFault_Handler+0x4>

08001ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001edc:	bf00      	nop
 8001ede:	e7fd      	b.n	8001edc <MemManage_Handler+0x4>

08001ee0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ee4:	bf00      	nop
 8001ee6:	e7fd      	b.n	8001ee4 <BusFault_Handler+0x4>

08001ee8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <UsageFault_Handler+0x4>

08001ef0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001efe:	b480      	push	{r7}
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f02:	bf00      	nop
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr

08001f1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f1e:	f000 f99d 	bl	800225c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f2c:	4802      	ldr	r0, [pc, #8]	@ (8001f38 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8001f2e:	f002 fa8e 	bl	800444e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	20000370 	.word	0x20000370

08001f3c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f40:	4802      	ldr	r0, [pc, #8]	@ (8001f4c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f42:	f002 fa84 	bl	800444e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000370 	.word	0x20000370

08001f50 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f54:	4802      	ldr	r0, [pc, #8]	@ (8001f60 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001f56:	f002 fa7a 	bl	800444e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000370 	.word	0x20000370

08001f64 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f68:	4802      	ldr	r0, [pc, #8]	@ (8001f74 <TIM1_CC_IRQHandler+0x10>)
 8001f6a:	f002 fa70 	bl	800444e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	20000370 	.word	0x20000370

08001f78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f7c:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <TIM2_IRQHandler+0x10>)
 8001f7e:	f002 fa66 	bl	800444e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200003b8 	.word	0x200003b8

08001f8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f90:	4802      	ldr	r0, [pc, #8]	@ (8001f9c <TIM4_IRQHandler+0x10>)
 8001f92:	f002 fa5c 	bl	800444e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000448 	.word	0x20000448

08001fa0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001fa4:	4802      	ldr	r0, [pc, #8]	@ (8001fb0 <USART1_IRQHandler+0x10>)
 8001fa6:	f002 fed9 	bl	8004d5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000490 	.word	0x20000490

08001fb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return 1;
 8001fb8:	2301      	movs	r3, #1
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <_kill>:

int _kill(int pid, int sig)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fce:	f005 fbd7 	bl	8007780 <__errno>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2216      	movs	r2, #22
 8001fd6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fd8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <_exit>:

void _exit (int status)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fec:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff ffe7 	bl	8001fc4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ff6:	bf00      	nop
 8001ff8:	e7fd      	b.n	8001ff6 <_exit+0x12>

08001ffa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	60f8      	str	r0, [r7, #12]
 8002002:	60b9      	str	r1, [r7, #8]
 8002004:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002006:	2300      	movs	r3, #0
 8002008:	617b      	str	r3, [r7, #20]
 800200a:	e00a      	b.n	8002022 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800200c:	f3af 8000 	nop.w
 8002010:	4601      	mov	r1, r0
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	1c5a      	adds	r2, r3, #1
 8002016:	60ba      	str	r2, [r7, #8]
 8002018:	b2ca      	uxtb	r2, r1
 800201a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	3301      	adds	r3, #1
 8002020:	617b      	str	r3, [r7, #20]
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	429a      	cmp	r2, r3
 8002028:	dbf0      	blt.n	800200c <_read+0x12>
  }

  return len;
 800202a:	687b      	ldr	r3, [r7, #4]
}
 800202c:	4618      	mov	r0, r3
 800202e:	3718      	adds	r7, #24
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}

08002034 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e009      	b.n	800205a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	1c5a      	adds	r2, r3, #1
 800204a:	60ba      	str	r2, [r7, #8]
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	3301      	adds	r3, #1
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	429a      	cmp	r2, r3
 8002060:	dbf1      	blt.n	8002046 <_write+0x12>
  }
  return len;
 8002062:	687b      	ldr	r3, [r7, #4]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <_close>:

int _close(int file)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002074:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002094:	605a      	str	r2, [r3, #4]
  return 0;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr

080020a4 <_isatty>:

int _isatty(int file)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020ac:	2301      	movs	r3, #1
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b085      	sub	sp, #20
 80020be:	af00      	add	r7, sp, #0
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3714      	adds	r7, #20
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr

080020d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020dc:	4a14      	ldr	r2, [pc, #80]	@ (8002130 <_sbrk+0x5c>)
 80020de:	4b15      	ldr	r3, [pc, #84]	@ (8002134 <_sbrk+0x60>)
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e8:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <_sbrk+0x64>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d102      	bne.n	80020f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f0:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <_sbrk+0x64>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	@ (800213c <_sbrk+0x68>)
 80020f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <_sbrk+0x64>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	429a      	cmp	r2, r3
 8002102:	d207      	bcs.n	8002114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002104:	f005 fb3c 	bl	8007780 <__errno>
 8002108:	4603      	mov	r3, r0
 800210a:	220c      	movs	r2, #12
 800210c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
 8002112:	e009      	b.n	8002128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002114:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <_sbrk+0x64>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800211a:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <_sbrk+0x64>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4413      	add	r3, r2
 8002122:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <_sbrk+0x64>)
 8002124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002126:	68fb      	ldr	r3, [r7, #12]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20018000 	.word	0x20018000
 8002134:	00000400 	.word	0x00000400
 8002138:	20000568 	.word	0x20000568
 800213c:	20000750 	.word	0x20000750

08002140 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002144:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <SystemInit+0x20>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214a:	4a05      	ldr	r2, [pc, #20]	@ (8002160 <SystemInit+0x20>)
 800214c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002150:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002164:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800219c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002168:	f7ff ffea 	bl	8002140 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800216c:	480c      	ldr	r0, [pc, #48]	@ (80021a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800216e:	490d      	ldr	r1, [pc, #52]	@ (80021a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002170:	4a0d      	ldr	r2, [pc, #52]	@ (80021a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002174:	e002      	b.n	800217c <LoopCopyDataInit>

08002176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800217a:	3304      	adds	r3, #4

0800217c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800217c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800217e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002180:	d3f9      	bcc.n	8002176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002182:	4a0a      	ldr	r2, [pc, #40]	@ (80021ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002184:	4c0a      	ldr	r4, [pc, #40]	@ (80021b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002188:	e001      	b.n	800218e <LoopFillZerobss>

0800218a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800218a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800218c:	3204      	adds	r2, #4

0800218e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800218e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002190:	d3fb      	bcc.n	800218a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002192:	f005 fafb 	bl	800778c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002196:	f7fe ff9d 	bl	80010d4 <main>
  bx  lr    
 800219a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800219c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80021a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a4:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 80021a8:	0800a0a4 	.word	0x0800a0a4
  ldr r2, =_sbss
 80021ac:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 80021b0:	20000750 	.word	0x20000750

080021b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021b4:	e7fe      	b.n	80021b4 <ADC_IRQHandler>
	...

080021b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021bc:	4b0e      	ldr	r3, [pc, #56]	@ (80021f8 <HAL_Init+0x40>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a0d      	ldr	r2, [pc, #52]	@ (80021f8 <HAL_Init+0x40>)
 80021c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_Init+0x40>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <HAL_Init+0x40>)
 80021ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021d4:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <HAL_Init+0x40>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a07      	ldr	r2, [pc, #28]	@ (80021f8 <HAL_Init+0x40>)
 80021da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e0:	2003      	movs	r0, #3
 80021e2:	f000 f94f 	bl	8002484 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021e6:	2000      	movs	r0, #0
 80021e8:	f000 f808 	bl	80021fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021ec:	f7ff fc4c 	bl	8001a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40023c00 	.word	0x40023c00

080021fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002204:	4b12      	ldr	r3, [pc, #72]	@ (8002250 <HAL_InitTick+0x54>)
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	4b12      	ldr	r3, [pc, #72]	@ (8002254 <HAL_InitTick+0x58>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	4619      	mov	r1, r3
 800220e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002212:	fbb3 f3f1 	udiv	r3, r3, r1
 8002216:	fbb2 f3f3 	udiv	r3, r2, r3
 800221a:	4618      	mov	r0, r3
 800221c:	f000 f967 	bl	80024ee <HAL_SYSTICK_Config>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e00e      	b.n	8002248 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2b0f      	cmp	r3, #15
 800222e:	d80a      	bhi.n	8002246 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002230:	2200      	movs	r2, #0
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	f04f 30ff 	mov.w	r0, #4294967295
 8002238:	f000 f92f 	bl	800249a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800223c:	4a06      	ldr	r2, [pc, #24]	@ (8002258 <HAL_InitTick+0x5c>)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002242:	2300      	movs	r3, #0
 8002244:	e000      	b.n	8002248 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000018 	.word	0x20000018
 8002254:	20000020 	.word	0x20000020
 8002258:	2000001c 	.word	0x2000001c

0800225c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002260:	4b06      	ldr	r3, [pc, #24]	@ (800227c <HAL_IncTick+0x20>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	461a      	mov	r2, r3
 8002266:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <HAL_IncTick+0x24>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4413      	add	r3, r2
 800226c:	4a04      	ldr	r2, [pc, #16]	@ (8002280 <HAL_IncTick+0x24>)
 800226e:	6013      	str	r3, [r2, #0]
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	20000020 	.word	0x20000020
 8002280:	2000056c 	.word	0x2000056c

08002284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return uwTick;
 8002288:	4b03      	ldr	r3, [pc, #12]	@ (8002298 <HAL_GetTick+0x14>)
 800228a:	681b      	ldr	r3, [r3, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	2000056c 	.word	0x2000056c

0800229c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022a4:	f7ff ffee 	bl	8002284 <HAL_GetTick>
 80022a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b4:	d005      	beq.n	80022c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022b6:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <HAL_Delay+0x44>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	461a      	mov	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4413      	add	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022c2:	bf00      	nop
 80022c4:	f7ff ffde 	bl	8002284 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d8f7      	bhi.n	80022c4 <HAL_Delay+0x28>
  {
  }
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000020 	.word	0x20000020

080022e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002328 <__NVIC_SetPriorityGrouping+0x44>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022fa:	68ba      	ldr	r2, [r7, #8]
 80022fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002300:	4013      	ands	r3, r2
 8002302:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800230c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002310:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002314:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002316:	4a04      	ldr	r2, [pc, #16]	@ (8002328 <__NVIC_SetPriorityGrouping+0x44>)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	60d3      	str	r3, [r2, #12]
}
 800231c:	bf00      	nop
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002330:	4b04      	ldr	r3, [pc, #16]	@ (8002344 <__NVIC_GetPriorityGrouping+0x18>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	0a1b      	lsrs	r3, r3, #8
 8002336:	f003 0307 	and.w	r3, r3, #7
}
 800233a:	4618      	mov	r0, r3
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002356:	2b00      	cmp	r3, #0
 8002358:	db0b      	blt.n	8002372 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	f003 021f 	and.w	r2, r3, #31
 8002360:	4907      	ldr	r1, [pc, #28]	@ (8002380 <__NVIC_EnableIRQ+0x38>)
 8002362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002366:	095b      	lsrs	r3, r3, #5
 8002368:	2001      	movs	r0, #1
 800236a:	fa00 f202 	lsl.w	r2, r0, r2
 800236e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002372:	bf00      	nop
 8002374:	370c      	adds	r7, #12
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	e000e100 	.word	0xe000e100

08002384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	6039      	str	r1, [r7, #0]
 800238e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002394:	2b00      	cmp	r3, #0
 8002396:	db0a      	blt.n	80023ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	b2da      	uxtb	r2, r3
 800239c:	490c      	ldr	r1, [pc, #48]	@ (80023d0 <__NVIC_SetPriority+0x4c>)
 800239e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a2:	0112      	lsls	r2, r2, #4
 80023a4:	b2d2      	uxtb	r2, r2
 80023a6:	440b      	add	r3, r1
 80023a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023ac:	e00a      	b.n	80023c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	b2da      	uxtb	r2, r3
 80023b2:	4908      	ldr	r1, [pc, #32]	@ (80023d4 <__NVIC_SetPriority+0x50>)
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	f003 030f 	and.w	r3, r3, #15
 80023ba:	3b04      	subs	r3, #4
 80023bc:	0112      	lsls	r2, r2, #4
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	440b      	add	r3, r1
 80023c2:	761a      	strb	r2, [r3, #24]
}
 80023c4:	bf00      	nop
 80023c6:	370c      	adds	r7, #12
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	e000e100 	.word	0xe000e100
 80023d4:	e000ed00 	.word	0xe000ed00

080023d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023d8:	b480      	push	{r7}
 80023da:	b089      	sub	sp, #36	@ 0x24
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f1c3 0307 	rsb	r3, r3, #7
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	bf28      	it	cs
 80023f6:	2304      	movcs	r3, #4
 80023f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	3304      	adds	r3, #4
 80023fe:	2b06      	cmp	r3, #6
 8002400:	d902      	bls.n	8002408 <NVIC_EncodePriority+0x30>
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	3b03      	subs	r3, #3
 8002406:	e000      	b.n	800240a <NVIC_EncodePriority+0x32>
 8002408:	2300      	movs	r3, #0
 800240a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800240c:	f04f 32ff 	mov.w	r2, #4294967295
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43da      	mvns	r2, r3
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	401a      	ands	r2, r3
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002420:	f04f 31ff 	mov.w	r1, #4294967295
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	fa01 f303 	lsl.w	r3, r1, r3
 800242a:	43d9      	mvns	r1, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	4313      	orrs	r3, r2
         );
}
 8002432:	4618      	mov	r0, r3
 8002434:	3724      	adds	r7, #36	@ 0x24
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
	...

08002440 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3b01      	subs	r3, #1
 800244c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002450:	d301      	bcc.n	8002456 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002452:	2301      	movs	r3, #1
 8002454:	e00f      	b.n	8002476 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002456:	4a0a      	ldr	r2, [pc, #40]	@ (8002480 <SysTick_Config+0x40>)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	3b01      	subs	r3, #1
 800245c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800245e:	210f      	movs	r1, #15
 8002460:	f04f 30ff 	mov.w	r0, #4294967295
 8002464:	f7ff ff8e 	bl	8002384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002468:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <SysTick_Config+0x40>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800246e:	4b04      	ldr	r3, [pc, #16]	@ (8002480 <SysTick_Config+0x40>)
 8002470:	2207      	movs	r2, #7
 8002472:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	e000e010 	.word	0xe000e010

08002484 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800248c:	6878      	ldr	r0, [r7, #4]
 800248e:	f7ff ff29 	bl	80022e4 <__NVIC_SetPriorityGrouping>
}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800249a:	b580      	push	{r7, lr}
 800249c:	b086      	sub	sp, #24
 800249e:	af00      	add	r7, sp, #0
 80024a0:	4603      	mov	r3, r0
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	607a      	str	r2, [r7, #4]
 80024a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024ac:	f7ff ff3e 	bl	800232c <__NVIC_GetPriorityGrouping>
 80024b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	68b9      	ldr	r1, [r7, #8]
 80024b6:	6978      	ldr	r0, [r7, #20]
 80024b8:	f7ff ff8e 	bl	80023d8 <NVIC_EncodePriority>
 80024bc:	4602      	mov	r2, r0
 80024be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024c2:	4611      	mov	r1, r2
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff ff5d 	bl	8002384 <__NVIC_SetPriority>
}
 80024ca:	bf00      	nop
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	4603      	mov	r3, r0
 80024da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff ff31 	bl	8002348 <__NVIC_EnableIRQ>
}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f7ff ffa2 	bl	8002440 <SysTick_Config>
 80024fc:	4603      	mov	r3, r0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}

08002506 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002506:	b580      	push	{r7, lr}
 8002508:	b084      	sub	sp, #16
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002512:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002514:	f7ff feb6 	bl	8002284 <HAL_GetTick>
 8002518:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d008      	beq.n	8002538 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2280      	movs	r2, #128	@ 0x80
 800252a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002534:	2301      	movs	r3, #1
 8002536:	e052      	b.n	80025de <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f022 0216 	bic.w	r2, r2, #22
 8002546:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	695a      	ldr	r2, [r3, #20]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002556:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255c:	2b00      	cmp	r3, #0
 800255e:	d103      	bne.n	8002568 <HAL_DMA_Abort+0x62>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002564:	2b00      	cmp	r3, #0
 8002566:	d007      	beq.n	8002578 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0208 	bic.w	r2, r2, #8
 8002576:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f022 0201 	bic.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002588:	e013      	b.n	80025b2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800258a:	f7ff fe7b 	bl	8002284 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b05      	cmp	r3, #5
 8002596:	d90c      	bls.n	80025b2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2220      	movs	r2, #32
 800259c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2203      	movs	r2, #3
 80025a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e015      	b.n	80025de <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1e4      	bne.n	800258a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c4:	223f      	movs	r2, #63	@ 0x3f
 80025c6:	409a      	lsls	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025e6:	b480      	push	{r7}
 80025e8:	b083      	sub	sp, #12
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d004      	beq.n	8002604 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2280      	movs	r2, #128	@ 0x80
 80025fe:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e00c      	b.n	800261e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2205      	movs	r2, #5
 8002608:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0201 	bic.w	r2, r2, #1
 800261a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	370c      	adds	r7, #12
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
	...

0800262c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800262c:	b480      	push	{r7}
 800262e:	b089      	sub	sp, #36	@ 0x24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002636:	2300      	movs	r3, #0
 8002638:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800263a:	2300      	movs	r3, #0
 800263c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800263e:	2300      	movs	r3, #0
 8002640:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	e159      	b.n	80028fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002648:	2201      	movs	r2, #1
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	4013      	ands	r3, r2
 800265a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800265c:	693a      	ldr	r2, [r7, #16]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	429a      	cmp	r2, r3
 8002662:	f040 8148 	bne.w	80028f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f003 0303 	and.w	r3, r3, #3
 800266e:	2b01      	cmp	r3, #1
 8002670:	d005      	beq.n	800267e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800267a:	2b02      	cmp	r3, #2
 800267c:	d130      	bne.n	80026e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	2203      	movs	r2, #3
 800268a:	fa02 f303 	lsl.w	r3, r2, r3
 800268e:	43db      	mvns	r3, r3
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	4013      	ands	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026b4:	2201      	movs	r2, #1
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	091b      	lsrs	r3, r3, #4
 80026ca:	f003 0201 	and.w	r2, r3, #1
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	2b03      	cmp	r3, #3
 80026ea:	d017      	beq.n	800271c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	2203      	movs	r2, #3
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f003 0303 	and.w	r3, r3, #3
 8002724:	2b02      	cmp	r3, #2
 8002726:	d123      	bne.n	8002770 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	08da      	lsrs	r2, r3, #3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3208      	adds	r2, #8
 8002730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002734:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	220f      	movs	r2, #15
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	4013      	ands	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	691a      	ldr	r2, [r3, #16]
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	4313      	orrs	r3, r2
 8002760:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	08da      	lsrs	r2, r3, #3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3208      	adds	r2, #8
 800276a:	69b9      	ldr	r1, [r7, #24]
 800276c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	2203      	movs	r2, #3
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	43db      	mvns	r3, r3
 8002782:	69ba      	ldr	r2, [r7, #24]
 8002784:	4013      	ands	r3, r2
 8002786:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f003 0203 	and.w	r2, r3, #3
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	4313      	orrs	r3, r2
 800279c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 80a2 	beq.w	80028f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	4b57      	ldr	r3, [pc, #348]	@ (8002914 <HAL_GPIO_Init+0x2e8>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	4a56      	ldr	r2, [pc, #344]	@ (8002914 <HAL_GPIO_Init+0x2e8>)
 80027bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027c2:	4b54      	ldr	r3, [pc, #336]	@ (8002914 <HAL_GPIO_Init+0x2e8>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027ce:	4a52      	ldr	r2, [pc, #328]	@ (8002918 <HAL_GPIO_Init+0x2ec>)
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	089b      	lsrs	r3, r3, #2
 80027d4:	3302      	adds	r3, #2
 80027d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	220f      	movs	r2, #15
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4a49      	ldr	r2, [pc, #292]	@ (800291c <HAL_GPIO_Init+0x2f0>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d019      	beq.n	800282e <HAL_GPIO_Init+0x202>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a48      	ldr	r2, [pc, #288]	@ (8002920 <HAL_GPIO_Init+0x2f4>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d013      	beq.n	800282a <HAL_GPIO_Init+0x1fe>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a47      	ldr	r2, [pc, #284]	@ (8002924 <HAL_GPIO_Init+0x2f8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d00d      	beq.n	8002826 <HAL_GPIO_Init+0x1fa>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a46      	ldr	r2, [pc, #280]	@ (8002928 <HAL_GPIO_Init+0x2fc>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d007      	beq.n	8002822 <HAL_GPIO_Init+0x1f6>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a45      	ldr	r2, [pc, #276]	@ (800292c <HAL_GPIO_Init+0x300>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d101      	bne.n	800281e <HAL_GPIO_Init+0x1f2>
 800281a:	2304      	movs	r3, #4
 800281c:	e008      	b.n	8002830 <HAL_GPIO_Init+0x204>
 800281e:	2307      	movs	r3, #7
 8002820:	e006      	b.n	8002830 <HAL_GPIO_Init+0x204>
 8002822:	2303      	movs	r3, #3
 8002824:	e004      	b.n	8002830 <HAL_GPIO_Init+0x204>
 8002826:	2302      	movs	r3, #2
 8002828:	e002      	b.n	8002830 <HAL_GPIO_Init+0x204>
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <HAL_GPIO_Init+0x204>
 800282e:	2300      	movs	r3, #0
 8002830:	69fa      	ldr	r2, [r7, #28]
 8002832:	f002 0203 	and.w	r2, r2, #3
 8002836:	0092      	lsls	r2, r2, #2
 8002838:	4093      	lsls	r3, r2
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4313      	orrs	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002840:	4935      	ldr	r1, [pc, #212]	@ (8002918 <HAL_GPIO_Init+0x2ec>)
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	089b      	lsrs	r3, r3, #2
 8002846:	3302      	adds	r3, #2
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800284e:	4b38      	ldr	r3, [pc, #224]	@ (8002930 <HAL_GPIO_Init+0x304>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	43db      	mvns	r3, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4013      	ands	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d003      	beq.n	8002872 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800286a:	69ba      	ldr	r2, [r7, #24]
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	4313      	orrs	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002872:	4a2f      	ldr	r2, [pc, #188]	@ (8002930 <HAL_GPIO_Init+0x304>)
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002878:	4b2d      	ldr	r3, [pc, #180]	@ (8002930 <HAL_GPIO_Init+0x304>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	43db      	mvns	r3, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4013      	ands	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	4313      	orrs	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800289c:	4a24      	ldr	r2, [pc, #144]	@ (8002930 <HAL_GPIO_Init+0x304>)
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028a2:	4b23      	ldr	r3, [pc, #140]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d003      	beq.n	80028c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80028be:	69ba      	ldr	r2, [r7, #24]
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028cc:	4b18      	ldr	r3, [pc, #96]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	43db      	mvns	r3, r3
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	4013      	ands	r3, r2
 80028da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002930 <HAL_GPIO_Init+0x304>)
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	3301      	adds	r3, #1
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	2b0f      	cmp	r3, #15
 8002900:	f67f aea2 	bls.w	8002648 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002904:	bf00      	nop
 8002906:	bf00      	nop
 8002908:	3724      	adds	r7, #36	@ 0x24
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40023800 	.word	0x40023800
 8002918:	40013800 	.word	0x40013800
 800291c:	40020000 	.word	0x40020000
 8002920:	40020400 	.word	0x40020400
 8002924:	40020800 	.word	0x40020800
 8002928:	40020c00 	.word	0x40020c00
 800292c:	40021000 	.word	0x40021000
 8002930:	40013c00 	.word	0x40013c00

08002934 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	460b      	mov	r3, r1
 800293e:	807b      	strh	r3, [r7, #2]
 8002940:	4613      	mov	r3, r2
 8002942:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002944:	787b      	ldrb	r3, [r7, #1]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d003      	beq.n	8002952 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800294a:	887a      	ldrh	r2, [r7, #2]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002950:	e003      	b.n	800295a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002952:	887b      	ldrh	r3, [r7, #2]
 8002954:	041a      	lsls	r2, r3, #16
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	619a      	str	r2, [r3, #24]
}
 800295a:	bf00      	nop
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e12b      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d106      	bne.n	8002994 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff f8a2 	bl	8001ad8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2224      	movs	r2, #36	@ 0x24
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0201 	bic.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029cc:	f001 fc36 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 80029d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4a81      	ldr	r2, [pc, #516]	@ (8002bdc <HAL_I2C_Init+0x274>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d807      	bhi.n	80029ec <HAL_I2C_Init+0x84>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a80      	ldr	r2, [pc, #512]	@ (8002be0 <HAL_I2C_Init+0x278>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	bf94      	ite	ls
 80029e4:	2301      	movls	r3, #1
 80029e6:	2300      	movhi	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	e006      	b.n	80029fa <HAL_I2C_Init+0x92>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4a7d      	ldr	r2, [pc, #500]	@ (8002be4 <HAL_I2C_Init+0x27c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	bf94      	ite	ls
 80029f4:	2301      	movls	r3, #1
 80029f6:	2300      	movhi	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0e7      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4a78      	ldr	r2, [pc, #480]	@ (8002be8 <HAL_I2C_Init+0x280>)
 8002a06:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0a:	0c9b      	lsrs	r3, r3, #18
 8002a0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4a6a      	ldr	r2, [pc, #424]	@ (8002bdc <HAL_I2C_Init+0x274>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d802      	bhi.n	8002a3c <HAL_I2C_Init+0xd4>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	e009      	b.n	8002a50 <HAL_I2C_Init+0xe8>
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	4a69      	ldr	r2, [pc, #420]	@ (8002bec <HAL_I2C_Init+0x284>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	3301      	adds	r3, #1
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a62:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	495c      	ldr	r1, [pc, #368]	@ (8002bdc <HAL_I2C_Init+0x274>)
 8002a6c:	428b      	cmp	r3, r1
 8002a6e:	d819      	bhi.n	8002aa4 <HAL_I2C_Init+0x13c>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	1e59      	subs	r1, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a7e:	1c59      	adds	r1, r3, #1
 8002a80:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a84:	400b      	ands	r3, r1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00a      	beq.n	8002aa0 <HAL_I2C_Init+0x138>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1e59      	subs	r1, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a9e:	e051      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	e04f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d111      	bne.n	8002ad0 <HAL_I2C_Init+0x168>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1e58      	subs	r0, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6859      	ldr	r1, [r3, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	440b      	add	r3, r1
 8002aba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	e012      	b.n	8002af6 <HAL_I2C_Init+0x18e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1e58      	subs	r0, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6859      	ldr	r1, [r3, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	0099      	lsls	r1, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	bf0c      	ite	eq
 8002af0:	2301      	moveq	r3, #1
 8002af2:	2300      	movne	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_I2C_Init+0x196>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e022      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10e      	bne.n	8002b24 <HAL_I2C_Init+0x1bc>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1e58      	subs	r0, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6859      	ldr	r1, [r3, #4]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	440b      	add	r3, r1
 8002b14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b18:	3301      	adds	r3, #1
 8002b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b22:	e00f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1e58      	subs	r0, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	0099      	lsls	r1, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	6809      	ldr	r1, [r1, #0]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69da      	ldr	r2, [r3, #28]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6911      	ldr	r1, [r2, #16]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68d2      	ldr	r2, [r2, #12]
 8002b7e:	4311      	orrs	r1, r2
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	000186a0 	.word	0x000186a0
 8002be0:	001e847f 	.word	0x001e847f
 8002be4:	003d08ff 	.word	0x003d08ff
 8002be8:	431bde83 	.word	0x431bde83
 8002bec:	10624dd3 	.word	0x10624dd3

08002bf0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b088      	sub	sp, #32
 8002bf4:	af02      	add	r7, sp, #8
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	607a      	str	r2, [r7, #4]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	817b      	strh	r3, [r7, #10]
 8002c00:	4613      	mov	r3, r2
 8002c02:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c04:	f7ff fb3e 	bl	8002284 <HAL_GetTick>
 8002c08:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	2b20      	cmp	r3, #32
 8002c14:	f040 80e0 	bne.w	8002dd8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	2319      	movs	r3, #25
 8002c1e:	2201      	movs	r2, #1
 8002c20:	4970      	ldr	r1, [pc, #448]	@ (8002de4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 fc64 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	e0d3      	b.n	8002dda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <HAL_I2C_Master_Transmit+0x50>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	e0cc      	b.n	8002dda <HAL_I2C_Master_Transmit+0x1ea>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d007      	beq.n	8002c66 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0201 	orr.w	r2, r2, #1
 8002c64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2221      	movs	r2, #33	@ 0x21
 8002c7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2210      	movs	r2, #16
 8002c82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	893a      	ldrh	r2, [r7, #8]
 8002c96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	4a50      	ldr	r2, [pc, #320]	@ (8002de8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002ca6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ca8:	8979      	ldrh	r1, [r7, #10]
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	6a3a      	ldr	r2, [r7, #32]
 8002cae:	68f8      	ldr	r0, [r7, #12]
 8002cb0:	f000 face 	bl	8003250 <I2C_MasterRequestWrite>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e08d      	b.n	8002dda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	695b      	ldr	r3, [r3, #20]
 8002cc8:	613b      	str	r3, [r7, #16]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	699b      	ldr	r3, [r3, #24]
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002cd4:	e066      	b.n	8002da4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	6a39      	ldr	r1, [r7, #32]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 fd22 	bl	8003724 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00d      	beq.n	8002d02 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	2b04      	cmp	r3, #4
 8002cec:	d107      	bne.n	8002cfe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cfc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e06b      	b.n	8002dda <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	781a      	ldrb	r2, [r3, #0]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d12:	1c5a      	adds	r2, r3, #1
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	b29a      	uxth	r2, r3
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d11b      	bne.n	8002d78 <HAL_I2C_Master_Transmit+0x188>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d017      	beq.n	8002d78 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4c:	781a      	ldrb	r2, [r3, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	1c5a      	adds	r2, r3, #1
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	3b01      	subs	r3, #1
 8002d66:	b29a      	uxth	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d70:	3b01      	subs	r3, #1
 8002d72:	b29a      	uxth	r2, r3
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d78:	697a      	ldr	r2, [r7, #20]
 8002d7a:	6a39      	ldr	r1, [r7, #32]
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fd19 	bl	80037b4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00d      	beq.n	8002da4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8c:	2b04      	cmp	r3, #4
 8002d8e:	d107      	bne.n	8002da0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d9e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e01a      	b.n	8002dda <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d194      	bne.n	8002cd6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	e000      	b.n	8002dda <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002dd8:	2302      	movs	r3, #2
  }
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	00100002 	.word	0x00100002
 8002de8:	ffff0000 	.word	0xffff0000

08002dec <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08c      	sub	sp, #48	@ 0x30
 8002df0:	af02      	add	r7, sp, #8
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	607a      	str	r2, [r7, #4]
 8002df6:	461a      	mov	r2, r3
 8002df8:	460b      	mov	r3, r1
 8002dfa:	817b      	strh	r3, [r7, #10]
 8002dfc:	4613      	mov	r3, r2
 8002dfe:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e00:	f7ff fa40 	bl	8002284 <HAL_GetTick>
 8002e04:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b20      	cmp	r3, #32
 8002e10:	f040 8217 	bne.w	8003242 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	2319      	movs	r3, #25
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	497c      	ldr	r1, [pc, #496]	@ (8003010 <HAL_I2C_Master_Receive+0x224>)
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 fb66 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	e20a      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d101      	bne.n	8002e3c <HAL_I2C_Master_Receive+0x50>
 8002e38:	2302      	movs	r3, #2
 8002e3a:	e203      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d007      	beq.n	8002e62 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f042 0201 	orr.w	r2, r2, #1
 8002e60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e70:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2222      	movs	r2, #34	@ 0x22
 8002e76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2210      	movs	r2, #16
 8002e7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	893a      	ldrh	r2, [r7, #8]
 8002e92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	4a5c      	ldr	r2, [pc, #368]	@ (8003014 <HAL_I2C_Master_Receive+0x228>)
 8002ea2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002ea4:	8979      	ldrh	r1, [r7, #10]
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fa52 	bl	8003354 <I2C_MasterRequestRead>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e1c4      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d113      	bne.n	8002eea <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	623b      	str	r3, [r7, #32]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	623b      	str	r3, [r7, #32]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	623b      	str	r3, [r7, #32]
 8002ed6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	e198      	b.n	800321c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d11b      	bne.n	8002f2a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f00:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	61fb      	str	r3, [r7, #28]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	61fb      	str	r3, [r7, #28]
 8002f16:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	e178      	b.n	800321c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d11b      	bne.n	8002f6a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f40:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f50:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f52:	2300      	movs	r3, #0
 8002f54:	61bb      	str	r3, [r7, #24]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	61bb      	str	r3, [r7, #24]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	e158      	b.n	800321c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	617b      	str	r3, [r7, #20]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	617b      	str	r3, [r7, #20]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	699b      	ldr	r3, [r3, #24]
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f90:	e144      	b.n	800321c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f96:	2b03      	cmp	r3, #3
 8002f98:	f200 80f1 	bhi.w	800317e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d123      	bne.n	8002fec <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fa6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f000 fc4b 	bl	8003844 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e145      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	691a      	ldr	r2, [r3, #16]
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd4:	3b01      	subs	r3, #1
 8002fd6:	b29a      	uxth	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fea:	e117      	b.n	800321c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d14e      	bne.n	8003092 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff6:	9300      	str	r3, [sp, #0]
 8002ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	4906      	ldr	r1, [pc, #24]	@ (8003018 <HAL_I2C_Master_Receive+0x22c>)
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 fa76 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d008      	beq.n	800301c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e11a      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
 800300e:	bf00      	nop
 8003010:	00100002 	.word	0x00100002
 8003014:	ffff0000 	.word	0xffff0000
 8003018:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800302a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	691a      	ldr	r2, [r3, #16]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003036:	b2d2      	uxtb	r2, r2
 8003038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303e:	1c5a      	adds	r2, r3, #1
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003048:	3b01      	subs	r3, #1
 800304a:	b29a      	uxth	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003054:	b29b      	uxth	r3, r3
 8003056:	3b01      	subs	r3, #1
 8003058:	b29a      	uxth	r2, r3
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	691a      	ldr	r2, [r3, #16]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003068:	b2d2      	uxtb	r2, r2
 800306a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003070:	1c5a      	adds	r2, r3, #1
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800307a:	3b01      	subs	r3, #1
 800307c:	b29a      	uxth	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003086:	b29b      	uxth	r3, r3
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003090:	e0c4      	b.n	800321c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	9300      	str	r3, [sp, #0]
 8003096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003098:	2200      	movs	r2, #0
 800309a:	496c      	ldr	r1, [pc, #432]	@ (800324c <HAL_I2C_Master_Receive+0x460>)
 800309c:	68f8      	ldr	r0, [r7, #12]
 800309e:	f000 fa27 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0cb      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	691a      	ldr	r2, [r3, #16]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	b2d2      	uxtb	r2, r2
 80030c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ce:	1c5a      	adds	r2, r3, #1
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d8:	3b01      	subs	r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	3b01      	subs	r3, #1
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030f4:	2200      	movs	r2, #0
 80030f6:	4955      	ldr	r1, [pc, #340]	@ (800324c <HAL_I2C_Master_Receive+0x460>)
 80030f8:	68f8      	ldr	r0, [r7, #12]
 80030fa:	f000 f9f9 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e09d      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003116:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	691a      	ldr	r2, [r3, #16]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	b2d2      	uxtb	r2, r2
 8003124:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312a:	1c5a      	adds	r2, r3, #1
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003134:	3b01      	subs	r3, #1
 8003136:	b29a      	uxth	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003140:	b29b      	uxth	r3, r3
 8003142:	3b01      	subs	r3, #1
 8003144:	b29a      	uxth	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	691a      	ldr	r2, [r3, #16]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315c:	1c5a      	adds	r2, r3, #1
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003166:	3b01      	subs	r3, #1
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800317c:	e04e      	b.n	800321c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800317e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003180:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 fb5e 	bl	8003844 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e058      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	691a      	ldr	r2, [r3, #16]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	b2d2      	uxtb	r2, r2
 800319e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	1c5a      	adds	r2, r3, #1
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ae:	3b01      	subs	r3, #1
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	d124      	bne.n	800321c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d6:	2b03      	cmp	r3, #3
 80031d8:	d107      	bne.n	80031ea <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031e8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	691a      	ldr	r2, [r3, #16]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f4:	b2d2      	uxtb	r2, r2
 80031f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003206:	3b01      	subs	r3, #1
 8003208:	b29a      	uxth	r2, r3
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003212:	b29b      	uxth	r3, r3
 8003214:	3b01      	subs	r3, #1
 8003216:	b29a      	uxth	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003220:	2b00      	cmp	r3, #0
 8003222:	f47f aeb6 	bne.w	8002f92 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2220      	movs	r2, #32
 800322a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	e000      	b.n	8003244 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003242:	2302      	movs	r3, #2
  }
}
 8003244:	4618      	mov	r0, r3
 8003246:	3728      	adds	r7, #40	@ 0x28
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	00010004 	.word	0x00010004

08003250 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b088      	sub	sp, #32
 8003254:	af02      	add	r7, sp, #8
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	607a      	str	r2, [r7, #4]
 800325a:	603b      	str	r3, [r7, #0]
 800325c:	460b      	mov	r3, r1
 800325e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003264:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b08      	cmp	r3, #8
 800326a:	d006      	beq.n	800327a <I2C_MasterRequestWrite+0x2a>
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	2b01      	cmp	r3, #1
 8003270:	d003      	beq.n	800327a <I2C_MasterRequestWrite+0x2a>
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003278:	d108      	bne.n	800328c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	e00b      	b.n	80032a4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003290:	2b12      	cmp	r3, #18
 8003292:	d107      	bne.n	80032a4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032b0:	68f8      	ldr	r0, [r7, #12]
 80032b2:	f000 f91d 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d00d      	beq.n	80032d8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032ca:	d103      	bne.n	80032d4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	e035      	b.n	8003344 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032e0:	d108      	bne.n	80032f4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032e2:	897b      	ldrh	r3, [r7, #10]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032f0:	611a      	str	r2, [r3, #16]
 80032f2:	e01b      	b.n	800332c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032f4:	897b      	ldrh	r3, [r7, #10]
 80032f6:	11db      	asrs	r3, r3, #7
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	f003 0306 	and.w	r3, r3, #6
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	f063 030f 	orn	r3, r3, #15
 8003304:	b2da      	uxtb	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	490e      	ldr	r1, [pc, #56]	@ (800334c <I2C_MasterRequestWrite+0xfc>)
 8003312:	68f8      	ldr	r0, [r7, #12]
 8003314:	f000 f966 	bl	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e010      	b.n	8003344 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003322:	897b      	ldrh	r3, [r7, #10]
 8003324:	b2da      	uxtb	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	4907      	ldr	r1, [pc, #28]	@ (8003350 <I2C_MasterRequestWrite+0x100>)
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 f956 	bl	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d001      	beq.n	8003342 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	00010008 	.word	0x00010008
 8003350:	00010002 	.word	0x00010002

08003354 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b088      	sub	sp, #32
 8003358:	af02      	add	r7, sp, #8
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	607a      	str	r2, [r7, #4]
 800335e:	603b      	str	r3, [r7, #0]
 8003360:	460b      	mov	r3, r1
 8003362:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003368:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003378:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	2b08      	cmp	r3, #8
 800337e:	d006      	beq.n	800338e <I2C_MasterRequestRead+0x3a>
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	2b01      	cmp	r3, #1
 8003384:	d003      	beq.n	800338e <I2C_MasterRequestRead+0x3a>
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800338c:	d108      	bne.n	80033a0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	e00b      	b.n	80033b8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a4:	2b11      	cmp	r3, #17
 80033a6:	d107      	bne.n	80033b8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033b6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f893 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d00d      	beq.n	80033ec <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033de:	d103      	bne.n	80033e8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e079      	b.n	80034e0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033f4:	d108      	bne.n	8003408 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80033f6:	897b      	ldrh	r3, [r7, #10]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	b2da      	uxtb	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	611a      	str	r2, [r3, #16]
 8003406:	e05f      	b.n	80034c8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003408:	897b      	ldrh	r3, [r7, #10]
 800340a:	11db      	asrs	r3, r3, #7
 800340c:	b2db      	uxtb	r3, r3
 800340e:	f003 0306 	and.w	r3, r3, #6
 8003412:	b2db      	uxtb	r3, r3
 8003414:	f063 030f 	orn	r3, r3, #15
 8003418:	b2da      	uxtb	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	4930      	ldr	r1, [pc, #192]	@ (80034e8 <I2C_MasterRequestRead+0x194>)
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 f8dc 	bl	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e054      	b.n	80034e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003436:	897b      	ldrh	r3, [r7, #10]
 8003438:	b2da      	uxtb	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	4929      	ldr	r1, [pc, #164]	@ (80034ec <I2C_MasterRequestRead+0x198>)
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 f8cc 	bl	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e044      	b.n	80034e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003456:	2300      	movs	r3, #0
 8003458:	613b      	str	r3, [r7, #16]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	613b      	str	r3, [r7, #16]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	613b      	str	r3, [r7, #16]
 800346a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800347a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 f831 	bl	80034f0 <I2C_WaitOnFlagUntilTimeout>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00d      	beq.n	80034b0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800349e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034a2:	d103      	bne.n	80034ac <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034aa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80034ac:	2303      	movs	r3, #3
 80034ae:	e017      	b.n	80034e0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80034b0:	897b      	ldrh	r3, [r7, #10]
 80034b2:	11db      	asrs	r3, r3, #7
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	f003 0306 	and.w	r3, r3, #6
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	f063 030e 	orn	r3, r3, #14
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	4907      	ldr	r1, [pc, #28]	@ (80034ec <I2C_MasterRequestRead+0x198>)
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f888 	bl	80035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80034de:	2300      	movs	r3, #0
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	00010008 	.word	0x00010008
 80034ec:	00010002 	.word	0x00010002

080034f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	60f8      	str	r0, [r7, #12]
 80034f8:	60b9      	str	r1, [r7, #8]
 80034fa:	603b      	str	r3, [r7, #0]
 80034fc:	4613      	mov	r3, r2
 80034fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003500:	e048      	b.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003508:	d044      	beq.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800350a:	f7fe febb 	bl	8002284 <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d302      	bcc.n	8003520 <I2C_WaitOnFlagUntilTimeout+0x30>
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d139      	bne.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	0c1b      	lsrs	r3, r3, #16
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b01      	cmp	r3, #1
 8003528:	d10d      	bne.n	8003546 <I2C_WaitOnFlagUntilTimeout+0x56>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	695b      	ldr	r3, [r3, #20]
 8003530:	43da      	mvns	r2, r3
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	4013      	ands	r3, r2
 8003536:	b29b      	uxth	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	bf0c      	ite	eq
 800353c:	2301      	moveq	r3, #1
 800353e:	2300      	movne	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	461a      	mov	r2, r3
 8003544:	e00c      	b.n	8003560 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	43da      	mvns	r2, r3
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	4013      	ands	r3, r2
 8003552:	b29b      	uxth	r3, r3
 8003554:	2b00      	cmp	r3, #0
 8003556:	bf0c      	ite	eq
 8003558:	2301      	moveq	r3, #1
 800355a:	2300      	movne	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	461a      	mov	r2, r3
 8003560:	79fb      	ldrb	r3, [r7, #7]
 8003562:	429a      	cmp	r2, r3
 8003564:	d116      	bne.n	8003594 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2220      	movs	r2, #32
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	f043 0220 	orr.w	r2, r3, #32
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e023      	b.n	80035dc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	0c1b      	lsrs	r3, r3, #16
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b01      	cmp	r3, #1
 800359c:	d10d      	bne.n	80035ba <I2C_WaitOnFlagUntilTimeout+0xca>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	43da      	mvns	r2, r3
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	4013      	ands	r3, r2
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	bf0c      	ite	eq
 80035b0:	2301      	moveq	r3, #1
 80035b2:	2300      	movne	r3, #0
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	461a      	mov	r2, r3
 80035b8:	e00c      	b.n	80035d4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	43da      	mvns	r2, r3
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	4013      	ands	r3, r2
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	bf0c      	ite	eq
 80035cc:	2301      	moveq	r3, #1
 80035ce:	2300      	movne	r3, #0
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	461a      	mov	r2, r3
 80035d4:	79fb      	ldrb	r3, [r7, #7]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d093      	beq.n	8003502 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035da:	2300      	movs	r3, #0
}
 80035dc:	4618      	mov	r0, r3
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	60b9      	str	r1, [r7, #8]
 80035ee:	607a      	str	r2, [r7, #4]
 80035f0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035f2:	e071      	b.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003602:	d123      	bne.n	800364c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003612:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800361c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2200      	movs	r2, #0
 8003622:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2220      	movs	r2, #32
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	f043 0204 	orr.w	r2, r3, #4
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e067      	b.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003652:	d041      	beq.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003654:	f7fe fe16 	bl	8002284 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	429a      	cmp	r2, r3
 8003662:	d302      	bcc.n	800366a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d136      	bne.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	0c1b      	lsrs	r3, r3, #16
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b01      	cmp	r3, #1
 8003672:	d10c      	bne.n	800368e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	43da      	mvns	r2, r3
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	4013      	ands	r3, r2
 8003680:	b29b      	uxth	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	bf14      	ite	ne
 8003686:	2301      	movne	r3, #1
 8003688:	2300      	moveq	r3, #0
 800368a:	b2db      	uxtb	r3, r3
 800368c:	e00b      	b.n	80036a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	699b      	ldr	r3, [r3, #24]
 8003694:	43da      	mvns	r2, r3
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	4013      	ands	r3, r2
 800369a:	b29b      	uxth	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	bf14      	ite	ne
 80036a0:	2301      	movne	r3, #1
 80036a2:	2300      	moveq	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d016      	beq.n	80036d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2220      	movs	r2, #32
 80036b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c4:	f043 0220 	orr.w	r2, r3, #32
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e021      	b.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	0c1b      	lsrs	r3, r3, #16
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d10c      	bne.n	80036fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	43da      	mvns	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	4013      	ands	r3, r2
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bf14      	ite	ne
 80036f4:	2301      	movne	r3, #1
 80036f6:	2300      	moveq	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	e00b      	b.n	8003714 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	699b      	ldr	r3, [r3, #24]
 8003702:	43da      	mvns	r2, r3
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	4013      	ands	r3, r2
 8003708:	b29b      	uxth	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	bf14      	ite	ne
 800370e:	2301      	movne	r3, #1
 8003710:	2300      	moveq	r3, #0
 8003712:	b2db      	uxtb	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	f47f af6d 	bne.w	80035f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003730:	e034      	b.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f8e3 	bl	80038fe <I2C_IsAcknowledgeFailed>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e034      	b.n	80037ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003748:	d028      	beq.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800374a:	f7fe fd9b 	bl	8002284 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	68ba      	ldr	r2, [r7, #8]
 8003756:	429a      	cmp	r2, r3
 8003758:	d302      	bcc.n	8003760 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d11d      	bne.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800376a:	2b80      	cmp	r3, #128	@ 0x80
 800376c:	d016      	beq.n	800379c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2220      	movs	r2, #32
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003788:	f043 0220 	orr.w	r2, r3, #32
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e007      	b.n	80037ac <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a6:	2b80      	cmp	r3, #128	@ 0x80
 80037a8:	d1c3      	bne.n	8003732 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037c0:	e034      	b.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 f89b 	bl	80038fe <I2C_IsAcknowledgeFailed>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e034      	b.n	800383c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d8:	d028      	beq.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037da:	f7fe fd53 	bl	8002284 <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d302      	bcc.n	80037f0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d11d      	bne.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0304 	and.w	r3, r3, #4
 80037fa:	2b04      	cmp	r3, #4
 80037fc:	d016      	beq.n	800382c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003818:	f043 0220 	orr.w	r2, r3, #32
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e007      	b.n	800383c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0304 	and.w	r3, r3, #4
 8003836:	2b04      	cmp	r3, #4
 8003838:	d1c3      	bne.n	80037c2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3710      	adds	r7, #16
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003850:	e049      	b.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	f003 0310 	and.w	r3, r3, #16
 800385c:	2b10      	cmp	r3, #16
 800385e:	d119      	bne.n	8003894 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f06f 0210 	mvn.w	r2, #16
 8003868:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e030      	b.n	80038f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003894:	f7fe fcf6 	bl	8002284 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	68ba      	ldr	r2, [r7, #8]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d302      	bcc.n	80038aa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d11d      	bne.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b4:	2b40      	cmp	r3, #64	@ 0x40
 80038b6:	d016      	beq.n	80038e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2220      	movs	r2, #32
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038d2:	f043 0220 	orr.w	r2, r3, #32
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e007      	b.n	80038f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038f0:	2b40      	cmp	r3, #64	@ 0x40
 80038f2:	d1ae      	bne.n	8003852 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003910:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003914:	d11b      	bne.n	800394e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800391e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393a:	f043 0204 	orr.w	r2, r3, #4
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e000      	b.n	8003950 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e267      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d075      	beq.n	8003a66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800397a:	4b88      	ldr	r3, [pc, #544]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 030c 	and.w	r3, r3, #12
 8003982:	2b04      	cmp	r3, #4
 8003984:	d00c      	beq.n	80039a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003986:	4b85      	ldr	r3, [pc, #532]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800398e:	2b08      	cmp	r3, #8
 8003990:	d112      	bne.n	80039b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003992:	4b82      	ldr	r3, [pc, #520]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800399a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800399e:	d10b      	bne.n	80039b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	4b7e      	ldr	r3, [pc, #504]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d05b      	beq.n	8003a64 <HAL_RCC_OscConfig+0x108>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d157      	bne.n	8003a64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e242      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c0:	d106      	bne.n	80039d0 <HAL_RCC_OscConfig+0x74>
 80039c2:	4b76      	ldr	r3, [pc, #472]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a75      	ldr	r2, [pc, #468]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	e01d      	b.n	8003a0c <HAL_RCC_OscConfig+0xb0>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039d8:	d10c      	bne.n	80039f4 <HAL_RCC_OscConfig+0x98>
 80039da:	4b70      	ldr	r3, [pc, #448]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a6f      	ldr	r2, [pc, #444]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039e4:	6013      	str	r3, [r2, #0]
 80039e6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a6c      	ldr	r2, [pc, #432]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	e00b      	b.n	8003a0c <HAL_RCC_OscConfig+0xb0>
 80039f4:	4b69      	ldr	r3, [pc, #420]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a68      	ldr	r2, [pc, #416]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 80039fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039fe:	6013      	str	r3, [r2, #0]
 8003a00:	4b66      	ldr	r3, [pc, #408]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a65      	ldr	r2, [pc, #404]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d013      	beq.n	8003a3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a14:	f7fe fc36 	bl	8002284 <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a1c:	f7fe fc32 	bl	8002284 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b64      	cmp	r3, #100	@ 0x64
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e207      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a2e:	4b5b      	ldr	r3, [pc, #364]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0xc0>
 8003a3a:	e014      	b.n	8003a66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a3c:	f7fe fc22 	bl	8002284 <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a44:	f7fe fc1e 	bl	8002284 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b64      	cmp	r3, #100	@ 0x64
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e1f3      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a56:	4b51      	ldr	r3, [pc, #324]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f0      	bne.n	8003a44 <HAL_RCC_OscConfig+0xe8>
 8003a62:	e000      	b.n	8003a66 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d063      	beq.n	8003b3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a72:	4b4a      	ldr	r3, [pc, #296]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f003 030c 	and.w	r3, r3, #12
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00b      	beq.n	8003a96 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a7e:	4b47      	ldr	r3, [pc, #284]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d11c      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a8a:	4b44      	ldr	r3, [pc, #272]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d116      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a96:	4b41      	ldr	r3, [pc, #260]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d005      	beq.n	8003aae <HAL_RCC_OscConfig+0x152>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d001      	beq.n	8003aae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e1c7      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aae:	4b3b      	ldr	r3, [pc, #236]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	00db      	lsls	r3, r3, #3
 8003abc:	4937      	ldr	r1, [pc, #220]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac2:	e03a      	b.n	8003b3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d020      	beq.n	8003b0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003acc:	4b34      	ldr	r3, [pc, #208]	@ (8003ba0 <HAL_RCC_OscConfig+0x244>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad2:	f7fe fbd7 	bl	8002284 <HAL_GetTick>
 8003ad6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad8:	e008      	b.n	8003aec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ada:	f7fe fbd3 	bl	8002284 <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e1a8      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aec:	4b2b      	ldr	r3, [pc, #172]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0f0      	beq.n	8003ada <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af8:	4b28      	ldr	r3, [pc, #160]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4925      	ldr	r1, [pc, #148]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	600b      	str	r3, [r1, #0]
 8003b0c:	e015      	b.n	8003b3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b0e:	4b24      	ldr	r3, [pc, #144]	@ (8003ba0 <HAL_RCC_OscConfig+0x244>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b14:	f7fe fbb6 	bl	8002284 <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b1c:	f7fe fbb2 	bl	8002284 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b02      	cmp	r3, #2
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e187      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d1f0      	bne.n	8003b1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d036      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d016      	beq.n	8003b7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b4e:	4b15      	ldr	r3, [pc, #84]	@ (8003ba4 <HAL_RCC_OscConfig+0x248>)
 8003b50:	2201      	movs	r2, #1
 8003b52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b54:	f7fe fb96 	bl	8002284 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b5c:	f7fe fb92 	bl	8002284 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e167      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003b9c <HAL_RCC_OscConfig+0x240>)
 8003b70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d0f0      	beq.n	8003b5c <HAL_RCC_OscConfig+0x200>
 8003b7a:	e01b      	b.n	8003bb4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b7c:	4b09      	ldr	r3, [pc, #36]	@ (8003ba4 <HAL_RCC_OscConfig+0x248>)
 8003b7e:	2200      	movs	r2, #0
 8003b80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b82:	f7fe fb7f 	bl	8002284 <HAL_GetTick>
 8003b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b88:	e00e      	b.n	8003ba8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b8a:	f7fe fb7b 	bl	8002284 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d907      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e150      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
 8003b9c:	40023800 	.word	0x40023800
 8003ba0:	42470000 	.word	0x42470000
 8003ba4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba8:	4b88      	ldr	r3, [pc, #544]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003baa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1ea      	bne.n	8003b8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0304 	and.w	r3, r3, #4
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 8097 	beq.w	8003cf0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bc6:	4b81      	ldr	r3, [pc, #516]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10f      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60bb      	str	r3, [r7, #8]
 8003bd6:	4b7d      	ldr	r3, [pc, #500]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bda:	4a7c      	ldr	r2, [pc, #496]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003be0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003be2:	4b7a      	ldr	r3, [pc, #488]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bea:	60bb      	str	r3, [r7, #8]
 8003bec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf2:	4b77      	ldr	r3, [pc, #476]	@ (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d118      	bne.n	8003c30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bfe:	4b74      	ldr	r3, [pc, #464]	@ (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a73      	ldr	r2, [pc, #460]	@ (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003c04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c0a:	f7fe fb3b 	bl	8002284 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c12:	f7fe fb37 	bl	8002284 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e10c      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c24:	4b6a      	ldr	r3, [pc, #424]	@ (8003dd0 <HAL_RCC_OscConfig+0x474>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0f0      	beq.n	8003c12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d106      	bne.n	8003c46 <HAL_RCC_OscConfig+0x2ea>
 8003c38:	4b64      	ldr	r3, [pc, #400]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3c:	4a63      	ldr	r2, [pc, #396]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c3e:	f043 0301 	orr.w	r3, r3, #1
 8003c42:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c44:	e01c      	b.n	8003c80 <HAL_RCC_OscConfig+0x324>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	2b05      	cmp	r3, #5
 8003c4c:	d10c      	bne.n	8003c68 <HAL_RCC_OscConfig+0x30c>
 8003c4e:	4b5f      	ldr	r3, [pc, #380]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c52:	4a5e      	ldr	r2, [pc, #376]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c54:	f043 0304 	orr.w	r3, r3, #4
 8003c58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c5a:	4b5c      	ldr	r3, [pc, #368]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c5e:	4a5b      	ldr	r2, [pc, #364]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c66:	e00b      	b.n	8003c80 <HAL_RCC_OscConfig+0x324>
 8003c68:	4b58      	ldr	r3, [pc, #352]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c6c:	4a57      	ldr	r2, [pc, #348]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c6e:	f023 0301 	bic.w	r3, r3, #1
 8003c72:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c74:	4b55      	ldr	r3, [pc, #340]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c78:	4a54      	ldr	r2, [pc, #336]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003c7a:	f023 0304 	bic.w	r3, r3, #4
 8003c7e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d015      	beq.n	8003cb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fe fafc 	bl	8002284 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c8e:	e00a      	b.n	8003ca6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c90:	f7fe faf8 	bl	8002284 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e0cb      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ca6:	4b49      	ldr	r3, [pc, #292]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003caa:	f003 0302 	and.w	r3, r3, #2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0ee      	beq.n	8003c90 <HAL_RCC_OscConfig+0x334>
 8003cb2:	e014      	b.n	8003cde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb4:	f7fe fae6 	bl	8002284 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cba:	e00a      	b.n	8003cd2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cbc:	f7fe fae2 	bl	8002284 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e0b5      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cd2:	4b3e      	ldr	r3, [pc, #248]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1ee      	bne.n	8003cbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cde:	7dfb      	ldrb	r3, [r7, #23]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d105      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce4:	4b39      	ldr	r3, [pc, #228]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce8:	4a38      	ldr	r2, [pc, #224]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003cea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 80a1 	beq.w	8003e3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cfa:	4b34      	ldr	r3, [pc, #208]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 030c 	and.w	r3, r3, #12
 8003d02:	2b08      	cmp	r3, #8
 8003d04:	d05c      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d141      	bne.n	8003d92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d0e:	4b31      	ldr	r3, [pc, #196]	@ (8003dd4 <HAL_RCC_OscConfig+0x478>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d14:	f7fe fab6 	bl	8002284 <HAL_GetTick>
 8003d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d1a:	e008      	b.n	8003d2e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d1c:	f7fe fab2 	bl	8002284 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d901      	bls.n	8003d2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e087      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2e:	4b27      	ldr	r3, [pc, #156]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f0      	bne.n	8003d1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	69da      	ldr	r2, [r3, #28]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	431a      	orrs	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d48:	019b      	lsls	r3, r3, #6
 8003d4a:	431a      	orrs	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d50:	085b      	lsrs	r3, r3, #1
 8003d52:	3b01      	subs	r3, #1
 8003d54:	041b      	lsls	r3, r3, #16
 8003d56:	431a      	orrs	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d5c:	061b      	lsls	r3, r3, #24
 8003d5e:	491b      	ldr	r1, [pc, #108]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d64:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd4 <HAL_RCC_OscConfig+0x478>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6a:	f7fe fa8b 	bl	8002284 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d72:	f7fe fa87 	bl	8002284 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e05c      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d84:	4b11      	ldr	r3, [pc, #68]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d0f0      	beq.n	8003d72 <HAL_RCC_OscConfig+0x416>
 8003d90:	e054      	b.n	8003e3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d92:	4b10      	ldr	r3, [pc, #64]	@ (8003dd4 <HAL_RCC_OscConfig+0x478>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d98:	f7fe fa74 	bl	8002284 <HAL_GetTick>
 8003d9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d9e:	e008      	b.n	8003db2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003da0:	f7fe fa70 	bl	8002284 <HAL_GetTick>
 8003da4:	4602      	mov	r2, r0
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d901      	bls.n	8003db2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e045      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003db2:	4b06      	ldr	r3, [pc, #24]	@ (8003dcc <HAL_RCC_OscConfig+0x470>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d1f0      	bne.n	8003da0 <HAL_RCC_OscConfig+0x444>
 8003dbe:	e03d      	b.n	8003e3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d107      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e038      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	40007000 	.word	0x40007000
 8003dd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e48 <HAL_RCC_OscConfig+0x4ec>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d028      	beq.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d121      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d11a      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e08:	4013      	ands	r3, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d111      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1e:	085b      	lsrs	r3, r3, #1
 8003e20:	3b01      	subs	r3, #1
 8003e22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d107      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d001      	beq.n	8003e3c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e000      	b.n	8003e3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	40023800 	.word	0x40023800

08003e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e0cc      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e60:	4b68      	ldr	r3, [pc, #416]	@ (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0307 	and.w	r3, r3, #7
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d90c      	bls.n	8003e88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e6e:	4b65      	ldr	r3, [pc, #404]	@ (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e76:	4b63      	ldr	r3, [pc, #396]	@ (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d001      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0b8      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0302 	and.w	r3, r3, #2
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d020      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0304 	and.w	r3, r3, #4
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d005      	beq.n	8003eac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ea0:	4b59      	ldr	r3, [pc, #356]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	4a58      	ldr	r2, [pc, #352]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003eaa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0308 	and.w	r3, r3, #8
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d005      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003eb8:	4b53      	ldr	r3, [pc, #332]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	4a52      	ldr	r2, [pc, #328]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ec2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ec4:	4b50      	ldr	r3, [pc, #320]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	494d      	ldr	r1, [pc, #308]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d044      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d107      	bne.n	8003efa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eea:	4b47      	ldr	r3, [pc, #284]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d119      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e07f      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d003      	beq.n	8003f0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f06:	2b03      	cmp	r3, #3
 8003f08:	d107      	bne.n	8003f1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f0a:	4b3f      	ldr	r3, [pc, #252]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d109      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e06f      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f1a:	4b3b      	ldr	r3, [pc, #236]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e067      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f2a:	4b37      	ldr	r3, [pc, #220]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f023 0203 	bic.w	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	4934      	ldr	r1, [pc, #208]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f3c:	f7fe f9a2 	bl	8002284 <HAL_GetTick>
 8003f40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f42:	e00a      	b.n	8003f5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f44:	f7fe f99e 	bl	8002284 <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e04f      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5a:	4b2b      	ldr	r3, [pc, #172]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f003 020c 	and.w	r2, r3, #12
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d1eb      	bne.n	8003f44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f6c:	4b25      	ldr	r3, [pc, #148]	@ (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	683a      	ldr	r2, [r7, #0]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d20c      	bcs.n	8003f94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f7a:	4b22      	ldr	r3, [pc, #136]	@ (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	b2d2      	uxtb	r2, r2
 8003f80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f82:	4b20      	ldr	r3, [pc, #128]	@ (8004004 <HAL_RCC_ClockConfig+0x1b8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	683a      	ldr	r2, [r7, #0]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d001      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e032      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d008      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fa0:	4b19      	ldr	r3, [pc, #100]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	4916      	ldr	r1, [pc, #88]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0308 	and.w	r3, r3, #8
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d009      	beq.n	8003fd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fbe:	4b12      	ldr	r3, [pc, #72]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	00db      	lsls	r3, r3, #3
 8003fcc:	490e      	ldr	r1, [pc, #56]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fd2:	f000 f821 	bl	8004018 <HAL_RCC_GetSysClockFreq>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004008 <HAL_RCC_ClockConfig+0x1bc>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	091b      	lsrs	r3, r3, #4
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	490a      	ldr	r1, [pc, #40]	@ (800400c <HAL_RCC_ClockConfig+0x1c0>)
 8003fe4:	5ccb      	ldrb	r3, [r1, r3]
 8003fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fea:	4a09      	ldr	r2, [pc, #36]	@ (8004010 <HAL_RCC_ClockConfig+0x1c4>)
 8003fec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003fee:	4b09      	ldr	r3, [pc, #36]	@ (8004014 <HAL_RCC_ClockConfig+0x1c8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f7fe f902 	bl	80021fc <HAL_InitTick>

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40023c00 	.word	0x40023c00
 8004008:	40023800 	.word	0x40023800
 800400c:	08009cac 	.word	0x08009cac
 8004010:	20000018 	.word	0x20000018
 8004014:	2000001c 	.word	0x2000001c

08004018 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800401c:	b094      	sub	sp, #80	@ 0x50
 800401e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004020:	2300      	movs	r3, #0
 8004022:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004024:	2300      	movs	r3, #0
 8004026:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004028:	2300      	movs	r3, #0
 800402a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800402c:	2300      	movs	r3, #0
 800402e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004030:	4b79      	ldr	r3, [pc, #484]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f003 030c 	and.w	r3, r3, #12
 8004038:	2b08      	cmp	r3, #8
 800403a:	d00d      	beq.n	8004058 <HAL_RCC_GetSysClockFreq+0x40>
 800403c:	2b08      	cmp	r3, #8
 800403e:	f200 80e1 	bhi.w	8004204 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_RCC_GetSysClockFreq+0x34>
 8004046:	2b04      	cmp	r3, #4
 8004048:	d003      	beq.n	8004052 <HAL_RCC_GetSysClockFreq+0x3a>
 800404a:	e0db      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800404c:	4b73      	ldr	r3, [pc, #460]	@ (800421c <HAL_RCC_GetSysClockFreq+0x204>)
 800404e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004050:	e0db      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004052:	4b73      	ldr	r3, [pc, #460]	@ (8004220 <HAL_RCC_GetSysClockFreq+0x208>)
 8004054:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004056:	e0d8      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004058:	4b6f      	ldr	r3, [pc, #444]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004060:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004062:	4b6d      	ldr	r3, [pc, #436]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d063      	beq.n	8004136 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800406e:	4b6a      	ldr	r3, [pc, #424]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	099b      	lsrs	r3, r3, #6
 8004074:	2200      	movs	r2, #0
 8004076:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004078:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800407a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004080:	633b      	str	r3, [r7, #48]	@ 0x30
 8004082:	2300      	movs	r3, #0
 8004084:	637b      	str	r3, [r7, #52]	@ 0x34
 8004086:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800408a:	4622      	mov	r2, r4
 800408c:	462b      	mov	r3, r5
 800408e:	f04f 0000 	mov.w	r0, #0
 8004092:	f04f 0100 	mov.w	r1, #0
 8004096:	0159      	lsls	r1, r3, #5
 8004098:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800409c:	0150      	lsls	r0, r2, #5
 800409e:	4602      	mov	r2, r0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4621      	mov	r1, r4
 80040a4:	1a51      	subs	r1, r2, r1
 80040a6:	6139      	str	r1, [r7, #16]
 80040a8:	4629      	mov	r1, r5
 80040aa:	eb63 0301 	sbc.w	r3, r3, r1
 80040ae:	617b      	str	r3, [r7, #20]
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	f04f 0300 	mov.w	r3, #0
 80040b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040bc:	4659      	mov	r1, fp
 80040be:	018b      	lsls	r3, r1, #6
 80040c0:	4651      	mov	r1, sl
 80040c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040c6:	4651      	mov	r1, sl
 80040c8:	018a      	lsls	r2, r1, #6
 80040ca:	4651      	mov	r1, sl
 80040cc:	ebb2 0801 	subs.w	r8, r2, r1
 80040d0:	4659      	mov	r1, fp
 80040d2:	eb63 0901 	sbc.w	r9, r3, r1
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040ea:	4690      	mov	r8, r2
 80040ec:	4699      	mov	r9, r3
 80040ee:	4623      	mov	r3, r4
 80040f0:	eb18 0303 	adds.w	r3, r8, r3
 80040f4:	60bb      	str	r3, [r7, #8]
 80040f6:	462b      	mov	r3, r5
 80040f8:	eb49 0303 	adc.w	r3, r9, r3
 80040fc:	60fb      	str	r3, [r7, #12]
 80040fe:	f04f 0200 	mov.w	r2, #0
 8004102:	f04f 0300 	mov.w	r3, #0
 8004106:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800410a:	4629      	mov	r1, r5
 800410c:	024b      	lsls	r3, r1, #9
 800410e:	4621      	mov	r1, r4
 8004110:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004114:	4621      	mov	r1, r4
 8004116:	024a      	lsls	r2, r1, #9
 8004118:	4610      	mov	r0, r2
 800411a:	4619      	mov	r1, r3
 800411c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800411e:	2200      	movs	r2, #0
 8004120:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004122:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004124:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004128:	f7fc fda6 	bl	8000c78 <__aeabi_uldivmod>
 800412c:	4602      	mov	r2, r0
 800412e:	460b      	mov	r3, r1
 8004130:	4613      	mov	r3, r2
 8004132:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004134:	e058      	b.n	80041e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004136:	4b38      	ldr	r3, [pc, #224]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	099b      	lsrs	r3, r3, #6
 800413c:	2200      	movs	r2, #0
 800413e:	4618      	mov	r0, r3
 8004140:	4611      	mov	r1, r2
 8004142:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004146:	623b      	str	r3, [r7, #32]
 8004148:	2300      	movs	r3, #0
 800414a:	627b      	str	r3, [r7, #36]	@ 0x24
 800414c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004150:	4642      	mov	r2, r8
 8004152:	464b      	mov	r3, r9
 8004154:	f04f 0000 	mov.w	r0, #0
 8004158:	f04f 0100 	mov.w	r1, #0
 800415c:	0159      	lsls	r1, r3, #5
 800415e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004162:	0150      	lsls	r0, r2, #5
 8004164:	4602      	mov	r2, r0
 8004166:	460b      	mov	r3, r1
 8004168:	4641      	mov	r1, r8
 800416a:	ebb2 0a01 	subs.w	sl, r2, r1
 800416e:	4649      	mov	r1, r9
 8004170:	eb63 0b01 	sbc.w	fp, r3, r1
 8004174:	f04f 0200 	mov.w	r2, #0
 8004178:	f04f 0300 	mov.w	r3, #0
 800417c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004180:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004184:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004188:	ebb2 040a 	subs.w	r4, r2, sl
 800418c:	eb63 050b 	sbc.w	r5, r3, fp
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	f04f 0300 	mov.w	r3, #0
 8004198:	00eb      	lsls	r3, r5, #3
 800419a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800419e:	00e2      	lsls	r2, r4, #3
 80041a0:	4614      	mov	r4, r2
 80041a2:	461d      	mov	r5, r3
 80041a4:	4643      	mov	r3, r8
 80041a6:	18e3      	adds	r3, r4, r3
 80041a8:	603b      	str	r3, [r7, #0]
 80041aa:	464b      	mov	r3, r9
 80041ac:	eb45 0303 	adc.w	r3, r5, r3
 80041b0:	607b      	str	r3, [r7, #4]
 80041b2:	f04f 0200 	mov.w	r2, #0
 80041b6:	f04f 0300 	mov.w	r3, #0
 80041ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041be:	4629      	mov	r1, r5
 80041c0:	028b      	lsls	r3, r1, #10
 80041c2:	4621      	mov	r1, r4
 80041c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041c8:	4621      	mov	r1, r4
 80041ca:	028a      	lsls	r2, r1, #10
 80041cc:	4610      	mov	r0, r2
 80041ce:	4619      	mov	r1, r3
 80041d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041d2:	2200      	movs	r2, #0
 80041d4:	61bb      	str	r3, [r7, #24]
 80041d6:	61fa      	str	r2, [r7, #28]
 80041d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041dc:	f7fc fd4c 	bl	8000c78 <__aeabi_uldivmod>
 80041e0:	4602      	mov	r2, r0
 80041e2:	460b      	mov	r3, r1
 80041e4:	4613      	mov	r3, r2
 80041e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80041e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x200>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	0c1b      	lsrs	r3, r3, #16
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	3301      	adds	r3, #1
 80041f4:	005b      	lsls	r3, r3, #1
 80041f6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80041f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004200:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004202:	e002      	b.n	800420a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004204:	4b05      	ldr	r3, [pc, #20]	@ (800421c <HAL_RCC_GetSysClockFreq+0x204>)
 8004206:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004208:	bf00      	nop
    }
  }
  return sysclockfreq;
 800420a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800420c:	4618      	mov	r0, r3
 800420e:	3750      	adds	r7, #80	@ 0x50
 8004210:	46bd      	mov	sp, r7
 8004212:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004216:	bf00      	nop
 8004218:	40023800 	.word	0x40023800
 800421c:	00f42400 	.word	0x00f42400
 8004220:	007a1200 	.word	0x007a1200

08004224 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004228:	4b03      	ldr	r3, [pc, #12]	@ (8004238 <HAL_RCC_GetHCLKFreq+0x14>)
 800422a:	681b      	ldr	r3, [r3, #0]
}
 800422c:	4618      	mov	r0, r3
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000018 	.word	0x20000018

0800423c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004240:	f7ff fff0 	bl	8004224 <HAL_RCC_GetHCLKFreq>
 8004244:	4602      	mov	r2, r0
 8004246:	4b05      	ldr	r3, [pc, #20]	@ (800425c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	0a9b      	lsrs	r3, r3, #10
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	4903      	ldr	r1, [pc, #12]	@ (8004260 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004252:	5ccb      	ldrb	r3, [r1, r3]
 8004254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004258:	4618      	mov	r0, r3
 800425a:	bd80      	pop	{r7, pc}
 800425c:	40023800 	.word	0x40023800
 8004260:	08009cbc 	.word	0x08009cbc

08004264 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004268:	f7ff ffdc 	bl	8004224 <HAL_RCC_GetHCLKFreq>
 800426c:	4602      	mov	r2, r0
 800426e:	4b05      	ldr	r3, [pc, #20]	@ (8004284 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	0b5b      	lsrs	r3, r3, #13
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	4903      	ldr	r1, [pc, #12]	@ (8004288 <HAL_RCC_GetPCLK2Freq+0x24>)
 800427a:	5ccb      	ldrb	r3, [r1, r3]
 800427c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004280:	4618      	mov	r0, r3
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40023800 	.word	0x40023800
 8004288:	08009cbc 	.word	0x08009cbc

0800428c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d101      	bne.n	800429e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e041      	b.n	8004322 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d106      	bne.n	80042b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f7fd fcf4 	bl	8001ca0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2202      	movs	r2, #2
 80042bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3304      	adds	r3, #4
 80042c8:	4619      	mov	r1, r3
 80042ca:	4610      	mov	r0, r2
 80042cc:	f000 fa9e 	bl	800480c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2201      	movs	r2, #1
 8004304:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2201      	movs	r2, #1
 8004314:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800433a:	b2db      	uxtb	r3, r3
 800433c:	2b01      	cmp	r3, #1
 800433e:	d001      	beq.n	8004344 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e044      	b.n	80043ce <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2202      	movs	r2, #2
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68da      	ldr	r2, [r3, #12]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0201 	orr.w	r2, r2, #1
 800435a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a1e      	ldr	r2, [pc, #120]	@ (80043dc <HAL_TIM_Base_Start_IT+0xb0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d018      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x6c>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800436e:	d013      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x6c>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a1a      	ldr	r2, [pc, #104]	@ (80043e0 <HAL_TIM_Base_Start_IT+0xb4>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d00e      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x6c>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a19      	ldr	r2, [pc, #100]	@ (80043e4 <HAL_TIM_Base_Start_IT+0xb8>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d009      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x6c>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a17      	ldr	r2, [pc, #92]	@ (80043e8 <HAL_TIM_Base_Start_IT+0xbc>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d004      	beq.n	8004398 <HAL_TIM_Base_Start_IT+0x6c>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a16      	ldr	r2, [pc, #88]	@ (80043ec <HAL_TIM_Base_Start_IT+0xc0>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d111      	bne.n	80043bc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2b06      	cmp	r3, #6
 80043a8:	d010      	beq.n	80043cc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f042 0201 	orr.w	r2, r2, #1
 80043b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ba:	e007      	b.n	80043cc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f042 0201 	orr.w	r2, r2, #1
 80043ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3714      	adds	r7, #20
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	40010000 	.word	0x40010000
 80043e0:	40000400 	.word	0x40000400
 80043e4:	40000800 	.word	0x40000800
 80043e8:	40000c00 	.word	0x40000c00
 80043ec:	40014000 	.word	0x40014000

080043f0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f022 0201 	bic.w	r2, r2, #1
 8004406:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	6a1a      	ldr	r2, [r3, #32]
 800440e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004412:	4013      	ands	r3, r2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10f      	bne.n	8004438 <HAL_TIM_Base_Stop_IT+0x48>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6a1a      	ldr	r2, [r3, #32]
 800441e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004422:	4013      	ands	r3, r2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d107      	bne.n	8004438 <HAL_TIM_Base_Stop_IT+0x48>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	681a      	ldr	r2, [r3, #0]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 0201 	bic.w	r2, r2, #1
 8004436:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b084      	sub	sp, #16
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d020      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d01b      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f06f 0202 	mvn.w	r2, #2
 8004482:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f999 	bl	80047d0 <HAL_TIM_IC_CaptureCallback>
 800449e:	e005      	b.n	80044ac <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 f98b 	bl	80047bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f99c 	bl	80047e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	f003 0304 	and.w	r3, r3, #4
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d020      	beq.n	80044fe <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d01b      	beq.n	80044fe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f06f 0204 	mvn.w	r2, #4
 80044ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d003      	beq.n	80044ec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f973 	bl	80047d0 <HAL_TIM_IC_CaptureCallback>
 80044ea:	e005      	b.n	80044f8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 f965 	bl	80047bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f976 	bl	80047e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f003 0308 	and.w	r3, r3, #8
 8004504:	2b00      	cmp	r3, #0
 8004506:	d020      	beq.n	800454a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f003 0308 	and.w	r3, r3, #8
 800450e:	2b00      	cmp	r3, #0
 8004510:	d01b      	beq.n	800454a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f06f 0208 	mvn.w	r2, #8
 800451a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2204      	movs	r2, #4
 8004520:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	f003 0303 	and.w	r3, r3, #3
 800452c:	2b00      	cmp	r3, #0
 800452e:	d003      	beq.n	8004538 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f94d 	bl	80047d0 <HAL_TIM_IC_CaptureCallback>
 8004536:	e005      	b.n	8004544 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 f93f 	bl	80047bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f950 	bl	80047e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	f003 0310 	and.w	r3, r3, #16
 8004550:	2b00      	cmp	r3, #0
 8004552:	d020      	beq.n	8004596 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f003 0310 	and.w	r3, r3, #16
 800455a:	2b00      	cmp	r3, #0
 800455c:	d01b      	beq.n	8004596 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f06f 0210 	mvn.w	r2, #16
 8004566:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2208      	movs	r2, #8
 800456c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	69db      	ldr	r3, [r3, #28]
 8004574:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f927 	bl	80047d0 <HAL_TIM_IC_CaptureCallback>
 8004582:	e005      	b.n	8004590 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f000 f919 	bl	80047bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f92a 	bl	80047e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	f003 0301 	and.w	r3, r3, #1
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00c      	beq.n	80045ba <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d007      	beq.n	80045ba <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f06f 0201 	mvn.w	r2, #1
 80045b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7fc fd57 	bl	8001068 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00c      	beq.n	80045de <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d007      	beq.n	80045de <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80045d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 fab5 	bl	8004b48 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00c      	beq.n	8004602 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d007      	beq.n	8004602 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 f8fb 	bl	80047f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	f003 0320 	and.w	r3, r3, #32
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00c      	beq.n	8004626 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	f003 0320 	and.w	r3, r3, #32
 8004612:	2b00      	cmp	r3, #0
 8004614:	d007      	beq.n	8004626 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f06f 0220 	mvn.w	r2, #32
 800461e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 fa87 	bl	8004b34 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004626:	bf00      	nop
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b084      	sub	sp, #16
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004638:	2300      	movs	r3, #0
 800463a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <HAL_TIM_ConfigClockSource+0x1c>
 8004646:	2302      	movs	r3, #2
 8004648:	e0b4      	b.n	80047b4 <HAL_TIM_ConfigClockSource+0x186>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2202      	movs	r2, #2
 8004656:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004668:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004670:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68ba      	ldr	r2, [r7, #8]
 8004678:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004682:	d03e      	beq.n	8004702 <HAL_TIM_ConfigClockSource+0xd4>
 8004684:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004688:	f200 8087 	bhi.w	800479a <HAL_TIM_ConfigClockSource+0x16c>
 800468c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004690:	f000 8086 	beq.w	80047a0 <HAL_TIM_ConfigClockSource+0x172>
 8004694:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004698:	d87f      	bhi.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
 800469a:	2b70      	cmp	r3, #112	@ 0x70
 800469c:	d01a      	beq.n	80046d4 <HAL_TIM_ConfigClockSource+0xa6>
 800469e:	2b70      	cmp	r3, #112	@ 0x70
 80046a0:	d87b      	bhi.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
 80046a2:	2b60      	cmp	r3, #96	@ 0x60
 80046a4:	d050      	beq.n	8004748 <HAL_TIM_ConfigClockSource+0x11a>
 80046a6:	2b60      	cmp	r3, #96	@ 0x60
 80046a8:	d877      	bhi.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
 80046aa:	2b50      	cmp	r3, #80	@ 0x50
 80046ac:	d03c      	beq.n	8004728 <HAL_TIM_ConfigClockSource+0xfa>
 80046ae:	2b50      	cmp	r3, #80	@ 0x50
 80046b0:	d873      	bhi.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
 80046b2:	2b40      	cmp	r3, #64	@ 0x40
 80046b4:	d058      	beq.n	8004768 <HAL_TIM_ConfigClockSource+0x13a>
 80046b6:	2b40      	cmp	r3, #64	@ 0x40
 80046b8:	d86f      	bhi.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
 80046ba:	2b30      	cmp	r3, #48	@ 0x30
 80046bc:	d064      	beq.n	8004788 <HAL_TIM_ConfigClockSource+0x15a>
 80046be:	2b30      	cmp	r3, #48	@ 0x30
 80046c0:	d86b      	bhi.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
 80046c2:	2b20      	cmp	r3, #32
 80046c4:	d060      	beq.n	8004788 <HAL_TIM_ConfigClockSource+0x15a>
 80046c6:	2b20      	cmp	r3, #32
 80046c8:	d867      	bhi.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d05c      	beq.n	8004788 <HAL_TIM_ConfigClockSource+0x15a>
 80046ce:	2b10      	cmp	r3, #16
 80046d0:	d05a      	beq.n	8004788 <HAL_TIM_ConfigClockSource+0x15a>
 80046d2:	e062      	b.n	800479a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80046e4:	f000 f998 	bl	8004a18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80046f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68ba      	ldr	r2, [r7, #8]
 80046fe:	609a      	str	r2, [r3, #8]
      break;
 8004700:	e04f      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004712:	f000 f981 	bl	8004a18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	689a      	ldr	r2, [r3, #8]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004724:	609a      	str	r2, [r3, #8]
      break;
 8004726:	e03c      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004734:	461a      	mov	r2, r3
 8004736:	f000 f8f5 	bl	8004924 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2150      	movs	r1, #80	@ 0x50
 8004740:	4618      	mov	r0, r3
 8004742:	f000 f94e 	bl	80049e2 <TIM_ITRx_SetConfig>
      break;
 8004746:	e02c      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004754:	461a      	mov	r2, r3
 8004756:	f000 f914 	bl	8004982 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2160      	movs	r1, #96	@ 0x60
 8004760:	4618      	mov	r0, r3
 8004762:	f000 f93e 	bl	80049e2 <TIM_ITRx_SetConfig>
      break;
 8004766:	e01c      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004774:	461a      	mov	r2, r3
 8004776:	f000 f8d5 	bl	8004924 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2140      	movs	r1, #64	@ 0x40
 8004780:	4618      	mov	r0, r3
 8004782:	f000 f92e 	bl	80049e2 <TIM_ITRx_SetConfig>
      break;
 8004786:	e00c      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4619      	mov	r1, r3
 8004792:	4610      	mov	r0, r2
 8004794:	f000 f925 	bl	80049e2 <TIM_ITRx_SetConfig>
      break;
 8004798:	e003      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	73fb      	strb	r3, [r7, #15]
      break;
 800479e:	e000      	b.n	80047a2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3710      	adds	r7, #16
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b083      	sub	sp, #12
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr

080047e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b083      	sub	sp, #12
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a3a      	ldr	r2, [pc, #232]	@ (8004908 <TIM_Base_SetConfig+0xfc>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00f      	beq.n	8004844 <TIM_Base_SetConfig+0x38>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800482a:	d00b      	beq.n	8004844 <TIM_Base_SetConfig+0x38>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a37      	ldr	r2, [pc, #220]	@ (800490c <TIM_Base_SetConfig+0x100>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d007      	beq.n	8004844 <TIM_Base_SetConfig+0x38>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a36      	ldr	r2, [pc, #216]	@ (8004910 <TIM_Base_SetConfig+0x104>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d003      	beq.n	8004844 <TIM_Base_SetConfig+0x38>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a35      	ldr	r2, [pc, #212]	@ (8004914 <TIM_Base_SetConfig+0x108>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d108      	bne.n	8004856 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800484a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4313      	orrs	r3, r2
 8004854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a2b      	ldr	r2, [pc, #172]	@ (8004908 <TIM_Base_SetConfig+0xfc>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d01b      	beq.n	8004896 <TIM_Base_SetConfig+0x8a>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004864:	d017      	beq.n	8004896 <TIM_Base_SetConfig+0x8a>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a28      	ldr	r2, [pc, #160]	@ (800490c <TIM_Base_SetConfig+0x100>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d013      	beq.n	8004896 <TIM_Base_SetConfig+0x8a>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a27      	ldr	r2, [pc, #156]	@ (8004910 <TIM_Base_SetConfig+0x104>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d00f      	beq.n	8004896 <TIM_Base_SetConfig+0x8a>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	4a26      	ldr	r2, [pc, #152]	@ (8004914 <TIM_Base_SetConfig+0x108>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d00b      	beq.n	8004896 <TIM_Base_SetConfig+0x8a>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	4a25      	ldr	r2, [pc, #148]	@ (8004918 <TIM_Base_SetConfig+0x10c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d007      	beq.n	8004896 <TIM_Base_SetConfig+0x8a>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a24      	ldr	r2, [pc, #144]	@ (800491c <TIM_Base_SetConfig+0x110>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d003      	beq.n	8004896 <TIM_Base_SetConfig+0x8a>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a23      	ldr	r2, [pc, #140]	@ (8004920 <TIM_Base_SetConfig+0x114>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d108      	bne.n	80048a8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800489c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	68db      	ldr	r3, [r3, #12]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	689a      	ldr	r2, [r3, #8]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a0e      	ldr	r2, [pc, #56]	@ (8004908 <TIM_Base_SetConfig+0xfc>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d103      	bne.n	80048dc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d105      	bne.n	80048fa <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f023 0201 	bic.w	r2, r3, #1
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	611a      	str	r2, [r3, #16]
  }
}
 80048fa:	bf00      	nop
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40010000 	.word	0x40010000
 800490c:	40000400 	.word	0x40000400
 8004910:	40000800 	.word	0x40000800
 8004914:	40000c00 	.word	0x40000c00
 8004918:	40014000 	.word	0x40014000
 800491c:	40014400 	.word	0x40014400
 8004920:	40014800 	.word	0x40014800

08004924 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	f023 0201 	bic.w	r2, r3, #1
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	699b      	ldr	r3, [r3, #24]
 8004946:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800494e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	011b      	lsls	r3, r3, #4
 8004954:	693a      	ldr	r2, [r7, #16]
 8004956:	4313      	orrs	r3, r2
 8004958:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	f023 030a 	bic.w	r3, r3, #10
 8004960:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	4313      	orrs	r3, r2
 8004968:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	693a      	ldr	r2, [r7, #16]
 800496e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	621a      	str	r2, [r3, #32]
}
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr

08004982 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004982:	b480      	push	{r7}
 8004984:	b087      	sub	sp, #28
 8004986:	af00      	add	r7, sp, #0
 8004988:	60f8      	str	r0, [r7, #12]
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	f023 0210 	bic.w	r2, r3, #16
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	031b      	lsls	r3, r3, #12
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049be:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	697a      	ldr	r2, [r7, #20]
 80049d4:	621a      	str	r2, [r3, #32]
}
 80049d6:	bf00      	nop
 80049d8:	371c      	adds	r7, #28
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b085      	sub	sp, #20
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
 80049ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049fa:	683a      	ldr	r2, [r7, #0]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f043 0307 	orr.w	r3, r3, #7
 8004a04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	609a      	str	r2, [r3, #8]
}
 8004a0c:	bf00      	nop
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b087      	sub	sp, #28
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
 8004a24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	021a      	lsls	r2, r3, #8
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	697a      	ldr	r2, [r7, #20]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	609a      	str	r2, [r3, #8]
}
 8004a4c:	bf00      	nop
 8004a4e:	371c      	adds	r7, #28
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d101      	bne.n	8004a70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	e050      	b.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2201      	movs	r2, #1
 8004a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a1c      	ldr	r2, [pc, #112]	@ (8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d018      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004abc:	d013      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a18      	ldr	r2, [pc, #96]	@ (8004b24 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d00e      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a16      	ldr	r2, [pc, #88]	@ (8004b28 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d009      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a15      	ldr	r2, [pc, #84]	@ (8004b2c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d004      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a13      	ldr	r2, [pc, #76]	@ (8004b30 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d10c      	bne.n	8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	40010000 	.word	0x40010000
 8004b24:	40000400 	.word	0x40000400
 8004b28:	40000800 	.word	0x40000800
 8004b2c:	40000c00 	.word	0x40000c00
 8004b30:	40014000 	.word	0x40014000

08004b34 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b082      	sub	sp, #8
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e042      	b.n	8004bf4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d106      	bne.n	8004b88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7fd f91c 	bl	8001dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2224      	movs	r2, #36	@ 0x24
 8004b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68da      	ldr	r2, [r3, #12]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 fdbd 	bl	8005720 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	691a      	ldr	r2, [r3, #16]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004bb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695a      	ldr	r2, [r3, #20]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004bc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68da      	ldr	r2, [r3, #12]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2220      	movs	r2, #32
 8004be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2220      	movs	r2, #32
 8004be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3708      	adds	r7, #8
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b08a      	sub	sp, #40	@ 0x28
 8004c00:	af02      	add	r7, sp, #8
 8004c02:	60f8      	str	r0, [r7, #12]
 8004c04:	60b9      	str	r1, [r7, #8]
 8004c06:	603b      	str	r3, [r7, #0]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	2b20      	cmp	r3, #32
 8004c1a:	d175      	bne.n	8004d08 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_UART_Transmit+0x2c>
 8004c22:	88fb      	ldrh	r3, [r7, #6]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e06e      	b.n	8004d0a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2221      	movs	r2, #33	@ 0x21
 8004c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c3a:	f7fd fb23 	bl	8002284 <HAL_GetTick>
 8004c3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	88fa      	ldrh	r2, [r7, #6]
 8004c44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	88fa      	ldrh	r2, [r7, #6]
 8004c4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c54:	d108      	bne.n	8004c68 <HAL_UART_Transmit+0x6c>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d104      	bne.n	8004c68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	e003      	b.n	8004c70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c70:	e02e      	b.n	8004cd0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	9300      	str	r3, [sp, #0]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	2180      	movs	r1, #128	@ 0x80
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 fb1f 	bl	80052c0 <UART_WaitOnFlagUntilTimeout>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d005      	beq.n	8004c94 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2220      	movs	r2, #32
 8004c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e03a      	b.n	8004d0a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10b      	bne.n	8004cb2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	881b      	ldrh	r3, [r3, #0]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ca8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004caa:	69bb      	ldr	r3, [r7, #24]
 8004cac:	3302      	adds	r3, #2
 8004cae:	61bb      	str	r3, [r7, #24]
 8004cb0:	e007      	b.n	8004cc2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	781a      	ldrb	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	b29a      	uxth	r2, r3
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1cb      	bne.n	8004c72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	9300      	str	r3, [sp, #0]
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	2140      	movs	r1, #64	@ 0x40
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f000 faeb 	bl	80052c0 <UART_WaitOnFlagUntilTimeout>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d005      	beq.n	8004cfc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e006      	b.n	8004d0a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2220      	movs	r2, #32
 8004d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	e000      	b.n	8004d0a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
  }
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3720      	adds	r7, #32
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b084      	sub	sp, #16
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	2b20      	cmp	r3, #32
 8004d2a:	d112      	bne.n	8004d52 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d002      	beq.n	8004d38 <HAL_UART_Receive_IT+0x26>
 8004d32:	88fb      	ldrh	r3, [r7, #6]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d101      	bne.n	8004d3c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e00b      	b.n	8004d54 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d42:	88fb      	ldrh	r3, [r7, #6]
 8004d44:	461a      	mov	r2, r3
 8004d46:	68b9      	ldr	r1, [r7, #8]
 8004d48:	68f8      	ldr	r0, [r7, #12]
 8004d4a:	f000 fb12 	bl	8005372 <UART_Start_Receive_IT>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	e000      	b.n	8004d54 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004d52:	2302      	movs	r3, #2
  }
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b0ba      	sub	sp, #232	@ 0xe8
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004d82:	2300      	movs	r3, #0
 8004d84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d92:	f003 030f 	and.w	r3, r3, #15
 8004d96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004d9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10f      	bne.n	8004dc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004da6:	f003 0320 	and.w	r3, r3, #32
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d009      	beq.n	8004dc2 <HAL_UART_IRQHandler+0x66>
 8004dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 fbf2 	bl	80055a4 <UART_Receive_IT>
      return;
 8004dc0:	e25b      	b.n	800527a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004dc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f000 80de 	beq.w	8004f88 <HAL_UART_IRQHandler+0x22c>
 8004dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d106      	bne.n	8004de6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ddc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	f000 80d1 	beq.w	8004f88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dea:	f003 0301 	and.w	r3, r3, #1
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00b      	beq.n	8004e0a <HAL_UART_IRQHandler+0xae>
 8004df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d005      	beq.n	8004e0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e02:	f043 0201 	orr.w	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e0e:	f003 0304 	and.w	r3, r3, #4
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d00b      	beq.n	8004e2e <HAL_UART_IRQHandler+0xd2>
 8004e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d005      	beq.n	8004e2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e26:	f043 0202 	orr.w	r2, r3, #2
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00b      	beq.n	8004e52 <HAL_UART_IRQHandler+0xf6>
 8004e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d005      	beq.n	8004e52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e4a:	f043 0204 	orr.w	r2, r3, #4
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d011      	beq.n	8004e82 <HAL_UART_IRQHandler+0x126>
 8004e5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e62:	f003 0320 	and.w	r3, r3, #32
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d105      	bne.n	8004e76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d005      	beq.n	8004e82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e7a:	f043 0208 	orr.w	r2, r3, #8
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f000 81f2 	beq.w	8005270 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e90:	f003 0320 	and.w	r3, r3, #32
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d008      	beq.n	8004eaa <HAL_UART_IRQHandler+0x14e>
 8004e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e9c:	f003 0320 	and.w	r3, r3, #32
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d002      	beq.n	8004eaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 fb7d 	bl	80055a4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb4:	2b40      	cmp	r3, #64	@ 0x40
 8004eb6:	bf0c      	ite	eq
 8004eb8:	2301      	moveq	r3, #1
 8004eba:	2300      	movne	r3, #0
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ec6:	f003 0308 	and.w	r3, r3, #8
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d103      	bne.n	8004ed6 <HAL_UART_IRQHandler+0x17a>
 8004ece:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d04f      	beq.n	8004f76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 fa85 	bl	80053e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ee6:	2b40      	cmp	r3, #64	@ 0x40
 8004ee8:	d141      	bne.n	8004f6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	3314      	adds	r3, #20
 8004ef0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ef8:	e853 3f00 	ldrex	r3, [r3]
 8004efc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	3314      	adds	r3, #20
 8004f12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f26:	e841 2300 	strex	r3, r2, [r1]
 8004f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d1d9      	bne.n	8004eea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d013      	beq.n	8004f66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f42:	4a7e      	ldr	r2, [pc, #504]	@ (800513c <HAL_UART_IRQHandler+0x3e0>)
 8004f44:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	f7fd fb4b 	bl	80025e6 <HAL_DMA_Abort_IT>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d016      	beq.n	8004f84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f5c:	687a      	ldr	r2, [r7, #4]
 8004f5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f60:	4610      	mov	r0, r2
 8004f62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f64:	e00e      	b.n	8004f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 f994 	bl	8005294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f6c:	e00a      	b.n	8004f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f000 f990 	bl	8005294 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f74:	e006      	b.n	8004f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f98c 	bl	8005294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004f82:	e175      	b.n	8005270 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f84:	bf00      	nop
    return;
 8004f86:	e173      	b.n	8005270 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	f040 814f 	bne.w	8005230 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f96:	f003 0310 	and.w	r3, r3, #16
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 8148 	beq.w	8005230 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fa4:	f003 0310 	and.w	r3, r3, #16
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	f000 8141 	beq.w	8005230 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fae:	2300      	movs	r3, #0
 8004fb0:	60bb      	str	r3, [r7, #8]
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	60bb      	str	r3, [r7, #8]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	60bb      	str	r3, [r7, #8]
 8004fc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fce:	2b40      	cmp	r3, #64	@ 0x40
 8004fd0:	f040 80b6 	bne.w	8005140 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004fe0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	f000 8145 	beq.w	8005274 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	f080 813e 	bcs.w	8005274 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ffe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800500a:	f000 8088 	beq.w	800511e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	330c      	adds	r3, #12
 8005014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005018:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800501c:	e853 3f00 	ldrex	r3, [r3]
 8005020:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800502c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	330c      	adds	r3, #12
 8005036:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800503a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800503e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005042:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005046:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800504a:	e841 2300 	strex	r3, r2, [r1]
 800504e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005052:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1d9      	bne.n	800500e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	3314      	adds	r3, #20
 8005060:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005064:	e853 3f00 	ldrex	r3, [r3]
 8005068:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800506a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800506c:	f023 0301 	bic.w	r3, r3, #1
 8005070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	3314      	adds	r3, #20
 800507a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800507e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005082:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005084:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005086:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800508a:	e841 2300 	strex	r3, r2, [r1]
 800508e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1e1      	bne.n	800505a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	3314      	adds	r3, #20
 800509c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050a0:	e853 3f00 	ldrex	r3, [r3]
 80050a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80050a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	3314      	adds	r3, #20
 80050b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80050ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80050bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80050c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050c2:	e841 2300 	strex	r3, r2, [r1]
 80050c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80050c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1e3      	bne.n	8005096 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2220      	movs	r2, #32
 80050d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	330c      	adds	r3, #12
 80050e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050e6:	e853 3f00 	ldrex	r3, [r3]
 80050ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80050ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050ee:	f023 0310 	bic.w	r3, r3, #16
 80050f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	330c      	adds	r3, #12
 80050fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005100:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005102:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005104:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005106:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005108:	e841 2300 	strex	r3, r2, [r1]
 800510c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800510e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005110:	2b00      	cmp	r3, #0
 8005112:	d1e3      	bne.n	80050dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005118:	4618      	mov	r0, r3
 800511a:	f7fd f9f4 	bl	8002506 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2202      	movs	r2, #2
 8005122:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800512c:	b29b      	uxth	r3, r3
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	b29b      	uxth	r3, r3
 8005132:	4619      	mov	r1, r3
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 f8b7 	bl	80052a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800513a:	e09b      	b.n	8005274 <HAL_UART_IRQHandler+0x518>
 800513c:	080054ad 	.word	0x080054ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005148:	b29b      	uxth	r3, r3
 800514a:	1ad3      	subs	r3, r2, r3
 800514c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005154:	b29b      	uxth	r3, r3
 8005156:	2b00      	cmp	r3, #0
 8005158:	f000 808e 	beq.w	8005278 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800515c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 8089 	beq.w	8005278 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	330c      	adds	r3, #12
 800516c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005170:	e853 3f00 	ldrex	r3, [r3]
 8005174:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005178:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800517c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	330c      	adds	r3, #12
 8005186:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800518a:	647a      	str	r2, [r7, #68]	@ 0x44
 800518c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005190:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005192:	e841 2300 	strex	r3, r2, [r1]
 8005196:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005198:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1e3      	bne.n	8005166 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3314      	adds	r3, #20
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	e853 3f00 	ldrex	r3, [r3]
 80051ac:	623b      	str	r3, [r7, #32]
   return(result);
 80051ae:	6a3b      	ldr	r3, [r7, #32]
 80051b0:	f023 0301 	bic.w	r3, r3, #1
 80051b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	3314      	adds	r3, #20
 80051be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80051c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80051c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051ca:	e841 2300 	strex	r3, r2, [r1]
 80051ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1e3      	bne.n	800519e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2220      	movs	r2, #32
 80051da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	330c      	adds	r3, #12
 80051ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	e853 3f00 	ldrex	r3, [r3]
 80051f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f023 0310 	bic.w	r3, r3, #16
 80051fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	330c      	adds	r3, #12
 8005204:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005208:	61fa      	str	r2, [r7, #28]
 800520a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800520c:	69b9      	ldr	r1, [r7, #24]
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	e841 2300 	strex	r3, r2, [r1]
 8005214:	617b      	str	r3, [r7, #20]
   return(result);
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d1e3      	bne.n	80051e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005222:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005226:	4619      	mov	r1, r3
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f000 f83d 	bl	80052a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800522e:	e023      	b.n	8005278 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005234:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005238:	2b00      	cmp	r3, #0
 800523a:	d009      	beq.n	8005250 <HAL_UART_IRQHandler+0x4f4>
 800523c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005244:	2b00      	cmp	r3, #0
 8005246:	d003      	beq.n	8005250 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f000 f943 	bl	80054d4 <UART_Transmit_IT>
    return;
 800524e:	e014      	b.n	800527a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005258:	2b00      	cmp	r3, #0
 800525a:	d00e      	beq.n	800527a <HAL_UART_IRQHandler+0x51e>
 800525c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005264:	2b00      	cmp	r3, #0
 8005266:	d008      	beq.n	800527a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005268:	6878      	ldr	r0, [r7, #4]
 800526a:	f000 f983 	bl	8005574 <UART_EndTransmit_IT>
    return;
 800526e:	e004      	b.n	800527a <HAL_UART_IRQHandler+0x51e>
    return;
 8005270:	bf00      	nop
 8005272:	e002      	b.n	800527a <HAL_UART_IRQHandler+0x51e>
      return;
 8005274:	bf00      	nop
 8005276:	e000      	b.n	800527a <HAL_UART_IRQHandler+0x51e>
      return;
 8005278:	bf00      	nop
  }
}
 800527a:	37e8      	adds	r7, #232	@ 0xe8
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800529c:	bf00      	nop
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	460b      	mov	r3, r1
 80052b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052b4:	bf00      	nop
 80052b6:	370c      	adds	r7, #12
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr

080052c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b086      	sub	sp, #24
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	603b      	str	r3, [r7, #0]
 80052cc:	4613      	mov	r3, r2
 80052ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052d0:	e03b      	b.n	800534a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052d2:	6a3b      	ldr	r3, [r7, #32]
 80052d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052d8:	d037      	beq.n	800534a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052da:	f7fc ffd3 	bl	8002284 <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	6a3a      	ldr	r2, [r7, #32]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d302      	bcc.n	80052f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80052ea:	6a3b      	ldr	r3, [r7, #32]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e03a      	b.n	800536a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f003 0304 	and.w	r3, r3, #4
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d023      	beq.n	800534a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2b80      	cmp	r3, #128	@ 0x80
 8005306:	d020      	beq.n	800534a <UART_WaitOnFlagUntilTimeout+0x8a>
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	2b40      	cmp	r3, #64	@ 0x40
 800530c:	d01d      	beq.n	800534a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f003 0308 	and.w	r3, r3, #8
 8005318:	2b08      	cmp	r3, #8
 800531a:	d116      	bne.n	800534a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800531c:	2300      	movs	r3, #0
 800531e:	617b      	str	r3, [r7, #20]
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	617b      	str	r3, [r7, #20]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	617b      	str	r3, [r7, #20]
 8005330:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 f857 	bl	80053e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2208      	movs	r2, #8
 800533c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e00f      	b.n	800536a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4013      	ands	r3, r2
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	429a      	cmp	r2, r3
 8005358:	bf0c      	ite	eq
 800535a:	2301      	moveq	r3, #1
 800535c:	2300      	movne	r3, #0
 800535e:	b2db      	uxtb	r3, r3
 8005360:	461a      	mov	r2, r3
 8005362:	79fb      	ldrb	r3, [r7, #7]
 8005364:	429a      	cmp	r2, r3
 8005366:	d0b4      	beq.n	80052d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}

08005372 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005372:	b480      	push	{r7}
 8005374:	b085      	sub	sp, #20
 8005376:	af00      	add	r7, sp, #0
 8005378:	60f8      	str	r0, [r7, #12]
 800537a:	60b9      	str	r1, [r7, #8]
 800537c:	4613      	mov	r3, r2
 800537e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	88fa      	ldrh	r2, [r7, #6]
 800538a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	88fa      	ldrh	r2, [r7, #6]
 8005390:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2200      	movs	r2, #0
 8005396:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2222      	movs	r2, #34	@ 0x22
 800539c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d007      	beq.n	80053b8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68da      	ldr	r2, [r3, #12]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053b6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	695a      	ldr	r2, [r3, #20]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f042 0201 	orr.w	r2, r2, #1
 80053c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	68da      	ldr	r2, [r3, #12]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0220 	orr.w	r2, r2, #32
 80053d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3714      	adds	r7, #20
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr

080053e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b095      	sub	sp, #84	@ 0x54
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	330c      	adds	r3, #12
 80053f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f8:	e853 3f00 	ldrex	r3, [r3]
 80053fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005400:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005404:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	330c      	adds	r3, #12
 800540c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800540e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005410:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005412:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005414:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005416:	e841 2300 	strex	r3, r2, [r1]
 800541a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800541c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541e:	2b00      	cmp	r3, #0
 8005420:	d1e5      	bne.n	80053ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3314      	adds	r3, #20
 8005428:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	e853 3f00 	ldrex	r3, [r3]
 8005430:	61fb      	str	r3, [r7, #28]
   return(result);
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	f023 0301 	bic.w	r3, r3, #1
 8005438:	64bb      	str	r3, [r7, #72]	@ 0x48
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	3314      	adds	r3, #20
 8005440:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005442:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005444:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005446:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005448:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800544a:	e841 2300 	strex	r3, r2, [r1]
 800544e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1e5      	bne.n	8005422 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800545a:	2b01      	cmp	r3, #1
 800545c:	d119      	bne.n	8005492 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	330c      	adds	r3, #12
 8005464:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	e853 3f00 	ldrex	r3, [r3]
 800546c:	60bb      	str	r3, [r7, #8]
   return(result);
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	f023 0310 	bic.w	r3, r3, #16
 8005474:	647b      	str	r3, [r7, #68]	@ 0x44
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	330c      	adds	r3, #12
 800547c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800547e:	61ba      	str	r2, [r7, #24]
 8005480:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005482:	6979      	ldr	r1, [r7, #20]
 8005484:	69ba      	ldr	r2, [r7, #24]
 8005486:	e841 2300 	strex	r3, r2, [r1]
 800548a:	613b      	str	r3, [r7, #16]
   return(result);
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1e5      	bne.n	800545e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2220      	movs	r2, #32
 8005496:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2200      	movs	r2, #0
 800549e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054a0:	bf00      	nop
 80054a2:	3754      	adds	r7, #84	@ 0x54
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f7ff fee4 	bl	8005294 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054cc:	bf00      	nop
 80054ce:	3710      	adds	r7, #16
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}

080054d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	2b21      	cmp	r3, #33	@ 0x21
 80054e6:	d13e      	bne.n	8005566 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f0:	d114      	bne.n	800551c <UART_Transmit_IT+0x48>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	691b      	ldr	r3, [r3, #16]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d110      	bne.n	800551c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a1b      	ldr	r3, [r3, #32]
 80054fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	881b      	ldrh	r3, [r3, #0]
 8005504:	461a      	mov	r2, r3
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800550e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a1b      	ldr	r3, [r3, #32]
 8005514:	1c9a      	adds	r2, r3, #2
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	621a      	str	r2, [r3, #32]
 800551a:	e008      	b.n	800552e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a1b      	ldr	r3, [r3, #32]
 8005520:	1c59      	adds	r1, r3, #1
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	6211      	str	r1, [r2, #32]
 8005526:	781a      	ldrb	r2, [r3, #0]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005532:	b29b      	uxth	r3, r3
 8005534:	3b01      	subs	r3, #1
 8005536:	b29b      	uxth	r3, r3
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	4619      	mov	r1, r3
 800553c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800553e:	2b00      	cmp	r3, #0
 8005540:	d10f      	bne.n	8005562 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68da      	ldr	r2, [r3, #12]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005550:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005560:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005562:	2300      	movs	r3, #0
 8005564:	e000      	b.n	8005568 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005566:	2302      	movs	r3, #2
  }
}
 8005568:	4618      	mov	r0, r3
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b082      	sub	sp, #8
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	68da      	ldr	r2, [r3, #12]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800558a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2220      	movs	r2, #32
 8005590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f7ff fe73 	bl	8005280 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08c      	sub	sp, #48	@ 0x30
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b22      	cmp	r3, #34	@ 0x22
 80055b6:	f040 80ae 	bne.w	8005716 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055c2:	d117      	bne.n	80055f4 <UART_Receive_IT+0x50>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	691b      	ldr	r3, [r3, #16]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d113      	bne.n	80055f4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80055cc:	2300      	movs	r3, #0
 80055ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	b29b      	uxth	r3, r3
 80055de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ec:	1c9a      	adds	r2, r3, #2
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80055f2:	e026      	b.n	8005642 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80055fa:	2300      	movs	r3, #0
 80055fc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005606:	d007      	beq.n	8005618 <UART_Receive_IT+0x74>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689b      	ldr	r3, [r3, #8]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d10a      	bne.n	8005626 <UART_Receive_IT+0x82>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d106      	bne.n	8005626 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	b2da      	uxtb	r2, r3
 8005620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005622:	701a      	strb	r2, [r3, #0]
 8005624:	e008      	b.n	8005638 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	b2db      	uxtb	r3, r3
 800562e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005632:	b2da      	uxtb	r2, r3
 8005634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005636:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563c:	1c5a      	adds	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005646:	b29b      	uxth	r3, r3
 8005648:	3b01      	subs	r3, #1
 800564a:	b29b      	uxth	r3, r3
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	4619      	mov	r1, r3
 8005650:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005652:	2b00      	cmp	r3, #0
 8005654:	d15d      	bne.n	8005712 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68da      	ldr	r2, [r3, #12]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0220 	bic.w	r2, r2, #32
 8005664:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	68da      	ldr	r2, [r3, #12]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005674:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	695a      	ldr	r2, [r3, #20]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0201 	bic.w	r2, r2, #1
 8005684:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2220      	movs	r2, #32
 800568a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005698:	2b01      	cmp	r3, #1
 800569a:	d135      	bne.n	8005708 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	330c      	adds	r3, #12
 80056a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	613b      	str	r3, [r7, #16]
   return(result);
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	f023 0310 	bic.w	r3, r3, #16
 80056b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	330c      	adds	r3, #12
 80056c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056c2:	623a      	str	r2, [r7, #32]
 80056c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	69f9      	ldr	r1, [r7, #28]
 80056c8:	6a3a      	ldr	r2, [r7, #32]
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e5      	bne.n	80056a2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0310 	and.w	r3, r3, #16
 80056e0:	2b10      	cmp	r3, #16
 80056e2:	d10a      	bne.n	80056fa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056e4:	2300      	movs	r3, #0
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	60fb      	str	r3, [r7, #12]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	60fb      	str	r3, [r7, #12]
 80056f8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056fe:	4619      	mov	r1, r3
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f7ff fdd1 	bl	80052a8 <HAL_UARTEx_RxEventCallback>
 8005706:	e002      	b.n	800570e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f001 f8f7 	bl	80068fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800570e:	2300      	movs	r3, #0
 8005710:	e002      	b.n	8005718 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005712:	2300      	movs	r3, #0
 8005714:	e000      	b.n	8005718 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005716:	2302      	movs	r3, #2
  }
}
 8005718:	4618      	mov	r0, r3
 800571a:	3730      	adds	r7, #48	@ 0x30
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005724:	b0c0      	sub	sp, #256	@ 0x100
 8005726:	af00      	add	r7, sp, #0
 8005728:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800572c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800573c:	68d9      	ldr	r1, [r3, #12]
 800573e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	ea40 0301 	orr.w	r3, r0, r1
 8005748:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800574a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	431a      	orrs	r2, r3
 8005758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	431a      	orrs	r2, r3
 8005760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	4313      	orrs	r3, r2
 8005768:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800576c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005778:	f021 010c 	bic.w	r1, r1, #12
 800577c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005786:	430b      	orrs	r3, r1
 8005788:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800578a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	695b      	ldr	r3, [r3, #20]
 8005792:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579a:	6999      	ldr	r1, [r3, #24]
 800579c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	ea40 0301 	orr.w	r3, r0, r1
 80057a6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	4b8f      	ldr	r3, [pc, #572]	@ (80059ec <UART_SetConfig+0x2cc>)
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d005      	beq.n	80057c0 <UART_SetConfig+0xa0>
 80057b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	4b8d      	ldr	r3, [pc, #564]	@ (80059f0 <UART_SetConfig+0x2d0>)
 80057bc:	429a      	cmp	r2, r3
 80057be:	d104      	bne.n	80057ca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057c0:	f7fe fd50 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 80057c4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80057c8:	e003      	b.n	80057d2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80057ca:	f7fe fd37 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 80057ce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057dc:	f040 810c 	bne.w	80059f8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057e4:	2200      	movs	r2, #0
 80057e6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80057ea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80057ee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80057f2:	4622      	mov	r2, r4
 80057f4:	462b      	mov	r3, r5
 80057f6:	1891      	adds	r1, r2, r2
 80057f8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80057fa:	415b      	adcs	r3, r3
 80057fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057fe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005802:	4621      	mov	r1, r4
 8005804:	eb12 0801 	adds.w	r8, r2, r1
 8005808:	4629      	mov	r1, r5
 800580a:	eb43 0901 	adc.w	r9, r3, r1
 800580e:	f04f 0200 	mov.w	r2, #0
 8005812:	f04f 0300 	mov.w	r3, #0
 8005816:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800581a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800581e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005822:	4690      	mov	r8, r2
 8005824:	4699      	mov	r9, r3
 8005826:	4623      	mov	r3, r4
 8005828:	eb18 0303 	adds.w	r3, r8, r3
 800582c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005830:	462b      	mov	r3, r5
 8005832:	eb49 0303 	adc.w	r3, r9, r3
 8005836:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800583a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005846:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800584a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800584e:	460b      	mov	r3, r1
 8005850:	18db      	adds	r3, r3, r3
 8005852:	653b      	str	r3, [r7, #80]	@ 0x50
 8005854:	4613      	mov	r3, r2
 8005856:	eb42 0303 	adc.w	r3, r2, r3
 800585a:	657b      	str	r3, [r7, #84]	@ 0x54
 800585c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005860:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005864:	f7fb fa08 	bl	8000c78 <__aeabi_uldivmod>
 8005868:	4602      	mov	r2, r0
 800586a:	460b      	mov	r3, r1
 800586c:	4b61      	ldr	r3, [pc, #388]	@ (80059f4 <UART_SetConfig+0x2d4>)
 800586e:	fba3 2302 	umull	r2, r3, r3, r2
 8005872:	095b      	lsrs	r3, r3, #5
 8005874:	011c      	lsls	r4, r3, #4
 8005876:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800587a:	2200      	movs	r2, #0
 800587c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005880:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005884:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005888:	4642      	mov	r2, r8
 800588a:	464b      	mov	r3, r9
 800588c:	1891      	adds	r1, r2, r2
 800588e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005890:	415b      	adcs	r3, r3
 8005892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005894:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005898:	4641      	mov	r1, r8
 800589a:	eb12 0a01 	adds.w	sl, r2, r1
 800589e:	4649      	mov	r1, r9
 80058a0:	eb43 0b01 	adc.w	fp, r3, r1
 80058a4:	f04f 0200 	mov.w	r2, #0
 80058a8:	f04f 0300 	mov.w	r3, #0
 80058ac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058b0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058b8:	4692      	mov	sl, r2
 80058ba:	469b      	mov	fp, r3
 80058bc:	4643      	mov	r3, r8
 80058be:	eb1a 0303 	adds.w	r3, sl, r3
 80058c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058c6:	464b      	mov	r3, r9
 80058c8:	eb4b 0303 	adc.w	r3, fp, r3
 80058cc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80058d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058dc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80058e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80058e4:	460b      	mov	r3, r1
 80058e6:	18db      	adds	r3, r3, r3
 80058e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80058ea:	4613      	mov	r3, r2
 80058ec:	eb42 0303 	adc.w	r3, r2, r3
 80058f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80058f2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80058f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80058fa:	f7fb f9bd 	bl	8000c78 <__aeabi_uldivmod>
 80058fe:	4602      	mov	r2, r0
 8005900:	460b      	mov	r3, r1
 8005902:	4611      	mov	r1, r2
 8005904:	4b3b      	ldr	r3, [pc, #236]	@ (80059f4 <UART_SetConfig+0x2d4>)
 8005906:	fba3 2301 	umull	r2, r3, r3, r1
 800590a:	095b      	lsrs	r3, r3, #5
 800590c:	2264      	movs	r2, #100	@ 0x64
 800590e:	fb02 f303 	mul.w	r3, r2, r3
 8005912:	1acb      	subs	r3, r1, r3
 8005914:	00db      	lsls	r3, r3, #3
 8005916:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800591a:	4b36      	ldr	r3, [pc, #216]	@ (80059f4 <UART_SetConfig+0x2d4>)
 800591c:	fba3 2302 	umull	r2, r3, r3, r2
 8005920:	095b      	lsrs	r3, r3, #5
 8005922:	005b      	lsls	r3, r3, #1
 8005924:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005928:	441c      	add	r4, r3
 800592a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800592e:	2200      	movs	r2, #0
 8005930:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005934:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005938:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800593c:	4642      	mov	r2, r8
 800593e:	464b      	mov	r3, r9
 8005940:	1891      	adds	r1, r2, r2
 8005942:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005944:	415b      	adcs	r3, r3
 8005946:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005948:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800594c:	4641      	mov	r1, r8
 800594e:	1851      	adds	r1, r2, r1
 8005950:	6339      	str	r1, [r7, #48]	@ 0x30
 8005952:	4649      	mov	r1, r9
 8005954:	414b      	adcs	r3, r1
 8005956:	637b      	str	r3, [r7, #52]	@ 0x34
 8005958:	f04f 0200 	mov.w	r2, #0
 800595c:	f04f 0300 	mov.w	r3, #0
 8005960:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005964:	4659      	mov	r1, fp
 8005966:	00cb      	lsls	r3, r1, #3
 8005968:	4651      	mov	r1, sl
 800596a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800596e:	4651      	mov	r1, sl
 8005970:	00ca      	lsls	r2, r1, #3
 8005972:	4610      	mov	r0, r2
 8005974:	4619      	mov	r1, r3
 8005976:	4603      	mov	r3, r0
 8005978:	4642      	mov	r2, r8
 800597a:	189b      	adds	r3, r3, r2
 800597c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005980:	464b      	mov	r3, r9
 8005982:	460a      	mov	r2, r1
 8005984:	eb42 0303 	adc.w	r3, r2, r3
 8005988:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800598c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005998:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800599c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059a0:	460b      	mov	r3, r1
 80059a2:	18db      	adds	r3, r3, r3
 80059a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059a6:	4613      	mov	r3, r2
 80059a8:	eb42 0303 	adc.w	r3, r2, r3
 80059ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059ae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059b2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80059b6:	f7fb f95f 	bl	8000c78 <__aeabi_uldivmod>
 80059ba:	4602      	mov	r2, r0
 80059bc:	460b      	mov	r3, r1
 80059be:	4b0d      	ldr	r3, [pc, #52]	@ (80059f4 <UART_SetConfig+0x2d4>)
 80059c0:	fba3 1302 	umull	r1, r3, r3, r2
 80059c4:	095b      	lsrs	r3, r3, #5
 80059c6:	2164      	movs	r1, #100	@ 0x64
 80059c8:	fb01 f303 	mul.w	r3, r1, r3
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	00db      	lsls	r3, r3, #3
 80059d0:	3332      	adds	r3, #50	@ 0x32
 80059d2:	4a08      	ldr	r2, [pc, #32]	@ (80059f4 <UART_SetConfig+0x2d4>)
 80059d4:	fba2 2303 	umull	r2, r3, r2, r3
 80059d8:	095b      	lsrs	r3, r3, #5
 80059da:	f003 0207 	and.w	r2, r3, #7
 80059de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4422      	add	r2, r4
 80059e6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80059e8:	e106      	b.n	8005bf8 <UART_SetConfig+0x4d8>
 80059ea:	bf00      	nop
 80059ec:	40011000 	.word	0x40011000
 80059f0:	40011400 	.word	0x40011400
 80059f4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059fc:	2200      	movs	r2, #0
 80059fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a02:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a0a:	4642      	mov	r2, r8
 8005a0c:	464b      	mov	r3, r9
 8005a0e:	1891      	adds	r1, r2, r2
 8005a10:	6239      	str	r1, [r7, #32]
 8005a12:	415b      	adcs	r3, r3
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a1a:	4641      	mov	r1, r8
 8005a1c:	1854      	adds	r4, r2, r1
 8005a1e:	4649      	mov	r1, r9
 8005a20:	eb43 0501 	adc.w	r5, r3, r1
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	f04f 0300 	mov.w	r3, #0
 8005a2c:	00eb      	lsls	r3, r5, #3
 8005a2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a32:	00e2      	lsls	r2, r4, #3
 8005a34:	4614      	mov	r4, r2
 8005a36:	461d      	mov	r5, r3
 8005a38:	4643      	mov	r3, r8
 8005a3a:	18e3      	adds	r3, r4, r3
 8005a3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a40:	464b      	mov	r3, r9
 8005a42:	eb45 0303 	adc.w	r3, r5, r3
 8005a46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a5a:	f04f 0200 	mov.w	r2, #0
 8005a5e:	f04f 0300 	mov.w	r3, #0
 8005a62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005a66:	4629      	mov	r1, r5
 8005a68:	008b      	lsls	r3, r1, #2
 8005a6a:	4621      	mov	r1, r4
 8005a6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a70:	4621      	mov	r1, r4
 8005a72:	008a      	lsls	r2, r1, #2
 8005a74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005a78:	f7fb f8fe 	bl	8000c78 <__aeabi_uldivmod>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	460b      	mov	r3, r1
 8005a80:	4b60      	ldr	r3, [pc, #384]	@ (8005c04 <UART_SetConfig+0x4e4>)
 8005a82:	fba3 2302 	umull	r2, r3, r3, r2
 8005a86:	095b      	lsrs	r3, r3, #5
 8005a88:	011c      	lsls	r4, r3, #4
 8005a8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005a94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005a98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005a9c:	4642      	mov	r2, r8
 8005a9e:	464b      	mov	r3, r9
 8005aa0:	1891      	adds	r1, r2, r2
 8005aa2:	61b9      	str	r1, [r7, #24]
 8005aa4:	415b      	adcs	r3, r3
 8005aa6:	61fb      	str	r3, [r7, #28]
 8005aa8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005aac:	4641      	mov	r1, r8
 8005aae:	1851      	adds	r1, r2, r1
 8005ab0:	6139      	str	r1, [r7, #16]
 8005ab2:	4649      	mov	r1, r9
 8005ab4:	414b      	adcs	r3, r1
 8005ab6:	617b      	str	r3, [r7, #20]
 8005ab8:	f04f 0200 	mov.w	r2, #0
 8005abc:	f04f 0300 	mov.w	r3, #0
 8005ac0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ac4:	4659      	mov	r1, fp
 8005ac6:	00cb      	lsls	r3, r1, #3
 8005ac8:	4651      	mov	r1, sl
 8005aca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ace:	4651      	mov	r1, sl
 8005ad0:	00ca      	lsls	r2, r1, #3
 8005ad2:	4610      	mov	r0, r2
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	4642      	mov	r2, r8
 8005ada:	189b      	adds	r3, r3, r2
 8005adc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ae0:	464b      	mov	r3, r9
 8005ae2:	460a      	mov	r2, r1
 8005ae4:	eb42 0303 	adc.w	r3, r2, r3
 8005ae8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005af6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005af8:	f04f 0200 	mov.w	r2, #0
 8005afc:	f04f 0300 	mov.w	r3, #0
 8005b00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b04:	4649      	mov	r1, r9
 8005b06:	008b      	lsls	r3, r1, #2
 8005b08:	4641      	mov	r1, r8
 8005b0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b0e:	4641      	mov	r1, r8
 8005b10:	008a      	lsls	r2, r1, #2
 8005b12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b16:	f7fb f8af 	bl	8000c78 <__aeabi_uldivmod>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4611      	mov	r1, r2
 8005b20:	4b38      	ldr	r3, [pc, #224]	@ (8005c04 <UART_SetConfig+0x4e4>)
 8005b22:	fba3 2301 	umull	r2, r3, r3, r1
 8005b26:	095b      	lsrs	r3, r3, #5
 8005b28:	2264      	movs	r2, #100	@ 0x64
 8005b2a:	fb02 f303 	mul.w	r3, r2, r3
 8005b2e:	1acb      	subs	r3, r1, r3
 8005b30:	011b      	lsls	r3, r3, #4
 8005b32:	3332      	adds	r3, #50	@ 0x32
 8005b34:	4a33      	ldr	r2, [pc, #204]	@ (8005c04 <UART_SetConfig+0x4e4>)
 8005b36:	fba2 2303 	umull	r2, r3, r2, r3
 8005b3a:	095b      	lsrs	r3, r3, #5
 8005b3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b40:	441c      	add	r4, r3
 8005b42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b46:	2200      	movs	r2, #0
 8005b48:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b4a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b4c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b50:	4642      	mov	r2, r8
 8005b52:	464b      	mov	r3, r9
 8005b54:	1891      	adds	r1, r2, r2
 8005b56:	60b9      	str	r1, [r7, #8]
 8005b58:	415b      	adcs	r3, r3
 8005b5a:	60fb      	str	r3, [r7, #12]
 8005b5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005b60:	4641      	mov	r1, r8
 8005b62:	1851      	adds	r1, r2, r1
 8005b64:	6039      	str	r1, [r7, #0]
 8005b66:	4649      	mov	r1, r9
 8005b68:	414b      	adcs	r3, r1
 8005b6a:	607b      	str	r3, [r7, #4]
 8005b6c:	f04f 0200 	mov.w	r2, #0
 8005b70:	f04f 0300 	mov.w	r3, #0
 8005b74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005b78:	4659      	mov	r1, fp
 8005b7a:	00cb      	lsls	r3, r1, #3
 8005b7c:	4651      	mov	r1, sl
 8005b7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b82:	4651      	mov	r1, sl
 8005b84:	00ca      	lsls	r2, r1, #3
 8005b86:	4610      	mov	r0, r2
 8005b88:	4619      	mov	r1, r3
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	4642      	mov	r2, r8
 8005b8e:	189b      	adds	r3, r3, r2
 8005b90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b92:	464b      	mov	r3, r9
 8005b94:	460a      	mov	r2, r1
 8005b96:	eb42 0303 	adc.w	r3, r2, r3
 8005b9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ba0:	685b      	ldr	r3, [r3, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ba6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	008b      	lsls	r3, r1, #2
 8005bb8:	4641      	mov	r1, r8
 8005bba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bbe:	4641      	mov	r1, r8
 8005bc0:	008a      	lsls	r2, r1, #2
 8005bc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005bc6:	f7fb f857 	bl	8000c78 <__aeabi_uldivmod>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	460b      	mov	r3, r1
 8005bce:	4b0d      	ldr	r3, [pc, #52]	@ (8005c04 <UART_SetConfig+0x4e4>)
 8005bd0:	fba3 1302 	umull	r1, r3, r3, r2
 8005bd4:	095b      	lsrs	r3, r3, #5
 8005bd6:	2164      	movs	r1, #100	@ 0x64
 8005bd8:	fb01 f303 	mul.w	r3, r1, r3
 8005bdc:	1ad3      	subs	r3, r2, r3
 8005bde:	011b      	lsls	r3, r3, #4
 8005be0:	3332      	adds	r3, #50	@ 0x32
 8005be2:	4a08      	ldr	r2, [pc, #32]	@ (8005c04 <UART_SetConfig+0x4e4>)
 8005be4:	fba2 2303 	umull	r2, r3, r2, r3
 8005be8:	095b      	lsrs	r3, r3, #5
 8005bea:	f003 020f 	and.w	r2, r3, #15
 8005bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4422      	add	r2, r4
 8005bf6:	609a      	str	r2, [r3, #8]
}
 8005bf8:	bf00      	nop
 8005bfa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c04:	51eb851f 	.word	0x51eb851f

08005c08 <BCD2Decimal>:
//cach 2
 static I2C_HandleTypeDef *ds_i2c; // bien static tuc la chi dung trong file nay
uint8_t Decimal2BCD(uint8_t num){
  return (num/10)<<4 | (num%10);
}
uint8_t BCD2Decimal(uint8_t num){
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	4603      	mov	r3, r0
 8005c10:	71fb      	strb	r3, [r7, #7]
  return (num>>4)*10 + (num&0x0F);
 8005c12:	79fb      	ldrb	r3, [r7, #7]
 8005c14:	091b      	lsrs	r3, r3, #4
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	461a      	mov	r2, r3
 8005c1a:	0092      	lsls	r2, r2, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	005b      	lsls	r3, r3, #1
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	79fb      	ldrb	r3, [r7, #7]
 8005c24:	f003 030f 	and.w	r3, r3, #15
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	4413      	add	r3, r2
 8005c2c:	b2db      	uxtb	r3, r3
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
	...

08005c3c <rtc_read_time>:
	data[6]= Decimal2BCD(dt->mon);
	data[7]= Decimal2BCD(dt->year);
	HAL_I2C_Master_Transmit(ds_i2c,RTC_ADDRESS,data,8,100);
}
// doc du lieu
void rtc_read_time(DateTime *dt){
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b088      	sub	sp, #32
 8005c40:	af02      	add	r7, sp, #8
 8005c42:	6078      	str	r0, [r7, #4]
	uint8_t data[7];
	uint8_t add_reg=0x00; // dia chi cua thanh ghi cua slave ma master muon doc du lieu
 8005c44:	2300      	movs	r3, #0
 8005c46:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(ds_i2c,RTC_ADDRESS,&add_reg,1,100); // gui dia chi thanh ghi ma master muon doc du lieu
 8005c48:	4b27      	ldr	r3, [pc, #156]	@ (8005ce8 <rtc_read_time+0xac>)
 8005c4a:	6818      	ldr	r0, [r3, #0]
 8005c4c:	f107 020f 	add.w	r2, r7, #15
 8005c50:	2364      	movs	r3, #100	@ 0x64
 8005c52:	9300      	str	r3, [sp, #0]
 8005c54:	2301      	movs	r3, #1
 8005c56:	21d0      	movs	r1, #208	@ 0xd0
 8005c58:	f7fc ffca 	bl	8002bf0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(ds_i2c,RTC_ADDRESS,data,7,100); // doc du lieu
 8005c5c:	4b22      	ldr	r3, [pc, #136]	@ (8005ce8 <rtc_read_time+0xac>)
 8005c5e:	6818      	ldr	r0, [r3, #0]
 8005c60:	f107 0210 	add.w	r2, r7, #16
 8005c64:	2364      	movs	r3, #100	@ 0x64
 8005c66:	9300      	str	r3, [sp, #0]
 8005c68:	2307      	movs	r3, #7
 8005c6a:	21d0      	movs	r1, #208	@ 0xd0
 8005c6c:	f7fd f8be 	bl	8002dec <HAL_I2C_Master_Receive>
	dt->sec= BCD2Decimal(data[0]);
 8005c70:	7c3b      	ldrb	r3, [r7, #16]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7ff ffc8 	bl	8005c08 <BCD2Decimal>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	709a      	strb	r2, [r3, #2]
	dt->min= BCD2Decimal(data[1]);
 8005c80:	7c7b      	ldrb	r3, [r7, #17]
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7ff ffc0 	bl	8005c08 <BCD2Decimal>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	705a      	strb	r2, [r3, #1]
	dt->hour= BCD2Decimal(data[2]);
 8005c90:	7cbb      	ldrb	r3, [r7, #18]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7ff ffb8 	bl	8005c08 <BCD2Decimal>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	701a      	strb	r2, [r3, #0]
	dt->day= BCD2Decimal(data[3]);
 8005ca0:	7cfb      	ldrb	r3, [r7, #19]
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f7ff ffb0 	bl	8005c08 <BCD2Decimal>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	461a      	mov	r2, r3
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	70da      	strb	r2, [r3, #3]
	dt->date= BCD2Decimal(data[4]);
 8005cb0:	7d3b      	ldrb	r3, [r7, #20]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7ff ffa8 	bl	8005c08 <BCD2Decimal>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	461a      	mov	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	711a      	strb	r2, [r3, #4]
	dt->mon= BCD2Decimal(data[5]);
 8005cc0:	7d7b      	ldrb	r3, [r7, #21]
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff ffa0 	bl	8005c08 <BCD2Decimal>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	461a      	mov	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	715a      	strb	r2, [r3, #5]
	dt->year= BCD2Decimal(data[6]);
 8005cd0:	7dbb      	ldrb	r3, [r7, #22]
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f7ff ff98 	bl	8005c08 <BCD2Decimal>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	461a      	mov	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	719a      	strb	r2, [r3, #6]
}
 8005ce0:	bf00      	nop
 8005ce2:	3718      	adds	r7, #24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	20000570 	.word	0x20000570

08005cec <rtc_init>:
	else if (data[1]==0x40) temperarate=0.25;
	else if(data[1]==0x80) temperarate=0.5;
	else temperarate=0.75;
	return data[0]+temperarate; 
}
void rtc_init(I2C_HandleTypeDef *i2c){
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  ds_i2c=i2c;
 8005cf4:	4a04      	ldr	r2, [pc, #16]	@ (8005d08 <rtc_init+0x1c>)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6013      	str	r3, [r2, #0]
 8005cfa:	bf00      	nop
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	20000570 	.word	0x20000570

08005d0c <CLCD_Delay>:
******************************************************************************************************************/
#include "LCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	4603      	mov	r3, r0
 8005d14:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8005d16:	88fb      	ldrh	r3, [r7, #6]
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7fc fabf 	bl	800229c <HAL_Delay>
}
 8005d1e:	bf00      	nop
 8005d20:	3708      	adds	r7, #8
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b086      	sub	sp, #24
 8005d2a:	af02      	add	r7, sp, #8
 8005d2c:	6078      	str	r0, [r7, #4]
 8005d2e:	460b      	mov	r3, r1
 8005d30:	70fb      	strb	r3, [r7, #3]
 8005d32:	4613      	mov	r3, r2
 8005d34:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8005d36:	78fb      	ldrb	r3, [r7, #3]
 8005d38:	f023 030f 	bic.w	r3, r3, #15
 8005d3c:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 8005d3e:	78fb      	ldrb	r3, [r7, #3]
 8005d40:	011b      	lsls	r3, r3, #4
 8005d42:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	7adb      	ldrb	r3, [r3, #11]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d007      	beq.n	8005d5c <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 8005d4c:	7bfb      	ldrb	r3, [r7, #15]
 8005d4e:	f043 0308 	orr.w	r3, r3, #8
 8005d52:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 8005d54:	7bbb      	ldrb	r3, [r7, #14]
 8005d56:	f043 0308 	orr.w	r3, r3, #8
 8005d5a:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8005d5c:	78bb      	ldrb	r3, [r7, #2]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d108      	bne.n	8005d74 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 8005d62:	7bfb      	ldrb	r3, [r7, #15]
 8005d64:	f043 0301 	orr.w	r3, r3, #1
 8005d68:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8005d6a:	7bbb      	ldrb	r3, [r7, #14]
 8005d6c:	f043 0301 	orr.w	r3, r3, #1
 8005d70:	73bb      	strb	r3, [r7, #14]
 8005d72:	e00a      	b.n	8005d8a <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8005d74:	78bb      	ldrb	r3, [r7, #2]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d107      	bne.n	8005d8a <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8005d7a:	7bfb      	ldrb	r3, [r7, #15]
 8005d7c:	f023 0301 	bic.w	r3, r3, #1
 8005d80:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 8005d82:	7bbb      	ldrb	r3, [r7, #14]
 8005d84:	f023 0301 	bic.w	r3, r3, #1
 8005d88:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8005d8a:	7bfb      	ldrb	r3, [r7, #15]
 8005d8c:	f043 0304 	orr.w	r3, r3, #4
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 8005d94:	2001      	movs	r0, #1
 8005d96:	f7ff ffb9 	bl	8005d0c <CLCD_Delay>
	Data_I2C[1] = Data_H;
 8005d9a:	7bfb      	ldrb	r3, [r7, #15]
 8005d9c:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 8005d9e:	7bbb      	ldrb	r3, [r7, #14]
 8005da0:	f043 0304 	orr.w	r3, r3, #4
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 8005da8:	2001      	movs	r0, #1
 8005daa:	f7ff ffaf 	bl	8005d0c <CLCD_Delay>
	Data_I2C[3] = Data_L;
 8005dae:	7bbb      	ldrb	r3, [r7, #14]
 8005db0:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6818      	ldr	r0, [r3, #0]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	791b      	ldrb	r3, [r3, #4]
 8005dba:	4619      	mov	r1, r3
 8005dbc:	f107 0208 	add.w	r2, r7, #8
 8005dc0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005dc4:	9300      	str	r3, [sp, #0]
 8005dc6:	2304      	movs	r3, #4
 8005dc8:	f7fc ff12 	bl	8002bf0 <HAL_I2C_Master_Transmit>
}
 8005dcc:	bf00      	nop
 8005dce:	3710      	adds	r7, #16
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	4611      	mov	r1, r2
 8005de0:	461a      	mov	r2, r3
 8005de2:	460b      	mov	r3, r1
 8005de4:	71fb      	strb	r3, [r7, #7]
 8005de6:	4613      	mov	r3, r2
 8005de8:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	79fa      	ldrb	r2, [r7, #7]
 8005df4:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	79ba      	ldrb	r2, [r7, #6]
 8005dfa:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	7e3a      	ldrb	r2, [r7, #24]
 8005e00:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2228      	movs	r2, #40	@ 0x28
 8005e06:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2206      	movs	r2, #6
 8005e0c:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	220c      	movs	r2, #12
 8005e12:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2214      	movs	r2, #20
 8005e18:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2208      	movs	r2, #8
 8005e1e:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8005e20:	2032      	movs	r0, #50	@ 0x32
 8005e22:	f7ff ff73 	bl	8005d0c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8005e26:	2200      	movs	r2, #0
 8005e28:	2133      	movs	r1, #51	@ 0x33
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f7ff ff7b 	bl	8005d26 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8005e30:	2200      	movs	r2, #0
 8005e32:	2133      	movs	r1, #51	@ 0x33
 8005e34:	68f8      	ldr	r0, [r7, #12]
 8005e36:	f7ff ff76 	bl	8005d26 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8005e3a:	2005      	movs	r0, #5
 8005e3c:	f7ff ff66 	bl	8005d0c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8005e40:	2200      	movs	r2, #0
 8005e42:	2132      	movs	r1, #50	@ 0x32
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f7ff ff6e 	bl	8005d26 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8005e4a:	2005      	movs	r0, #5
 8005e4c:	f7ff ff5e 	bl	8005d0c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8005e50:	2200      	movs	r2, #0
 8005e52:	2120      	movs	r1, #32
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f7ff ff66 	bl	8005d26 <CLCD_WriteI2C>
	CLCD_Delay(5);
 8005e5a:	2005      	movs	r0, #5
 8005e5c:	f7ff ff56 	bl	8005d0c <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	79db      	ldrb	r3, [r3, #7]
 8005e64:	2200      	movs	r2, #0
 8005e66:	4619      	mov	r1, r3
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f7ff ff5c 	bl	8005d26 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	7a1b      	ldrb	r3, [r3, #8]
 8005e72:	2200      	movs	r2, #0
 8005e74:	4619      	mov	r1, r3
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f7ff ff55 	bl	8005d26 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	7a5b      	ldrb	r3, [r3, #9]
 8005e80:	2200      	movs	r2, #0
 8005e82:	4619      	mov	r1, r3
 8005e84:	68f8      	ldr	r0, [r7, #12]
 8005e86:	f7ff ff4e 	bl	8005d26 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	7a9b      	ldrb	r3, [r3, #10]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	4619      	mov	r1, r3
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f7ff ff47 	bl	8005d26 <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 8005e98:	2200      	movs	r2, #0
 8005e9a:	2101      	movs	r1, #1
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	f7ff ff42 	bl	8005d26 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2102      	movs	r1, #2
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f7ff ff3d 	bl	8005d26 <CLCD_WriteI2C>
}
 8005eac:	bf00      	nop
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	70fb      	strb	r3, [r7, #3]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	795b      	ldrb	r3, [r3, #5]
 8005ecc:	78fa      	ldrb	r2, [r7, #3]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d303      	bcc.n	8005eda <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	795b      	ldrb	r3, [r3, #5]
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	799b      	ldrb	r3, [r3, #6]
 8005ede:	78ba      	ldrb	r2, [r7, #2]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d303      	bcc.n	8005eec <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	799b      	ldrb	r3, [r3, #6]
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 8005eec:	78bb      	ldrb	r3, [r7, #2]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d102      	bne.n	8005ef8 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8005ef2:	78fb      	ldrb	r3, [r7, #3]
 8005ef4:	73fb      	strb	r3, [r7, #15]
 8005ef6:	e013      	b.n	8005f20 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8005ef8:	78bb      	ldrb	r3, [r7, #2]
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d103      	bne.n	8005f06 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 8005efe:	78fb      	ldrb	r3, [r7, #3]
 8005f00:	3340      	adds	r3, #64	@ 0x40
 8005f02:	73fb      	strb	r3, [r7, #15]
 8005f04:	e00c      	b.n	8005f20 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8005f06:	78bb      	ldrb	r3, [r7, #2]
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d103      	bne.n	8005f14 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 8005f0c:	78fb      	ldrb	r3, [r7, #3]
 8005f0e:	3314      	adds	r3, #20
 8005f10:	73fb      	strb	r3, [r7, #15]
 8005f12:	e005      	b.n	8005f20 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8005f14:	78bb      	ldrb	r3, [r7, #2]
 8005f16:	2b03      	cmp	r3, #3
 8005f18:	d102      	bne.n	8005f20 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 8005f1a:	78fb      	ldrb	r3, [r7, #3]
 8005f1c:	3354      	adds	r3, #84	@ 0x54
 8005f1e:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8005f20:	7bfb      	ldrb	r3, [r7, #15]
 8005f22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2200      	movs	r2, #0
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f7ff fefa 	bl	8005d26 <CLCD_WriteI2C>
}
 8005f32:	bf00      	nop
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
 8005f42:	460b      	mov	r3, r1
 8005f44:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8005f46:	78fb      	ldrb	r3, [r7, #3]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f7ff feea 	bl	8005d26 <CLCD_WriteI2C>
}
 8005f52:	bf00      	nop
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b082      	sub	sp, #8
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 8005f64:	e007      	b.n	8005f76 <CLCD_I2C_WriteString+0x1c>
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	1c5a      	adds	r2, r3, #1
 8005f6a:	603a      	str	r2, [r7, #0]
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	4619      	mov	r1, r3
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f7ff ffe2 	bl	8005f3a <CLCD_I2C_WriteChar>
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d1f3      	bne.n	8005f66 <CLCD_I2C_WriteString+0xc>
}
 8005f7e:	bf00      	nop
 8005f80:	bf00      	nop
 8005f82:	3708      	adds	r7, #8
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <find_command_from_list>:
#include <stdlib.h>
#include "cli_type.h"
extern UART_HandleTypeDef huart1;
extern cli_command_t list_command[];
cli_command_t* find_command_from_list(char *cmd)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	73fb      	strb	r3, [r7, #15]
  while(list_command[i].cmd_name != NULL){
 8005f94:	e019      	b.n	8005fca <find_command_from_list+0x42>
	   if(strcmp(list_command[i].cmd_name,cmd) ==0){
 8005f96:	7bfa      	ldrb	r2, [r7, #15]
 8005f98:	4913      	ldr	r1, [pc, #76]	@ (8005fe8 <find_command_from_list+0x60>)
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	005b      	lsls	r3, r3, #1
 8005f9e:	4413      	add	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	440b      	add	r3, r1
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	6879      	ldr	r1, [r7, #4]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7fa f919 	bl	80001e0 <strcmp>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d107      	bne.n	8005fc4 <find_command_from_list+0x3c>
		    return &list_command[i];
 8005fb4:	7bfa      	ldrb	r2, [r7, #15]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	4413      	add	r3, r2
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8005fe8 <find_command_from_list+0x60>)
 8005fc0:	4413      	add	r3, r2
 8005fc2:	e00d      	b.n	8005fe0 <find_command_from_list+0x58>
		 }
		 i++;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	3301      	adds	r3, #1
 8005fc8:	73fb      	strb	r3, [r7, #15]
  while(list_command[i].cmd_name != NULL){
 8005fca:	7bfa      	ldrb	r2, [r7, #15]
 8005fcc:	4906      	ldr	r1, [pc, #24]	@ (8005fe8 <find_command_from_list+0x60>)
 8005fce:	4613      	mov	r3, r2
 8005fd0:	005b      	lsls	r3, r3, #1
 8005fd2:	4413      	add	r3, r2
 8005fd4:	009b      	lsls	r3, r3, #2
 8005fd6:	440b      	add	r3, r1
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1db      	bne.n	8005f96 <find_command_from_list+0xe>
	}
	return NULL;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	20000024 	.word	0x20000024

08005fec <command_excute>:

void command_excute(char *buff,uint8_t len){
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b090      	sub	sp, #64	@ 0x40
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	460b      	mov	r3, r1
 8005ff6:	70fb      	strb	r3, [r7, #3]
  char *token=strtok(buff," ");
 8005ff8:	4919      	ldr	r1, [pc, #100]	@ (8006060 <command_excute+0x74>)
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f001 fb1a 	bl	8007634 <strtok>
 8006000:	63f8      	str	r0, [r7, #60]	@ 0x3c
	char *argv[10];
	uint8_t num_arg=0;
 8006002:	2300      	movs	r3, #0
 8006004:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  while(token){
 8006008:	e00f      	b.n	800602a <command_excute+0x3e>
    argv[num_arg++]=token;
 800600a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800600e:	1c5a      	adds	r2, r3, #1
 8006010:	f887 203b 	strb.w	r2, [r7, #59]	@ 0x3b
 8006014:	009b      	lsls	r3, r3, #2
 8006016:	3340      	adds	r3, #64	@ 0x40
 8006018:	443b      	add	r3, r7
 800601a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800601c:	f843 2c34 	str.w	r2, [r3, #-52]
	  token=strtok(NULL," ");
 8006020:	490f      	ldr	r1, [pc, #60]	@ (8006060 <command_excute+0x74>)
 8006022:	2000      	movs	r0, #0
 8006024:	f001 fb06 	bl	8007634 <strtok>
 8006028:	63f8      	str	r0, [r7, #60]	@ 0x3c
  while(token){
 800602a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800602c:	2b00      	cmp	r3, #0
 800602e:	d1ec      	bne.n	800600a <command_excute+0x1e>
	}
 cli_command_t* command =find_command_from_list(argv[0]);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	4618      	mov	r0, r3
 8006034:	f7ff ffa8 	bl	8005f88 <find_command_from_list>
 8006038:	6378      	str	r0, [r7, #52]	@ 0x34
	if(command == NULL){
 800603a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800603c:	2b00      	cmp	r3, #0
 800603e:	d103      	bne.n	8006048 <command_excute+0x5c>
	  print_cli("command not found!");
 8006040:	4808      	ldr	r0, [pc, #32]	@ (8006064 <command_excute+0x78>)
 8006042:	f000 fab5 	bl	80065b0 <print_cli>
 8006046:	e007      	b.n	8006058 <command_excute+0x6c>
	}
	else{
	  return command->func(argv,num_arg);
 8006048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 8006050:	f107 020c 	add.w	r2, r7, #12
 8006054:	4610      	mov	r0, r2
 8006056:	4798      	blx	r3
	}
}
 8006058:	3740      	adds	r7, #64	@ 0x40
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	08009aec 	.word	0x08009aec
 8006064:	08009af0 	.word	0x08009af0

08006068 <update_task1>:
extern TIM_HandleTypeDef htim4;


extern cli_command_t list_command[];

void update_task1(char **argv,uint8_t argv_num){
 8006068:	b5b0      	push	{r4, r5, r7, lr}
 800606a:	b082      	sub	sp, #8
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	460b      	mov	r3, r1
 8006072:	70fb      	strb	r3, [r7, #3]
	//Update only if the parameter is not -1
	    HAL_TIM_Base_Stop_IT(&htim1);
 8006074:	4839      	ldr	r0, [pc, #228]	@ (800615c <update_task1+0xf4>)
 8006076:	f7fe f9bb 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
	    HAL_TIM_Base_Stop_IT(&htim2);
 800607a:	4839      	ldr	r0, [pc, #228]	@ (8006160 <update_task1+0xf8>)
 800607c:	f7fe f9b8 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
	    HAL_TIM_Base_Stop_IT(&htim3);
 8006080:	4838      	ldr	r0, [pc, #224]	@ (8006164 <update_task1+0xfc>)
 8006082:	f7fe f9b5 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
	    HAL_TIM_Base_Stop_IT(&htim4);
 8006086:	4838      	ldr	r0, [pc, #224]	@ (8006168 <update_task1+0x100>)
 8006088:	f7fe f9b2 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
	    if(atoi(argv[1]) != -1 ){
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	3304      	adds	r3, #4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4618      	mov	r0, r3
 8006094:	f000 fca0 	bl	80069d8 <atoi>
 8006098:	4603      	mov	r3, r0
 800609a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800609e:	d045      	beq.n	800612c <update_task1+0xc4>
	     	if(atoi(argv[2]) == -1 )
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	3308      	adds	r3, #8
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4618      	mov	r0, r3
 80060a8:	f000 fc96 	bl	80069d8 <atoi>
 80060ac:	4603      	mov	r3, r0
 80060ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b2:	d118      	bne.n	80060e6 <update_task1+0x7e>
	     		htim1.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/htim1.Init.Prescaler)/1000-1;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	3304      	adds	r3, #4
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f000 fc8c 	bl	80069d8 <atoi>
 80060c0:	4603      	mov	r3, r0
 80060c2:	461c      	mov	r4, r3
 80060c4:	f7fe f8ce 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 80060c8:	4602      	mov	r2, r0
 80060ca:	4b24      	ldr	r3, [pc, #144]	@ (800615c <update_task1+0xf4>)
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80060d2:	fb04 f303 	mul.w	r3, r4, r3
 80060d6:	4a25      	ldr	r2, [pc, #148]	@ (800616c <update_task1+0x104>)
 80060d8:	fba2 2303 	umull	r2, r3, r2, r3
 80060dc:	099b      	lsrs	r3, r3, #6
 80060de:	3b01      	subs	r3, #1
 80060e0:	4a1e      	ldr	r2, [pc, #120]	@ (800615c <update_task1+0xf4>)
 80060e2:	60d3      	str	r3, [r2, #12]
 80060e4:	e01c      	b.n	8006120 <update_task1+0xb8>
	     	else
	     		htim1.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/atoi(argv[2]))/1000-1;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	3304      	adds	r3, #4
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f000 fc73 	bl	80069d8 <atoi>
 80060f2:	4603      	mov	r3, r0
 80060f4:	461d      	mov	r5, r3
 80060f6:	f7fe f8b5 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 80060fa:	4604      	mov	r4, r0
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	3308      	adds	r3, #8
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4618      	mov	r0, r3
 8006104:	f000 fc68 	bl	80069d8 <atoi>
 8006108:	4603      	mov	r3, r0
 800610a:	fbb4 f3f3 	udiv	r3, r4, r3
 800610e:	fb05 f303 	mul.w	r3, r5, r3
 8006112:	4a16      	ldr	r2, [pc, #88]	@ (800616c <update_task1+0x104>)
 8006114:	fba2 2303 	umull	r2, r3, r2, r3
 8006118:	099b      	lsrs	r3, r3, #6
 800611a:	3b01      	subs	r3, #1
 800611c:	4a0f      	ldr	r2, [pc, #60]	@ (800615c <update_task1+0xf4>)
 800611e:	60d3      	str	r3, [r2, #12]

	     	print_cli("update task1 successfully : %u\n",htim1.Init.Period);
 8006120:	4b0e      	ldr	r3, [pc, #56]	@ (800615c <update_task1+0xf4>)
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	4619      	mov	r1, r3
 8006126:	4812      	ldr	r0, [pc, #72]	@ (8006170 <update_task1+0x108>)
 8006128:	f000 fa42 	bl	80065b0 <print_cli>
	     }
	    if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800612c:	480b      	ldr	r0, [pc, #44]	@ (800615c <update_task1+0xf4>)
 800612e:	f7fe f8ad 	bl	800428c <HAL_TIM_Base_Init>
 8006132:	4603      	mov	r3, r0
 8006134:	2b00      	cmp	r3, #0
 8006136:	d001      	beq.n	800613c <update_task1+0xd4>
	    {
	        Error_Handler();
 8006138:	f7fb fca0 	bl	8001a7c <Error_Handler>
	    }
	    HAL_TIM_Base_Start_IT(&htim1);
 800613c:	4807      	ldr	r0, [pc, #28]	@ (800615c <update_task1+0xf4>)
 800613e:	f7fe f8f5 	bl	800432c <HAL_TIM_Base_Start_IT>
	    HAL_TIM_Base_Start_IT(&htim2);
 8006142:	4807      	ldr	r0, [pc, #28]	@ (8006160 <update_task1+0xf8>)
 8006144:	f7fe f8f2 	bl	800432c <HAL_TIM_Base_Start_IT>
	    HAL_TIM_Base_Start_IT(&htim3);
 8006148:	4806      	ldr	r0, [pc, #24]	@ (8006164 <update_task1+0xfc>)
 800614a:	f7fe f8ef 	bl	800432c <HAL_TIM_Base_Start_IT>
	    HAL_TIM_Base_Start_IT(&htim4);
 800614e:	4806      	ldr	r0, [pc, #24]	@ (8006168 <update_task1+0x100>)
 8006150:	f7fe f8ec 	bl	800432c <HAL_TIM_Base_Start_IT>
	}
 8006154:	bf00      	nop
 8006156:	3708      	adds	r7, #8
 8006158:	46bd      	mov	sp, r7
 800615a:	bdb0      	pop	{r4, r5, r7, pc}
 800615c:	20000370 	.word	0x20000370
 8006160:	200003b8 	.word	0x200003b8
 8006164:	20000400 	.word	0x20000400
 8006168:	20000448 	.word	0x20000448
 800616c:	10624dd3 	.word	0x10624dd3
 8006170:	08009b04 	.word	0x08009b04

08006174 <update_task2>:
void update_task2(char **argv,uint8_t argv_num){
 8006174:	b5b0      	push	{r4, r5, r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	70fb      	strb	r3, [r7, #3]
    HAL_TIM_Base_Stop_IT(&htim1);
 8006180:	4839      	ldr	r0, [pc, #228]	@ (8006268 <update_task2+0xf4>)
 8006182:	f7fe f935 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim2);
 8006186:	4839      	ldr	r0, [pc, #228]	@ (800626c <update_task2+0xf8>)
 8006188:	f7fe f932 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim3);
 800618c:	4838      	ldr	r0, [pc, #224]	@ (8006270 <update_task2+0xfc>)
 800618e:	f7fe f92f 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim4);
 8006192:	4838      	ldr	r0, [pc, #224]	@ (8006274 <update_task2+0x100>)
 8006194:	f7fe f92c 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    if(atoi(argv[1]) != -1 ){
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	3304      	adds	r3, #4
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4618      	mov	r0, r3
 80061a0:	f000 fc1a 	bl	80069d8 <atoi>
 80061a4:	4603      	mov	r3, r0
 80061a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061aa:	d045      	beq.n	8006238 <update_task2+0xc4>
     	if(atoi(argv[2]) == -1 )
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	3308      	adds	r3, #8
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4618      	mov	r0, r3
 80061b4:	f000 fc10 	bl	80069d8 <atoi>
 80061b8:	4603      	mov	r3, r0
 80061ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061be:	d118      	bne.n	80061f2 <update_task2+0x7e>
     		htim2.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/htim2.Init.Prescaler)/1000-1;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	3304      	adds	r3, #4
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 fc06 	bl	80069d8 <atoi>
 80061cc:	4603      	mov	r3, r0
 80061ce:	461c      	mov	r4, r3
 80061d0:	f7fe f848 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 80061d4:	4602      	mov	r2, r0
 80061d6:	4b25      	ldr	r3, [pc, #148]	@ (800626c <update_task2+0xf8>)
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	fbb2 f3f3 	udiv	r3, r2, r3
 80061de:	fb04 f303 	mul.w	r3, r4, r3
 80061e2:	4a25      	ldr	r2, [pc, #148]	@ (8006278 <update_task2+0x104>)
 80061e4:	fba2 2303 	umull	r2, r3, r2, r3
 80061e8:	099b      	lsrs	r3, r3, #6
 80061ea:	3b01      	subs	r3, #1
 80061ec:	4a1f      	ldr	r2, [pc, #124]	@ (800626c <update_task2+0xf8>)
 80061ee:	60d3      	str	r3, [r2, #12]
 80061f0:	e01c      	b.n	800622c <update_task2+0xb8>
     	else
     		htim2.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/atoi(argv[2]))/1000-1;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	3304      	adds	r3, #4
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 fbed 	bl	80069d8 <atoi>
 80061fe:	4603      	mov	r3, r0
 8006200:	461d      	mov	r5, r3
 8006202:	f7fe f82f 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 8006206:	4604      	mov	r4, r0
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	3308      	adds	r3, #8
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4618      	mov	r0, r3
 8006210:	f000 fbe2 	bl	80069d8 <atoi>
 8006214:	4603      	mov	r3, r0
 8006216:	fbb4 f3f3 	udiv	r3, r4, r3
 800621a:	fb05 f303 	mul.w	r3, r5, r3
 800621e:	4a16      	ldr	r2, [pc, #88]	@ (8006278 <update_task2+0x104>)
 8006220:	fba2 2303 	umull	r2, r3, r2, r3
 8006224:	099b      	lsrs	r3, r3, #6
 8006226:	3b01      	subs	r3, #1
 8006228:	4a10      	ldr	r2, [pc, #64]	@ (800626c <update_task2+0xf8>)
 800622a:	60d3      	str	r3, [r2, #12]
     	print_cli("update task2 successfully : %u\n",htim2.Init.Period);
 800622c:	4b0f      	ldr	r3, [pc, #60]	@ (800626c <update_task2+0xf8>)
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	4619      	mov	r1, r3
 8006232:	4812      	ldr	r0, [pc, #72]	@ (800627c <update_task2+0x108>)
 8006234:	f000 f9bc 	bl	80065b0 <print_cli>
     }
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006238:	480c      	ldr	r0, [pc, #48]	@ (800626c <update_task2+0xf8>)
 800623a:	f7fe f827 	bl	800428c <HAL_TIM_Base_Init>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d001      	beq.n	8006248 <update_task2+0xd4>
    {
        Error_Handler();
 8006244:	f7fb fc1a 	bl	8001a7c <Error_Handler>
    }
    HAL_TIM_Base_Start_IT(&htim1);
 8006248:	4807      	ldr	r0, [pc, #28]	@ (8006268 <update_task2+0xf4>)
 800624a:	f7fe f86f 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim2);
 800624e:	4807      	ldr	r0, [pc, #28]	@ (800626c <update_task2+0xf8>)
 8006250:	f7fe f86c 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim3);
 8006254:	4806      	ldr	r0, [pc, #24]	@ (8006270 <update_task2+0xfc>)
 8006256:	f7fe f869 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim4);
 800625a:	4806      	ldr	r0, [pc, #24]	@ (8006274 <update_task2+0x100>)
 800625c:	f7fe f866 	bl	800432c <HAL_TIM_Base_Start_IT>
}
 8006260:	bf00      	nop
 8006262:	3708      	adds	r7, #8
 8006264:	46bd      	mov	sp, r7
 8006266:	bdb0      	pop	{r4, r5, r7, pc}
 8006268:	20000370 	.word	0x20000370
 800626c:	200003b8 	.word	0x200003b8
 8006270:	20000400 	.word	0x20000400
 8006274:	20000448 	.word	0x20000448
 8006278:	10624dd3 	.word	0x10624dd3
 800627c:	08009b24 	.word	0x08009b24

08006280 <update_task3>:
void update_task3(char **argv,uint8_t argv_num){
 8006280:	b5b0      	push	{r4, r5, r7, lr}
 8006282:	b082      	sub	sp, #8
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	460b      	mov	r3, r1
 800628a:	70fb      	strb	r3, [r7, #3]
    HAL_TIM_Base_Stop_IT(&htim1);
 800628c:	4839      	ldr	r0, [pc, #228]	@ (8006374 <update_task3+0xf4>)
 800628e:	f7fe f8af 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim2);
 8006292:	4839      	ldr	r0, [pc, #228]	@ (8006378 <update_task3+0xf8>)
 8006294:	f7fe f8ac 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim3);
 8006298:	4838      	ldr	r0, [pc, #224]	@ (800637c <update_task3+0xfc>)
 800629a:	f7fe f8a9 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim4);
 800629e:	4838      	ldr	r0, [pc, #224]	@ (8006380 <update_task3+0x100>)
 80062a0:	f7fe f8a6 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    if(atoi(argv[1]) != -1 ){
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	3304      	adds	r3, #4
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4618      	mov	r0, r3
 80062ac:	f000 fb94 	bl	80069d8 <atoi>
 80062b0:	4603      	mov	r3, r0
 80062b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b6:	d045      	beq.n	8006344 <update_task3+0xc4>
     	if(atoi(argv[2]) == -1 )
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	3308      	adds	r3, #8
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4618      	mov	r0, r3
 80062c0:	f000 fb8a 	bl	80069d8 <atoi>
 80062c4:	4603      	mov	r3, r0
 80062c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ca:	d118      	bne.n	80062fe <update_task3+0x7e>
     		htim3.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/htim3.Init.Prescaler)/1000-1;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	3304      	adds	r3, #4
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f000 fb80 	bl	80069d8 <atoi>
 80062d8:	4603      	mov	r3, r0
 80062da:	461c      	mov	r4, r3
 80062dc:	f7fd ffc2 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 80062e0:	4602      	mov	r2, r0
 80062e2:	4b26      	ldr	r3, [pc, #152]	@ (800637c <update_task3+0xfc>)
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ea:	fb04 f303 	mul.w	r3, r4, r3
 80062ee:	4a25      	ldr	r2, [pc, #148]	@ (8006384 <update_task3+0x104>)
 80062f0:	fba2 2303 	umull	r2, r3, r2, r3
 80062f4:	099b      	lsrs	r3, r3, #6
 80062f6:	3b01      	subs	r3, #1
 80062f8:	4a20      	ldr	r2, [pc, #128]	@ (800637c <update_task3+0xfc>)
 80062fa:	60d3      	str	r3, [r2, #12]
 80062fc:	e01c      	b.n	8006338 <update_task3+0xb8>
     	else
     		htim3.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/atoi(argv[2]))/1000-1;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	3304      	adds	r3, #4
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4618      	mov	r0, r3
 8006306:	f000 fb67 	bl	80069d8 <atoi>
 800630a:	4603      	mov	r3, r0
 800630c:	461d      	mov	r5, r3
 800630e:	f7fd ffa9 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 8006312:	4604      	mov	r4, r0
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	3308      	adds	r3, #8
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4618      	mov	r0, r3
 800631c:	f000 fb5c 	bl	80069d8 <atoi>
 8006320:	4603      	mov	r3, r0
 8006322:	fbb4 f3f3 	udiv	r3, r4, r3
 8006326:	fb05 f303 	mul.w	r3, r5, r3
 800632a:	4a16      	ldr	r2, [pc, #88]	@ (8006384 <update_task3+0x104>)
 800632c:	fba2 2303 	umull	r2, r3, r2, r3
 8006330:	099b      	lsrs	r3, r3, #6
 8006332:	3b01      	subs	r3, #1
 8006334:	4a11      	ldr	r2, [pc, #68]	@ (800637c <update_task3+0xfc>)
 8006336:	60d3      	str	r3, [r2, #12]

     	print_cli("update task3 successfully : %u\n",htim3.Init.Period);
 8006338:	4b10      	ldr	r3, [pc, #64]	@ (800637c <update_task3+0xfc>)
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	4619      	mov	r1, r3
 800633e:	4812      	ldr	r0, [pc, #72]	@ (8006388 <update_task3+0x108>)
 8006340:	f000 f936 	bl	80065b0 <print_cli>
     }
    if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006344:	480d      	ldr	r0, [pc, #52]	@ (800637c <update_task3+0xfc>)
 8006346:	f7fd ffa1 	bl	800428c <HAL_TIM_Base_Init>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d001      	beq.n	8006354 <update_task3+0xd4>
    {
        Error_Handler();
 8006350:	f7fb fb94 	bl	8001a7c <Error_Handler>
    }
    HAL_TIM_Base_Start_IT(&htim1);
 8006354:	4807      	ldr	r0, [pc, #28]	@ (8006374 <update_task3+0xf4>)
 8006356:	f7fd ffe9 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim2);
 800635a:	4807      	ldr	r0, [pc, #28]	@ (8006378 <update_task3+0xf8>)
 800635c:	f7fd ffe6 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim3);
 8006360:	4806      	ldr	r0, [pc, #24]	@ (800637c <update_task3+0xfc>)
 8006362:	f7fd ffe3 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim4);
 8006366:	4806      	ldr	r0, [pc, #24]	@ (8006380 <update_task3+0x100>)
 8006368:	f7fd ffe0 	bl	800432c <HAL_TIM_Base_Start_IT>
}
 800636c:	bf00      	nop
 800636e:	3708      	adds	r7, #8
 8006370:	46bd      	mov	sp, r7
 8006372:	bdb0      	pop	{r4, r5, r7, pc}
 8006374:	20000370 	.word	0x20000370
 8006378:	200003b8 	.word	0x200003b8
 800637c:	20000400 	.word	0x20000400
 8006380:	20000448 	.word	0x20000448
 8006384:	10624dd3 	.word	0x10624dd3
 8006388:	08009b44 	.word	0x08009b44

0800638c <update_task4>:
void update_task4(char **argv,uint8_t argv_num){
 800638c:	b5b0      	push	{r4, r5, r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	460b      	mov	r3, r1
 8006396:	70fb      	strb	r3, [r7, #3]
    HAL_TIM_Base_Stop_IT(&htim1);
 8006398:	4839      	ldr	r0, [pc, #228]	@ (8006480 <update_task4+0xf4>)
 800639a:	f7fe f829 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim2);
 800639e:	4839      	ldr	r0, [pc, #228]	@ (8006484 <update_task4+0xf8>)
 80063a0:	f7fe f826 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim3);
 80063a4:	4838      	ldr	r0, [pc, #224]	@ (8006488 <update_task4+0xfc>)
 80063a6:	f7fe f823 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    HAL_TIM_Base_Stop_IT(&htim4);
 80063aa:	4838      	ldr	r0, [pc, #224]	@ (800648c <update_task4+0x100>)
 80063ac:	f7fe f820 	bl	80043f0 <HAL_TIM_Base_Stop_IT>
    if(atoi(argv[1]) != -1 ){
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	3304      	adds	r3, #4
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f000 fb0e 	bl	80069d8 <atoi>
 80063bc:	4603      	mov	r3, r0
 80063be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063c2:	d045      	beq.n	8006450 <update_task4+0xc4>
    	if(atoi(argv[2]) == -1 )
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	3308      	adds	r3, #8
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4618      	mov	r0, r3
 80063cc:	f000 fb04 	bl	80069d8 <atoi>
 80063d0:	4603      	mov	r3, r0
 80063d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063d6:	d118      	bne.n	800640a <update_task4+0x7e>
    		htim4.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/htim4.Init.Prescaler)/1000-1;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	3304      	adds	r3, #4
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 fafa 	bl	80069d8 <atoi>
 80063e4:	4603      	mov	r3, r0
 80063e6:	461c      	mov	r4, r3
 80063e8:	f7fd ff3c 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 80063ec:	4602      	mov	r2, r0
 80063ee:	4b27      	ldr	r3, [pc, #156]	@ (800648c <update_task4+0x100>)
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f6:	fb04 f303 	mul.w	r3, r4, r3
 80063fa:	4a25      	ldr	r2, [pc, #148]	@ (8006490 <update_task4+0x104>)
 80063fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006400:	099b      	lsrs	r3, r3, #6
 8006402:	3b01      	subs	r3, #1
 8006404:	4a21      	ldr	r2, [pc, #132]	@ (800648c <update_task4+0x100>)
 8006406:	60d3      	str	r3, [r2, #12]
 8006408:	e01c      	b.n	8006444 <update_task4+0xb8>
    	else
    		htim4.Init.Period = atoi(argv[1])*(HAL_RCC_GetPCLK2Freq()/atoi(argv[2]))/1000-1;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	3304      	adds	r3, #4
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4618      	mov	r0, r3
 8006412:	f000 fae1 	bl	80069d8 <atoi>
 8006416:	4603      	mov	r3, r0
 8006418:	461d      	mov	r5, r3
 800641a:	f7fd ff23 	bl	8004264 <HAL_RCC_GetPCLK2Freq>
 800641e:	4604      	mov	r4, r0
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	3308      	adds	r3, #8
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4618      	mov	r0, r3
 8006428:	f000 fad6 	bl	80069d8 <atoi>
 800642c:	4603      	mov	r3, r0
 800642e:	fbb4 f3f3 	udiv	r3, r4, r3
 8006432:	fb05 f303 	mul.w	r3, r5, r3
 8006436:	4a16      	ldr	r2, [pc, #88]	@ (8006490 <update_task4+0x104>)
 8006438:	fba2 2303 	umull	r2, r3, r2, r3
 800643c:	099b      	lsrs	r3, r3, #6
 800643e:	3b01      	subs	r3, #1
 8006440:	4a12      	ldr	r2, [pc, #72]	@ (800648c <update_task4+0x100>)
 8006442:	60d3      	str	r3, [r2, #12]
    	print_cli("update task4 successfully : %u\n",htim4.Init.Period);
 8006444:	4b11      	ldr	r3, [pc, #68]	@ (800648c <update_task4+0x100>)
 8006446:	68db      	ldr	r3, [r3, #12]
 8006448:	4619      	mov	r1, r3
 800644a:	4812      	ldr	r0, [pc, #72]	@ (8006494 <update_task4+0x108>)
 800644c:	f000 f8b0 	bl	80065b0 <print_cli>
    }
    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8006450:	480e      	ldr	r0, [pc, #56]	@ (800648c <update_task4+0x100>)
 8006452:	f7fd ff1b 	bl	800428c <HAL_TIM_Base_Init>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <update_task4+0xd4>
    {
        Error_Handler();
 800645c:	f7fb fb0e 	bl	8001a7c <Error_Handler>
    }
    HAL_TIM_Base_Start_IT(&htim1);
 8006460:	4807      	ldr	r0, [pc, #28]	@ (8006480 <update_task4+0xf4>)
 8006462:	f7fd ff63 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim2);
 8006466:	4807      	ldr	r0, [pc, #28]	@ (8006484 <update_task4+0xf8>)
 8006468:	f7fd ff60 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim3);
 800646c:	4806      	ldr	r0, [pc, #24]	@ (8006488 <update_task4+0xfc>)
 800646e:	f7fd ff5d 	bl	800432c <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start_IT(&htim4);
 8006472:	4806      	ldr	r0, [pc, #24]	@ (800648c <update_task4+0x100>)
 8006474:	f7fd ff5a 	bl	800432c <HAL_TIM_Base_Start_IT>
}
 8006478:	bf00      	nop
 800647a:	3708      	adds	r7, #8
 800647c:	46bd      	mov	sp, r7
 800647e:	bdb0      	pop	{r4, r5, r7, pc}
 8006480:	20000370 	.word	0x20000370
 8006484:	200003b8 	.word	0x200003b8
 8006488:	20000400 	.word	0x20000400
 800648c:	20000448 	.word	0x20000448
 8006490:	10624dd3 	.word	0x10624dd3
 8006494:	08009b64 	.word	0x08009b64

08006498 <data_frame>:
void data_frame(char **argv,uint8_t argv_num){
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	460b      	mov	r3, r1
 80064a2:	70fb      	strb	r3, [r7, #3]
	print_cli("task-id | perious | prescaler\n");
 80064a4:	4803      	ldr	r0, [pc, #12]	@ (80064b4 <data_frame+0x1c>)
 80064a6:	f000 f883 	bl	80065b0 <print_cli>
}
 80064aa:	bf00      	nop
 80064ac:	3708      	adds	r7, #8
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	08009b84 	.word	0x08009b84

080064b8 <help>:

void help(char **argv,uint8_t argv_num){
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	460b      	mov	r3, r1
 80064c2:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 80064c4:	2300      	movs	r3, #0
 80064c6:	73fb      	strb	r3, [r7, #15]
	while(list_command[i].help != NULL){
 80064c8:	e00f      	b.n	80064ea <help+0x32>
		print_cli("%s \n",list_command[i].help);
 80064ca:	7bfa      	ldrb	r2, [r7, #15]
 80064cc:	490f      	ldr	r1, [pc, #60]	@ (800650c <help+0x54>)
 80064ce:	4613      	mov	r3, r2
 80064d0:	005b      	lsls	r3, r3, #1
 80064d2:	4413      	add	r3, r2
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	440b      	add	r3, r1
 80064d8:	3308      	adds	r3, #8
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4619      	mov	r1, r3
 80064de:	480c      	ldr	r0, [pc, #48]	@ (8006510 <help+0x58>)
 80064e0:	f000 f866 	bl	80065b0 <print_cli>
		i++;
 80064e4:	7bfb      	ldrb	r3, [r7, #15]
 80064e6:	3301      	adds	r3, #1
 80064e8:	73fb      	strb	r3, [r7, #15]
	while(list_command[i].help != NULL){
 80064ea:	7bfa      	ldrb	r2, [r7, #15]
 80064ec:	4907      	ldr	r1, [pc, #28]	@ (800650c <help+0x54>)
 80064ee:	4613      	mov	r3, r2
 80064f0:	005b      	lsls	r3, r3, #1
 80064f2:	4413      	add	r3, r2
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	440b      	add	r3, r1
 80064f8:	3308      	adds	r3, #8
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1e4      	bne.n	80064ca <help+0x12>
	}
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	20000024 	.word	0x20000024
 8006510:	08009ba4 	.word	0x08009ba4

08006514 <data_task>:

void data_task(char **argv,uint8_t argv_num){
 8006514:	b580      	push	{r7, lr}
 8006516:	b082      	sub	sp, #8
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	460b      	mov	r3, r1
 800651e:	70fb      	strb	r3, [r7, #3]
	print_cli("task 1 - Period: %s , Prescaler: %s\n",htim1.Init.Period,htim1.Init.Prescaler);
 8006520:	4b11      	ldr	r3, [pc, #68]	@ (8006568 <data_task+0x54>)
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	4a10      	ldr	r2, [pc, #64]	@ (8006568 <data_task+0x54>)
 8006526:	6852      	ldr	r2, [r2, #4]
 8006528:	4619      	mov	r1, r3
 800652a:	4810      	ldr	r0, [pc, #64]	@ (800656c <data_task+0x58>)
 800652c:	f000 f840 	bl	80065b0 <print_cli>
	print_cli("task 2 - Period: %s , Prescaler: %s\n",htim2.Init.Period,htim2.Init.Prescaler);
 8006530:	4b0f      	ldr	r3, [pc, #60]	@ (8006570 <data_task+0x5c>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	4a0e      	ldr	r2, [pc, #56]	@ (8006570 <data_task+0x5c>)
 8006536:	6852      	ldr	r2, [r2, #4]
 8006538:	4619      	mov	r1, r3
 800653a:	480e      	ldr	r0, [pc, #56]	@ (8006574 <data_task+0x60>)
 800653c:	f000 f838 	bl	80065b0 <print_cli>
	print_cli("task 3 - Period: %s , Prescaler: %s\n",htim3.Init.Period,htim3.Init.Prescaler);
 8006540:	4b0d      	ldr	r3, [pc, #52]	@ (8006578 <data_task+0x64>)
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	4a0c      	ldr	r2, [pc, #48]	@ (8006578 <data_task+0x64>)
 8006546:	6852      	ldr	r2, [r2, #4]
 8006548:	4619      	mov	r1, r3
 800654a:	480c      	ldr	r0, [pc, #48]	@ (800657c <data_task+0x68>)
 800654c:	f000 f830 	bl	80065b0 <print_cli>
	print_cli("task 4 - Period: %s , Prescaler: %s\n",htim4.Init.Period,htim4.Init.Prescaler);
 8006550:	4b0b      	ldr	r3, [pc, #44]	@ (8006580 <data_task+0x6c>)
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	4a0a      	ldr	r2, [pc, #40]	@ (8006580 <data_task+0x6c>)
 8006556:	6852      	ldr	r2, [r2, #4]
 8006558:	4619      	mov	r1, r3
 800655a:	480a      	ldr	r0, [pc, #40]	@ (8006584 <data_task+0x70>)
 800655c:	f000 f828 	bl	80065b0 <print_cli>

}
 8006560:	bf00      	nop
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}
 8006568:	20000370 	.word	0x20000370
 800656c:	08009bac 	.word	0x08009bac
 8006570:	200003b8 	.word	0x200003b8
 8006574:	08009bd4 	.word	0x08009bd4
 8006578:	20000400 	.word	0x20000400
 800657c:	08009bfc 	.word	0x08009bfc
 8006580:	20000448 	.word	0x20000448
 8006584:	08009c24 	.word	0x08009c24

08006588 <info>:
void info(char **argv,uint8_t argv_num){
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	460b      	mov	r3, r1
 8006592:	70fb      	strb	r3, [r7, #3]
	print_cli("The unit of time is miliseconds (ms).\n");
 8006594:	4804      	ldr	r0, [pc, #16]	@ (80065a8 <info+0x20>)
 8006596:	f000 f80b 	bl	80065b0 <print_cli>
	print_cli("Set -1 if you dont want to change that parameter.\n");
 800659a:	4804      	ldr	r0, [pc, #16]	@ (80065ac <info+0x24>)
 800659c:	f000 f808 	bl	80065b0 <print_cli>
}
 80065a0:	bf00      	nop
 80065a2:	3708      	adds	r7, #8
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	08009c4c 	.word	0x08009c4c
 80065ac:	08009c74 	.word	0x08009c74

080065b0 <print_cli>:
#include "stdarg.h"
#include "stdio.h"
extern UART_HandleTypeDef huart1;

void print_cli(const char* str, ...)
{
 80065b0:	b40f      	push	{r0, r1, r2, r3}
 80065b2:	b580      	push	{r7, lr}
 80065b4:	b0a2      	sub	sp, #136	@ 0x88
 80065b6:	af00      	add	r7, sp, #0
  char stringArray[128];
	
	va_list args;
	va_start(args,str);
 80065b8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80065bc:	603b      	str	r3, [r7, #0]
	uint8_t len_str = vsprintf(stringArray,str,args);
 80065be:	1d3b      	adds	r3, r7, #4
 80065c0:	683a      	ldr	r2, [r7, #0]
 80065c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065c6:	4618      	mov	r0, r3
 80065c8:	f001 f822 	bl	8007610 <vsiprintf>
 80065cc:	4603      	mov	r3, r0
 80065ce:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	va_end(args);
	
	HAL_UART_Transmit(&huart1,(uint8_t *)stringArray,len_str,200);
 80065d2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80065d6:	b29a      	uxth	r2, r3
 80065d8:	1d39      	adds	r1, r7, #4
 80065da:	23c8      	movs	r3, #200	@ 0xc8
 80065dc:	4804      	ldr	r0, [pc, #16]	@ (80065f0 <print_cli+0x40>)
 80065de:	f7fe fb0d 	bl	8004bfc <HAL_UART_Transmit>
 80065e2:	bf00      	nop
 80065e4:	3788      	adds	r7, #136	@ 0x88
 80065e6:	46bd      	mov	sp, r7
 80065e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065ec:	b004      	add	sp, #16
 80065ee:	4770      	bx	lr
 80065f0:	20000490 	.word	0x20000490

080065f4 <init_event_queue>:
 *  Created on: Jan 22, 2025
 *      Author: Admin
 */
#include <stdbool.h>
#include "queue.h"
void init_event_queue(EventQueue *queue) {
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
    queue->begin = 0;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	60da      	str	r2, [r3, #12]
    queue->end = 0;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	611a      	str	r2, [r3, #16]
    queue->count = 0;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2200      	movs	r2, #0
 800660c:	615a      	str	r2, [r3, #20]
}
 800660e:	bf00      	nop
 8006610:	370c      	adds	r7, #12
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
	...

0800661c <enqueue_event>:

bool enqueue_event(EventQueue *queue, EventType event) {
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	460b      	mov	r3, r1
 8006626:	70fb      	strb	r3, [r7, #3]
    if (queue->count < MAX_EVENTS) {
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	695b      	ldr	r3, [r3, #20]
 800662c:	2b09      	cmp	r3, #9
 800662e:	dc1b      	bgt.n	8006668 <enqueue_event+0x4c>
        queue->events[queue->end] = event;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	691b      	ldr	r3, [r3, #16]
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	78f9      	ldrb	r1, [r7, #3]
 8006638:	54d1      	strb	r1, [r2, r3]
        queue->end = (queue->end + 1) % MAX_EVENTS;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	691b      	ldr	r3, [r3, #16]
 800663e:	1c59      	adds	r1, r3, #1
 8006640:	4b0d      	ldr	r3, [pc, #52]	@ (8006678 <enqueue_event+0x5c>)
 8006642:	fb83 2301 	smull	r2, r3, r3, r1
 8006646:	109a      	asrs	r2, r3, #2
 8006648:	17cb      	asrs	r3, r1, #31
 800664a:	1ad2      	subs	r2, r2, r3
 800664c:	4613      	mov	r3, r2
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	4413      	add	r3, r2
 8006652:	005b      	lsls	r3, r3, #1
 8006654:	1aca      	subs	r2, r1, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	611a      	str	r2, [r3, #16]
        queue->count++;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	1c5a      	adds	r2, r3, #1
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	615a      	str	r2, [r3, #20]
        return true;
 8006664:	2301      	movs	r3, #1
 8006666:	e000      	b.n	800666a <enqueue_event+0x4e>
    }
    return false;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	370c      	adds	r7, #12
 800666e:	46bd      	mov	sp, r7
 8006670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	66666667 	.word	0x66666667

0800667c <dequeue_event>:

bool dequeue_event(EventQueue *queue, EventType *event) {
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
    if (queue->count > 0) {
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	2b00      	cmp	r3, #0
 800668c:	dd1c      	ble.n	80066c8 <dequeue_event+0x4c>
        *event = queue->events[queue->begin];
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	5cd2      	ldrb	r2, [r2, r3]
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	701a      	strb	r2, [r3, #0]
        queue->begin = (queue->begin + 1) % MAX_EVENTS;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	1c59      	adds	r1, r3, #1
 80066a0:	4b0d      	ldr	r3, [pc, #52]	@ (80066d8 <dequeue_event+0x5c>)
 80066a2:	fb83 2301 	smull	r2, r3, r3, r1
 80066a6:	109a      	asrs	r2, r3, #2
 80066a8:	17cb      	asrs	r3, r1, #31
 80066aa:	1ad2      	subs	r2, r2, r3
 80066ac:	4613      	mov	r3, r2
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	4413      	add	r3, r2
 80066b2:	005b      	lsls	r3, r3, #1
 80066b4:	1aca      	subs	r2, r1, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	60da      	str	r2, [r3, #12]
        queue->count--;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	1e5a      	subs	r2, r3, #1
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	615a      	str	r2, [r3, #20]
        return true;
 80066c4:	2301      	movs	r3, #1
 80066c6:	e000      	b.n	80066ca <dequeue_event+0x4e>
    }
    return false;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	370c      	adds	r7, #12
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	66666667 	.word	0x66666667

080066dc <SHT2x_Init>:
	
/**
 * @brief Initializes the SHT2x temperature/humidity sensor.
 * @param hi2c User I2C handle pointer.
 */
void SHT2x_Init(I2C_HandleTypeDef *hi2c) {
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
	_sht2x_ui2c = hi2c;
 80066e4:	4a04      	ldr	r2, [pc, #16]	@ (80066f8 <SHT2x_Init+0x1c>)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6013      	str	r3, [r2, #0]
}
 80066ea:	bf00      	nop
 80066ec:	370c      	adds	r7, #12
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	20000574 	.word	0x20000574

080066fc <SHT2x_ReadUserReg>:

/**
 * @brief Gets the value stored in user register.
 * @return 8-bit value stored in user register, 0 to 255.
 */
uint8_t SHT2x_ReadUserReg(void) {
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af02      	add	r7, sp, #8
	uint8_t val;
	uint8_t cmd = SHT2x_READ_REG;
 8006702:	23e7      	movs	r3, #231	@ 0xe7
 8006704:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8006706:	4b0c      	ldr	r3, [pc, #48]	@ (8006738 <SHT2x_ReadUserReg+0x3c>)
 8006708:	6818      	ldr	r0, [r3, #0]
 800670a:	1dba      	adds	r2, r7, #6
 800670c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	2301      	movs	r3, #1
 8006714:	2180      	movs	r1, #128	@ 0x80
 8006716:	f7fc fa6b 	bl	8002bf0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &val, 1, SHT2x_TIMEOUT);
 800671a:	4b07      	ldr	r3, [pc, #28]	@ (8006738 <SHT2x_ReadUserReg+0x3c>)
 800671c:	6818      	ldr	r0, [r3, #0]
 800671e:	1dfa      	adds	r2, r7, #7
 8006720:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006724:	9300      	str	r3, [sp, #0]
 8006726:	2301      	movs	r3, #1
 8006728:	2180      	movs	r1, #128	@ 0x80
 800672a:	f7fc fb5f 	bl	8002dec <HAL_I2C_Master_Receive>
	return val;
 800672e:	79fb      	ldrb	r3, [r7, #7]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	20000574 	.word	0x20000574

0800673c <SHT2x_GetRaw>:
/**
 * @brief Sends the designated command to sensor and read a 16-bit raw value.
 * @param cmd Command to send to sensor.
 * @return 16-bit raw value, 0 to 65535.
 */
uint16_t SHT2x_GetRaw(uint8_t cmd) {
 800673c:	b580      	push	{r7, lr}
 800673e:	b086      	sub	sp, #24
 8006740:	af02      	add	r7, sp, #8
 8006742:	4603      	mov	r3, r0
 8006744:	71fb      	strb	r3, [r7, #7]
	uint8_t val[3] = { 0 };
 8006746:	4b13      	ldr	r3, [pc, #76]	@ (8006794 <SHT2x_GetRaw+0x58>)
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	81bb      	strh	r3, [r7, #12]
 800674c:	2300      	movs	r3, #0
 800674e:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, &cmd, 1, SHT2x_TIMEOUT);
 8006750:	4b11      	ldr	r3, [pc, #68]	@ (8006798 <SHT2x_GetRaw+0x5c>)
 8006752:	6818      	ldr	r0, [r3, #0]
 8006754:	1dfa      	adds	r2, r7, #7
 8006756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	2301      	movs	r3, #1
 800675e:	2180      	movs	r1, #128	@ 0x80
 8006760:	f7fc fa46 	bl	8002bf0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, val, 3, SHT2x_TIMEOUT);
 8006764:	4b0c      	ldr	r3, [pc, #48]	@ (8006798 <SHT2x_GetRaw+0x5c>)
 8006766:	6818      	ldr	r0, [r3, #0]
 8006768:	f107 020c 	add.w	r2, r7, #12
 800676c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006770:	9300      	str	r3, [sp, #0]
 8006772:	2303      	movs	r3, #3
 8006774:	2180      	movs	r1, #128	@ 0x80
 8006776:	f7fc fb39 	bl	8002dec <HAL_I2C_Master_Receive>
	return val[0] << 8 | val[1];
 800677a:	7b3b      	ldrb	r3, [r7, #12]
 800677c:	021b      	lsls	r3, r3, #8
 800677e:	b21a      	sxth	r2, r3
 8006780:	7b7b      	ldrb	r3, [r7, #13]
 8006782:	b21b      	sxth	r3, r3
 8006784:	4313      	orrs	r3, r2
 8006786:	b21b      	sxth	r3, r3
 8006788:	b29b      	uxth	r3, r3
}
 800678a:	4618      	mov	r0, r3
 800678c:	3710      	adds	r7, #16
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	08009ca8 	.word	0x08009ca8
 8006798:	20000574 	.word	0x20000574
 800679c:	00000000 	.word	0x00000000

080067a0 <SHT2x_GetTemperature>:
/**
 * @brief Measures and gets the current temperature.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point temperature value.
 */
float SHT2x_GetTemperature(uint8_t hold) {
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	4603      	mov	r3, r0
 80067a8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_TEMP_HOLD : SHT2x_READ_TEMP_NOHOLD);
 80067aa:	79fb      	ldrb	r3, [r7, #7]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d001      	beq.n	80067b4 <SHT2x_GetTemperature+0x14>
 80067b0:	23e3      	movs	r3, #227	@ 0xe3
 80067b2:	e000      	b.n	80067b6 <SHT2x_GetTemperature+0x16>
 80067b4:	23f3      	movs	r3, #243	@ 0xf3
 80067b6:	73fb      	strb	r3, [r7, #15]
	return -46.85 + 175.72 * (SHT2x_GetRaw(cmd) / 65536.0);
 80067b8:	7bfb      	ldrb	r3, [r7, #15]
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7ff ffbe 	bl	800673c <SHT2x_GetRaw>
 80067c0:	4603      	mov	r3, r0
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7f9 fec6 	bl	8000554 <__aeabi_i2d>
 80067c8:	f04f 0200 	mov.w	r2, #0
 80067cc:	4b16      	ldr	r3, [pc, #88]	@ (8006828 <SHT2x_GetTemperature+0x88>)
 80067ce:	f7fa f855 	bl	800087c <__aeabi_ddiv>
 80067d2:	4602      	mov	r2, r0
 80067d4:	460b      	mov	r3, r1
 80067d6:	4610      	mov	r0, r2
 80067d8:	4619      	mov	r1, r3
 80067da:	a30f      	add	r3, pc, #60	@ (adr r3, 8006818 <SHT2x_GetTemperature+0x78>)
 80067dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e0:	f7f9 ff22 	bl	8000628 <__aeabi_dmul>
 80067e4:	4602      	mov	r2, r0
 80067e6:	460b      	mov	r3, r1
 80067e8:	4610      	mov	r0, r2
 80067ea:	4619      	mov	r1, r3
 80067ec:	a30c      	add	r3, pc, #48	@ (adr r3, 8006820 <SHT2x_GetTemperature+0x80>)
 80067ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f2:	f7f9 fd61 	bl	80002b8 <__aeabi_dsub>
 80067f6:	4602      	mov	r2, r0
 80067f8:	460b      	mov	r3, r1
 80067fa:	4610      	mov	r0, r2
 80067fc:	4619      	mov	r1, r3
 80067fe:	f7fa f9eb 	bl	8000bd8 <__aeabi_d2f>
 8006802:	4603      	mov	r3, r0
 8006804:	ee07 3a90 	vmov	s15, r3
}
 8006808:	eeb0 0a67 	vmov.f32	s0, s15
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	f3af 8000 	nop.w
 8006818:	3d70a3d7 	.word	0x3d70a3d7
 800681c:	4065f70a 	.word	0x4065f70a
 8006820:	cccccccd 	.word	0xcccccccd
 8006824:	40476ccc 	.word	0x40476ccc
 8006828:	40f00000 	.word	0x40f00000

0800682c <SHT2x_GetRelativeHumidity>:
/**
 * @brief Measures and gets the current relative humidity.
 * @param hold Holding mode, 0 for no hold master, 1 for hold master.
 * @return Floating point relative humidity value.
 */
float SHT2x_GetRelativeHumidity(uint8_t hold) {
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	4603      	mov	r3, r0
 8006834:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd = (hold ? SHT2x_READ_RH_HOLD : SHT2x_READ_RH_NOHOLD);
 8006836:	79fb      	ldrb	r3, [r7, #7]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <SHT2x_GetRelativeHumidity+0x14>
 800683c:	23e5      	movs	r3, #229	@ 0xe5
 800683e:	e000      	b.n	8006842 <SHT2x_GetRelativeHumidity+0x16>
 8006840:	23f5      	movs	r3, #245	@ 0xf5
 8006842:	73fb      	strb	r3, [r7, #15]
	return -6 + 125.00 * (SHT2x_GetRaw(cmd) / 65536.0);
 8006844:	7bfb      	ldrb	r3, [r7, #15]
 8006846:	4618      	mov	r0, r3
 8006848:	f7ff ff78 	bl	800673c <SHT2x_GetRaw>
 800684c:	4603      	mov	r3, r0
 800684e:	4618      	mov	r0, r3
 8006850:	f7f9 fe80 	bl	8000554 <__aeabi_i2d>
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	4b11      	ldr	r3, [pc, #68]	@ (80068a0 <SHT2x_GetRelativeHumidity+0x74>)
 800685a:	f7fa f80f 	bl	800087c <__aeabi_ddiv>
 800685e:	4602      	mov	r2, r0
 8006860:	460b      	mov	r3, r1
 8006862:	4610      	mov	r0, r2
 8006864:	4619      	mov	r1, r3
 8006866:	f04f 0200 	mov.w	r2, #0
 800686a:	4b0e      	ldr	r3, [pc, #56]	@ (80068a4 <SHT2x_GetRelativeHumidity+0x78>)
 800686c:	f7f9 fedc 	bl	8000628 <__aeabi_dmul>
 8006870:	4602      	mov	r2, r0
 8006872:	460b      	mov	r3, r1
 8006874:	4610      	mov	r0, r2
 8006876:	4619      	mov	r1, r3
 8006878:	f04f 0200 	mov.w	r2, #0
 800687c:	4b0a      	ldr	r3, [pc, #40]	@ (80068a8 <SHT2x_GetRelativeHumidity+0x7c>)
 800687e:	f7f9 fd1b 	bl	80002b8 <__aeabi_dsub>
 8006882:	4602      	mov	r2, r0
 8006884:	460b      	mov	r3, r1
 8006886:	4610      	mov	r0, r2
 8006888:	4619      	mov	r1, r3
 800688a:	f7fa f9a5 	bl	8000bd8 <__aeabi_d2f>
 800688e:	4603      	mov	r3, r0
 8006890:	ee07 3a90 	vmov	s15, r3
}
 8006894:	eeb0 0a67 	vmov.f32	s0, s15
 8006898:	3710      	adds	r7, #16
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	40f00000 	.word	0x40f00000
 80068a4:	405f4000 	.word	0x405f4000
 80068a8:	40180000 	.word	0x40180000

080068ac <SHT2x_SetResolution>:
 * @brief Sets the measurement resolution.
 * @param res Enum resolution.
 * @note Available resolutions: RES_14_12, RES_12_8, RES_13_10, RES_11_11.
 * @note RES_14_12 = 14-bit temperature and 12-bit RH resolution, etc.
 */
void SHT2x_SetResolution(SHT2x_Resolution res) {
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b086      	sub	sp, #24
 80068b0:	af02      	add	r7, sp, #8
 80068b2:	4603      	mov	r3, r0
 80068b4:	71fb      	strb	r3, [r7, #7]
	uint8_t val = SHT2x_ReadUserReg();
 80068b6:	f7ff ff21 	bl	80066fc <SHT2x_ReadUserReg>
 80068ba:	4603      	mov	r3, r0
 80068bc:	73fb      	strb	r3, [r7, #15]
	val = (val & 0x7e) | res;
 80068be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068c2:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80068c6:	b25a      	sxtb	r2, r3
 80068c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068cc:	4313      	orrs	r3, r2
 80068ce:	b25b      	sxtb	r3, r3
 80068d0:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[2] = { SHT2x_WRITE_REG, val };
 80068d2:	23e6      	movs	r3, #230	@ 0xe6
 80068d4:	733b      	strb	r3, [r7, #12]
 80068d6:	7bfb      	ldrb	r3, [r7, #15]
 80068d8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_sht2x_ui2c, SHT2x_I2C_ADDR << 1, temp, 2, SHT2x_TIMEOUT);
 80068da:	4b07      	ldr	r3, [pc, #28]	@ (80068f8 <SHT2x_SetResolution+0x4c>)
 80068dc:	6818      	ldr	r0, [r3, #0]
 80068de:	f107 020c 	add.w	r2, r7, #12
 80068e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80068e6:	9300      	str	r3, [sp, #0]
 80068e8:	2302      	movs	r3, #2
 80068ea:	2180      	movs	r1, #128	@ 0x80
 80068ec:	f7fc f980 	bl	8002bf0 <HAL_I2C_Master_Transmit>
}
 80068f0:	bf00      	nop
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	20000574 	.word	0x20000574

080068fc <HAL_UART_RxCpltCallback>:
static UART_HandleTypeDef *uart;
uint8_t data_rx;
uint8_t buff_rx[BUFFER_DATA];
uint8_t index_rx=0;
uint8_t flag_rx=0;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
   if(huart->Instance == uart->Instance){
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	4b12      	ldr	r3, [pc, #72]	@ (8006954 <HAL_UART_RxCpltCallback+0x58>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	429a      	cmp	r2, r3
 8006910:	d11b      	bne.n	800694a <HAL_UART_RxCpltCallback+0x4e>
	    buff_rx[index_rx++]=data_rx;
 8006912:	4b11      	ldr	r3, [pc, #68]	@ (8006958 <HAL_UART_RxCpltCallback+0x5c>)
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	1c5a      	adds	r2, r3, #1
 8006918:	b2d1      	uxtb	r1, r2
 800691a:	4a0f      	ldr	r2, [pc, #60]	@ (8006958 <HAL_UART_RxCpltCallback+0x5c>)
 800691c:	7011      	strb	r1, [r2, #0]
 800691e:	461a      	mov	r2, r3
 8006920:	4b0e      	ldr	r3, [pc, #56]	@ (800695c <HAL_UART_RxCpltCallback+0x60>)
 8006922:	7819      	ldrb	r1, [r3, #0]
 8006924:	4b0e      	ldr	r3, [pc, #56]	@ (8006960 <HAL_UART_RxCpltCallback+0x64>)
 8006926:	5499      	strb	r1, [r3, r2]
		  if(data_rx == '\n'){
 8006928:	4b0c      	ldr	r3, [pc, #48]	@ (800695c <HAL_UART_RxCpltCallback+0x60>)
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	2b0a      	cmp	r3, #10
 800692e:	d105      	bne.n	800693c <HAL_UART_RxCpltCallback+0x40>
			  data_rx=1;
 8006930:	4b0a      	ldr	r3, [pc, #40]	@ (800695c <HAL_UART_RxCpltCallback+0x60>)
 8006932:	2201      	movs	r2, #1
 8006934:	701a      	strb	r2, [r3, #0]
			  flag_rx=1;
 8006936:	4b0b      	ldr	r3, [pc, #44]	@ (8006964 <HAL_UART_RxCpltCallback+0x68>)
 8006938:	2201      	movs	r2, #1
 800693a:	701a      	strb	r2, [r3, #0]
			}
	 HAL_UART_Receive_IT(uart,&data_rx,1);
 800693c:	4b05      	ldr	r3, [pc, #20]	@ (8006954 <HAL_UART_RxCpltCallback+0x58>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2201      	movs	r2, #1
 8006942:	4906      	ldr	r1, [pc, #24]	@ (800695c <HAL_UART_RxCpltCallback+0x60>)
 8006944:	4618      	mov	r0, r3
 8006946:	f7fe f9e4 	bl	8004d12 <HAL_UART_Receive_IT>
	 }
 
 }
 800694a:	bf00      	nop
 800694c:	3708      	adds	r7, #8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	20000578 	.word	0x20000578
 8006958:	20000600 	.word	0x20000600
 800695c:	2000057c 	.word	0x2000057c
 8006960:	20000580 	.word	0x20000580
 8006964:	20000601 	.word	0x20000601

08006968 <uart_handel>:
void uart_handel(){
 8006968:	b580      	push	{r7, lr}
 800696a:	af00      	add	r7, sp, #0
  if(flag_rx==1){
 800696c:	4b0c      	ldr	r3, [pc, #48]	@ (80069a0 <uart_handel+0x38>)
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d112      	bne.n	800699a <uart_handel+0x32>
		command_excute((char *)buff_rx,index_rx);
 8006974:	4b0b      	ldr	r3, [pc, #44]	@ (80069a4 <uart_handel+0x3c>)
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	4619      	mov	r1, r3
 800697a:	480b      	ldr	r0, [pc, #44]	@ (80069a8 <uart_handel+0x40>)
 800697c:	f7ff fb36 	bl	8005fec <command_excute>
		memset(buff_rx,0,index_rx);
 8006980:	4b08      	ldr	r3, [pc, #32]	@ (80069a4 <uart_handel+0x3c>)
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	461a      	mov	r2, r3
 8006986:	2100      	movs	r1, #0
 8006988:	4807      	ldr	r0, [pc, #28]	@ (80069a8 <uart_handel+0x40>)
 800698a:	f000 fe4b 	bl	8007624 <memset>
		index_rx=0;
 800698e:	4b05      	ldr	r3, [pc, #20]	@ (80069a4 <uart_handel+0x3c>)
 8006990:	2200      	movs	r2, #0
 8006992:	701a      	strb	r2, [r3, #0]
		flag_rx=0;
 8006994:	4b02      	ldr	r3, [pc, #8]	@ (80069a0 <uart_handel+0x38>)
 8006996:	2200      	movs	r2, #0
 8006998:	701a      	strb	r2, [r3, #0]
	}
}
 800699a:	bf00      	nop
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	20000601 	.word	0x20000601
 80069a4:	20000600 	.word	0x20000600
 80069a8:	20000580 	.word	0x20000580

080069ac <uart_init>:
void uart_init(UART_HandleTypeDef *huart){
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
	uart = huart;
 80069b4:	4a06      	ldr	r2, [pc, #24]	@ (80069d0 <uart_init+0x24>)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(uart,&data_rx,1);
 80069ba:	4b05      	ldr	r3, [pc, #20]	@ (80069d0 <uart_init+0x24>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	2201      	movs	r2, #1
 80069c0:	4904      	ldr	r1, [pc, #16]	@ (80069d4 <uart_init+0x28>)
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7fe f9a5 	bl	8004d12 <HAL_UART_Receive_IT>
}
 80069c8:	bf00      	nop
 80069ca:	3708      	adds	r7, #8
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	20000578 	.word	0x20000578
 80069d4:	2000057c 	.word	0x2000057c

080069d8 <atoi>:
 80069d8:	220a      	movs	r2, #10
 80069da:	2100      	movs	r1, #0
 80069dc:	f000 b87a 	b.w	8006ad4 <strtol>

080069e0 <_strtol_l.constprop.0>:
 80069e0:	2b24      	cmp	r3, #36	@ 0x24
 80069e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069e6:	4686      	mov	lr, r0
 80069e8:	4690      	mov	r8, r2
 80069ea:	d801      	bhi.n	80069f0 <_strtol_l.constprop.0+0x10>
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d106      	bne.n	80069fe <_strtol_l.constprop.0+0x1e>
 80069f0:	f000 fec6 	bl	8007780 <__errno>
 80069f4:	2316      	movs	r3, #22
 80069f6:	6003      	str	r3, [r0, #0]
 80069f8:	2000      	movs	r0, #0
 80069fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069fe:	4834      	ldr	r0, [pc, #208]	@ (8006ad0 <_strtol_l.constprop.0+0xf0>)
 8006a00:	460d      	mov	r5, r1
 8006a02:	462a      	mov	r2, r5
 8006a04:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a08:	5d06      	ldrb	r6, [r0, r4]
 8006a0a:	f016 0608 	ands.w	r6, r6, #8
 8006a0e:	d1f8      	bne.n	8006a02 <_strtol_l.constprop.0+0x22>
 8006a10:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a12:	d12d      	bne.n	8006a70 <_strtol_l.constprop.0+0x90>
 8006a14:	782c      	ldrb	r4, [r5, #0]
 8006a16:	2601      	movs	r6, #1
 8006a18:	1c95      	adds	r5, r2, #2
 8006a1a:	f033 0210 	bics.w	r2, r3, #16
 8006a1e:	d109      	bne.n	8006a34 <_strtol_l.constprop.0+0x54>
 8006a20:	2c30      	cmp	r4, #48	@ 0x30
 8006a22:	d12a      	bne.n	8006a7a <_strtol_l.constprop.0+0x9a>
 8006a24:	782a      	ldrb	r2, [r5, #0]
 8006a26:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a2a:	2a58      	cmp	r2, #88	@ 0x58
 8006a2c:	d125      	bne.n	8006a7a <_strtol_l.constprop.0+0x9a>
 8006a2e:	786c      	ldrb	r4, [r5, #1]
 8006a30:	2310      	movs	r3, #16
 8006a32:	3502      	adds	r5, #2
 8006a34:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a38:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	fbbc f9f3 	udiv	r9, ip, r3
 8006a42:	4610      	mov	r0, r2
 8006a44:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a48:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006a4c:	2f09      	cmp	r7, #9
 8006a4e:	d81b      	bhi.n	8006a88 <_strtol_l.constprop.0+0xa8>
 8006a50:	463c      	mov	r4, r7
 8006a52:	42a3      	cmp	r3, r4
 8006a54:	dd27      	ble.n	8006aa6 <_strtol_l.constprop.0+0xc6>
 8006a56:	1c57      	adds	r7, r2, #1
 8006a58:	d007      	beq.n	8006a6a <_strtol_l.constprop.0+0x8a>
 8006a5a:	4581      	cmp	r9, r0
 8006a5c:	d320      	bcc.n	8006aa0 <_strtol_l.constprop.0+0xc0>
 8006a5e:	d101      	bne.n	8006a64 <_strtol_l.constprop.0+0x84>
 8006a60:	45a2      	cmp	sl, r4
 8006a62:	db1d      	blt.n	8006aa0 <_strtol_l.constprop.0+0xc0>
 8006a64:	fb00 4003 	mla	r0, r0, r3, r4
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a6e:	e7eb      	b.n	8006a48 <_strtol_l.constprop.0+0x68>
 8006a70:	2c2b      	cmp	r4, #43	@ 0x2b
 8006a72:	bf04      	itt	eq
 8006a74:	782c      	ldrbeq	r4, [r5, #0]
 8006a76:	1c95      	addeq	r5, r2, #2
 8006a78:	e7cf      	b.n	8006a1a <_strtol_l.constprop.0+0x3a>
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1da      	bne.n	8006a34 <_strtol_l.constprop.0+0x54>
 8006a7e:	2c30      	cmp	r4, #48	@ 0x30
 8006a80:	bf0c      	ite	eq
 8006a82:	2308      	moveq	r3, #8
 8006a84:	230a      	movne	r3, #10
 8006a86:	e7d5      	b.n	8006a34 <_strtol_l.constprop.0+0x54>
 8006a88:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006a8c:	2f19      	cmp	r7, #25
 8006a8e:	d801      	bhi.n	8006a94 <_strtol_l.constprop.0+0xb4>
 8006a90:	3c37      	subs	r4, #55	@ 0x37
 8006a92:	e7de      	b.n	8006a52 <_strtol_l.constprop.0+0x72>
 8006a94:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006a98:	2f19      	cmp	r7, #25
 8006a9a:	d804      	bhi.n	8006aa6 <_strtol_l.constprop.0+0xc6>
 8006a9c:	3c57      	subs	r4, #87	@ 0x57
 8006a9e:	e7d8      	b.n	8006a52 <_strtol_l.constprop.0+0x72>
 8006aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8006aa4:	e7e1      	b.n	8006a6a <_strtol_l.constprop.0+0x8a>
 8006aa6:	1c53      	adds	r3, r2, #1
 8006aa8:	d108      	bne.n	8006abc <_strtol_l.constprop.0+0xdc>
 8006aaa:	2322      	movs	r3, #34	@ 0x22
 8006aac:	f8ce 3000 	str.w	r3, [lr]
 8006ab0:	4660      	mov	r0, ip
 8006ab2:	f1b8 0f00 	cmp.w	r8, #0
 8006ab6:	d0a0      	beq.n	80069fa <_strtol_l.constprop.0+0x1a>
 8006ab8:	1e69      	subs	r1, r5, #1
 8006aba:	e006      	b.n	8006aca <_strtol_l.constprop.0+0xea>
 8006abc:	b106      	cbz	r6, 8006ac0 <_strtol_l.constprop.0+0xe0>
 8006abe:	4240      	negs	r0, r0
 8006ac0:	f1b8 0f00 	cmp.w	r8, #0
 8006ac4:	d099      	beq.n	80069fa <_strtol_l.constprop.0+0x1a>
 8006ac6:	2a00      	cmp	r2, #0
 8006ac8:	d1f6      	bne.n	8006ab8 <_strtol_l.constprop.0+0xd8>
 8006aca:	f8c8 1000 	str.w	r1, [r8]
 8006ace:	e794      	b.n	80069fa <_strtol_l.constprop.0+0x1a>
 8006ad0:	08009cc5 	.word	0x08009cc5

08006ad4 <strtol>:
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	460a      	mov	r2, r1
 8006ad8:	4601      	mov	r1, r0
 8006ada:	4802      	ldr	r0, [pc, #8]	@ (8006ae4 <strtol+0x10>)
 8006adc:	6800      	ldr	r0, [r0, #0]
 8006ade:	f7ff bf7f 	b.w	80069e0 <_strtol_l.constprop.0>
 8006ae2:	bf00      	nop
 8006ae4:	2000009c 	.word	0x2000009c

08006ae8 <__cvt>:
 8006ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006aec:	ec57 6b10 	vmov	r6, r7, d0
 8006af0:	2f00      	cmp	r7, #0
 8006af2:	460c      	mov	r4, r1
 8006af4:	4619      	mov	r1, r3
 8006af6:	463b      	mov	r3, r7
 8006af8:	bfbb      	ittet	lt
 8006afa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006afe:	461f      	movlt	r7, r3
 8006b00:	2300      	movge	r3, #0
 8006b02:	232d      	movlt	r3, #45	@ 0x2d
 8006b04:	700b      	strb	r3, [r1, #0]
 8006b06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b08:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006b0c:	4691      	mov	r9, r2
 8006b0e:	f023 0820 	bic.w	r8, r3, #32
 8006b12:	bfbc      	itt	lt
 8006b14:	4632      	movlt	r2, r6
 8006b16:	4616      	movlt	r6, r2
 8006b18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b1c:	d005      	beq.n	8006b2a <__cvt+0x42>
 8006b1e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006b22:	d100      	bne.n	8006b26 <__cvt+0x3e>
 8006b24:	3401      	adds	r4, #1
 8006b26:	2102      	movs	r1, #2
 8006b28:	e000      	b.n	8006b2c <__cvt+0x44>
 8006b2a:	2103      	movs	r1, #3
 8006b2c:	ab03      	add	r3, sp, #12
 8006b2e:	9301      	str	r3, [sp, #4]
 8006b30:	ab02      	add	r3, sp, #8
 8006b32:	9300      	str	r3, [sp, #0]
 8006b34:	ec47 6b10 	vmov	d0, r6, r7
 8006b38:	4653      	mov	r3, sl
 8006b3a:	4622      	mov	r2, r4
 8006b3c:	f000 fef4 	bl	8007928 <_dtoa_r>
 8006b40:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006b44:	4605      	mov	r5, r0
 8006b46:	d119      	bne.n	8006b7c <__cvt+0x94>
 8006b48:	f019 0f01 	tst.w	r9, #1
 8006b4c:	d00e      	beq.n	8006b6c <__cvt+0x84>
 8006b4e:	eb00 0904 	add.w	r9, r0, r4
 8006b52:	2200      	movs	r2, #0
 8006b54:	2300      	movs	r3, #0
 8006b56:	4630      	mov	r0, r6
 8006b58:	4639      	mov	r1, r7
 8006b5a:	f7f9 ffcd 	bl	8000af8 <__aeabi_dcmpeq>
 8006b5e:	b108      	cbz	r0, 8006b64 <__cvt+0x7c>
 8006b60:	f8cd 900c 	str.w	r9, [sp, #12]
 8006b64:	2230      	movs	r2, #48	@ 0x30
 8006b66:	9b03      	ldr	r3, [sp, #12]
 8006b68:	454b      	cmp	r3, r9
 8006b6a:	d31e      	bcc.n	8006baa <__cvt+0xc2>
 8006b6c:	9b03      	ldr	r3, [sp, #12]
 8006b6e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b70:	1b5b      	subs	r3, r3, r5
 8006b72:	4628      	mov	r0, r5
 8006b74:	6013      	str	r3, [r2, #0]
 8006b76:	b004      	add	sp, #16
 8006b78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006b80:	eb00 0904 	add.w	r9, r0, r4
 8006b84:	d1e5      	bne.n	8006b52 <__cvt+0x6a>
 8006b86:	7803      	ldrb	r3, [r0, #0]
 8006b88:	2b30      	cmp	r3, #48	@ 0x30
 8006b8a:	d10a      	bne.n	8006ba2 <__cvt+0xba>
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	2300      	movs	r3, #0
 8006b90:	4630      	mov	r0, r6
 8006b92:	4639      	mov	r1, r7
 8006b94:	f7f9 ffb0 	bl	8000af8 <__aeabi_dcmpeq>
 8006b98:	b918      	cbnz	r0, 8006ba2 <__cvt+0xba>
 8006b9a:	f1c4 0401 	rsb	r4, r4, #1
 8006b9e:	f8ca 4000 	str.w	r4, [sl]
 8006ba2:	f8da 3000 	ldr.w	r3, [sl]
 8006ba6:	4499      	add	r9, r3
 8006ba8:	e7d3      	b.n	8006b52 <__cvt+0x6a>
 8006baa:	1c59      	adds	r1, r3, #1
 8006bac:	9103      	str	r1, [sp, #12]
 8006bae:	701a      	strb	r2, [r3, #0]
 8006bb0:	e7d9      	b.n	8006b66 <__cvt+0x7e>

08006bb2 <__exponent>:
 8006bb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006bb4:	2900      	cmp	r1, #0
 8006bb6:	bfba      	itte	lt
 8006bb8:	4249      	neglt	r1, r1
 8006bba:	232d      	movlt	r3, #45	@ 0x2d
 8006bbc:	232b      	movge	r3, #43	@ 0x2b
 8006bbe:	2909      	cmp	r1, #9
 8006bc0:	7002      	strb	r2, [r0, #0]
 8006bc2:	7043      	strb	r3, [r0, #1]
 8006bc4:	dd29      	ble.n	8006c1a <__exponent+0x68>
 8006bc6:	f10d 0307 	add.w	r3, sp, #7
 8006bca:	461d      	mov	r5, r3
 8006bcc:	270a      	movs	r7, #10
 8006bce:	461a      	mov	r2, r3
 8006bd0:	fbb1 f6f7 	udiv	r6, r1, r7
 8006bd4:	fb07 1416 	mls	r4, r7, r6, r1
 8006bd8:	3430      	adds	r4, #48	@ 0x30
 8006bda:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006bde:	460c      	mov	r4, r1
 8006be0:	2c63      	cmp	r4, #99	@ 0x63
 8006be2:	f103 33ff 	add.w	r3, r3, #4294967295
 8006be6:	4631      	mov	r1, r6
 8006be8:	dcf1      	bgt.n	8006bce <__exponent+0x1c>
 8006bea:	3130      	adds	r1, #48	@ 0x30
 8006bec:	1e94      	subs	r4, r2, #2
 8006bee:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006bf2:	1c41      	adds	r1, r0, #1
 8006bf4:	4623      	mov	r3, r4
 8006bf6:	42ab      	cmp	r3, r5
 8006bf8:	d30a      	bcc.n	8006c10 <__exponent+0x5e>
 8006bfa:	f10d 0309 	add.w	r3, sp, #9
 8006bfe:	1a9b      	subs	r3, r3, r2
 8006c00:	42ac      	cmp	r4, r5
 8006c02:	bf88      	it	hi
 8006c04:	2300      	movhi	r3, #0
 8006c06:	3302      	adds	r3, #2
 8006c08:	4403      	add	r3, r0
 8006c0a:	1a18      	subs	r0, r3, r0
 8006c0c:	b003      	add	sp, #12
 8006c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c10:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006c14:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006c18:	e7ed      	b.n	8006bf6 <__exponent+0x44>
 8006c1a:	2330      	movs	r3, #48	@ 0x30
 8006c1c:	3130      	adds	r1, #48	@ 0x30
 8006c1e:	7083      	strb	r3, [r0, #2]
 8006c20:	70c1      	strb	r1, [r0, #3]
 8006c22:	1d03      	adds	r3, r0, #4
 8006c24:	e7f1      	b.n	8006c0a <__exponent+0x58>
	...

08006c28 <_printf_float>:
 8006c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2c:	b08d      	sub	sp, #52	@ 0x34
 8006c2e:	460c      	mov	r4, r1
 8006c30:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006c34:	4616      	mov	r6, r2
 8006c36:	461f      	mov	r7, r3
 8006c38:	4605      	mov	r5, r0
 8006c3a:	f000 fd57 	bl	80076ec <_localeconv_r>
 8006c3e:	6803      	ldr	r3, [r0, #0]
 8006c40:	9304      	str	r3, [sp, #16]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7f9 fb2c 	bl	80002a0 <strlen>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c4c:	f8d8 3000 	ldr.w	r3, [r8]
 8006c50:	9005      	str	r0, [sp, #20]
 8006c52:	3307      	adds	r3, #7
 8006c54:	f023 0307 	bic.w	r3, r3, #7
 8006c58:	f103 0208 	add.w	r2, r3, #8
 8006c5c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006c60:	f8d4 b000 	ldr.w	fp, [r4]
 8006c64:	f8c8 2000 	str.w	r2, [r8]
 8006c68:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006c6c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006c70:	9307      	str	r3, [sp, #28]
 8006c72:	f8cd 8018 	str.w	r8, [sp, #24]
 8006c76:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006c7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c7e:	4b9c      	ldr	r3, [pc, #624]	@ (8006ef0 <_printf_float+0x2c8>)
 8006c80:	f04f 32ff 	mov.w	r2, #4294967295
 8006c84:	f7f9 ff6a 	bl	8000b5c <__aeabi_dcmpun>
 8006c88:	bb70      	cbnz	r0, 8006ce8 <_printf_float+0xc0>
 8006c8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c8e:	4b98      	ldr	r3, [pc, #608]	@ (8006ef0 <_printf_float+0x2c8>)
 8006c90:	f04f 32ff 	mov.w	r2, #4294967295
 8006c94:	f7f9 ff44 	bl	8000b20 <__aeabi_dcmple>
 8006c98:	bb30      	cbnz	r0, 8006ce8 <_printf_float+0xc0>
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	4640      	mov	r0, r8
 8006ca0:	4649      	mov	r1, r9
 8006ca2:	f7f9 ff33 	bl	8000b0c <__aeabi_dcmplt>
 8006ca6:	b110      	cbz	r0, 8006cae <_printf_float+0x86>
 8006ca8:	232d      	movs	r3, #45	@ 0x2d
 8006caa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cae:	4a91      	ldr	r2, [pc, #580]	@ (8006ef4 <_printf_float+0x2cc>)
 8006cb0:	4b91      	ldr	r3, [pc, #580]	@ (8006ef8 <_printf_float+0x2d0>)
 8006cb2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006cb6:	bf94      	ite	ls
 8006cb8:	4690      	movls	r8, r2
 8006cba:	4698      	movhi	r8, r3
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	6123      	str	r3, [r4, #16]
 8006cc0:	f02b 0304 	bic.w	r3, fp, #4
 8006cc4:	6023      	str	r3, [r4, #0]
 8006cc6:	f04f 0900 	mov.w	r9, #0
 8006cca:	9700      	str	r7, [sp, #0]
 8006ccc:	4633      	mov	r3, r6
 8006cce:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006cd0:	4621      	mov	r1, r4
 8006cd2:	4628      	mov	r0, r5
 8006cd4:	f000 f9d2 	bl	800707c <_printf_common>
 8006cd8:	3001      	adds	r0, #1
 8006cda:	f040 808d 	bne.w	8006df8 <_printf_float+0x1d0>
 8006cde:	f04f 30ff 	mov.w	r0, #4294967295
 8006ce2:	b00d      	add	sp, #52	@ 0x34
 8006ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ce8:	4642      	mov	r2, r8
 8006cea:	464b      	mov	r3, r9
 8006cec:	4640      	mov	r0, r8
 8006cee:	4649      	mov	r1, r9
 8006cf0:	f7f9 ff34 	bl	8000b5c <__aeabi_dcmpun>
 8006cf4:	b140      	cbz	r0, 8006d08 <_printf_float+0xe0>
 8006cf6:	464b      	mov	r3, r9
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	bfbc      	itt	lt
 8006cfc:	232d      	movlt	r3, #45	@ 0x2d
 8006cfe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006d02:	4a7e      	ldr	r2, [pc, #504]	@ (8006efc <_printf_float+0x2d4>)
 8006d04:	4b7e      	ldr	r3, [pc, #504]	@ (8006f00 <_printf_float+0x2d8>)
 8006d06:	e7d4      	b.n	8006cb2 <_printf_float+0x8a>
 8006d08:	6863      	ldr	r3, [r4, #4]
 8006d0a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006d0e:	9206      	str	r2, [sp, #24]
 8006d10:	1c5a      	adds	r2, r3, #1
 8006d12:	d13b      	bne.n	8006d8c <_printf_float+0x164>
 8006d14:	2306      	movs	r3, #6
 8006d16:	6063      	str	r3, [r4, #4]
 8006d18:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	6022      	str	r2, [r4, #0]
 8006d20:	9303      	str	r3, [sp, #12]
 8006d22:	ab0a      	add	r3, sp, #40	@ 0x28
 8006d24:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006d28:	ab09      	add	r3, sp, #36	@ 0x24
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	6861      	ldr	r1, [r4, #4]
 8006d2e:	ec49 8b10 	vmov	d0, r8, r9
 8006d32:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006d36:	4628      	mov	r0, r5
 8006d38:	f7ff fed6 	bl	8006ae8 <__cvt>
 8006d3c:	9b06      	ldr	r3, [sp, #24]
 8006d3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d40:	2b47      	cmp	r3, #71	@ 0x47
 8006d42:	4680      	mov	r8, r0
 8006d44:	d129      	bne.n	8006d9a <_printf_float+0x172>
 8006d46:	1cc8      	adds	r0, r1, #3
 8006d48:	db02      	blt.n	8006d50 <_printf_float+0x128>
 8006d4a:	6863      	ldr	r3, [r4, #4]
 8006d4c:	4299      	cmp	r1, r3
 8006d4e:	dd41      	ble.n	8006dd4 <_printf_float+0x1ac>
 8006d50:	f1aa 0a02 	sub.w	sl, sl, #2
 8006d54:	fa5f fa8a 	uxtb.w	sl, sl
 8006d58:	3901      	subs	r1, #1
 8006d5a:	4652      	mov	r2, sl
 8006d5c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006d60:	9109      	str	r1, [sp, #36]	@ 0x24
 8006d62:	f7ff ff26 	bl	8006bb2 <__exponent>
 8006d66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d68:	1813      	adds	r3, r2, r0
 8006d6a:	2a01      	cmp	r2, #1
 8006d6c:	4681      	mov	r9, r0
 8006d6e:	6123      	str	r3, [r4, #16]
 8006d70:	dc02      	bgt.n	8006d78 <_printf_float+0x150>
 8006d72:	6822      	ldr	r2, [r4, #0]
 8006d74:	07d2      	lsls	r2, r2, #31
 8006d76:	d501      	bpl.n	8006d7c <_printf_float+0x154>
 8006d78:	3301      	adds	r3, #1
 8006d7a:	6123      	str	r3, [r4, #16]
 8006d7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d0a2      	beq.n	8006cca <_printf_float+0xa2>
 8006d84:	232d      	movs	r3, #45	@ 0x2d
 8006d86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d8a:	e79e      	b.n	8006cca <_printf_float+0xa2>
 8006d8c:	9a06      	ldr	r2, [sp, #24]
 8006d8e:	2a47      	cmp	r2, #71	@ 0x47
 8006d90:	d1c2      	bne.n	8006d18 <_printf_float+0xf0>
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d1c0      	bne.n	8006d18 <_printf_float+0xf0>
 8006d96:	2301      	movs	r3, #1
 8006d98:	e7bd      	b.n	8006d16 <_printf_float+0xee>
 8006d9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d9e:	d9db      	bls.n	8006d58 <_printf_float+0x130>
 8006da0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006da4:	d118      	bne.n	8006dd8 <_printf_float+0x1b0>
 8006da6:	2900      	cmp	r1, #0
 8006da8:	6863      	ldr	r3, [r4, #4]
 8006daa:	dd0b      	ble.n	8006dc4 <_printf_float+0x19c>
 8006dac:	6121      	str	r1, [r4, #16]
 8006dae:	b913      	cbnz	r3, 8006db6 <_printf_float+0x18e>
 8006db0:	6822      	ldr	r2, [r4, #0]
 8006db2:	07d0      	lsls	r0, r2, #31
 8006db4:	d502      	bpl.n	8006dbc <_printf_float+0x194>
 8006db6:	3301      	adds	r3, #1
 8006db8:	440b      	add	r3, r1
 8006dba:	6123      	str	r3, [r4, #16]
 8006dbc:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006dbe:	f04f 0900 	mov.w	r9, #0
 8006dc2:	e7db      	b.n	8006d7c <_printf_float+0x154>
 8006dc4:	b913      	cbnz	r3, 8006dcc <_printf_float+0x1a4>
 8006dc6:	6822      	ldr	r2, [r4, #0]
 8006dc8:	07d2      	lsls	r2, r2, #31
 8006dca:	d501      	bpl.n	8006dd0 <_printf_float+0x1a8>
 8006dcc:	3302      	adds	r3, #2
 8006dce:	e7f4      	b.n	8006dba <_printf_float+0x192>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e7f2      	b.n	8006dba <_printf_float+0x192>
 8006dd4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006dd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dda:	4299      	cmp	r1, r3
 8006ddc:	db05      	blt.n	8006dea <_printf_float+0x1c2>
 8006dde:	6823      	ldr	r3, [r4, #0]
 8006de0:	6121      	str	r1, [r4, #16]
 8006de2:	07d8      	lsls	r0, r3, #31
 8006de4:	d5ea      	bpl.n	8006dbc <_printf_float+0x194>
 8006de6:	1c4b      	adds	r3, r1, #1
 8006de8:	e7e7      	b.n	8006dba <_printf_float+0x192>
 8006dea:	2900      	cmp	r1, #0
 8006dec:	bfd4      	ite	le
 8006dee:	f1c1 0202 	rsble	r2, r1, #2
 8006df2:	2201      	movgt	r2, #1
 8006df4:	4413      	add	r3, r2
 8006df6:	e7e0      	b.n	8006dba <_printf_float+0x192>
 8006df8:	6823      	ldr	r3, [r4, #0]
 8006dfa:	055a      	lsls	r2, r3, #21
 8006dfc:	d407      	bmi.n	8006e0e <_printf_float+0x1e6>
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	4642      	mov	r2, r8
 8006e02:	4631      	mov	r1, r6
 8006e04:	4628      	mov	r0, r5
 8006e06:	47b8      	blx	r7
 8006e08:	3001      	adds	r0, #1
 8006e0a:	d12b      	bne.n	8006e64 <_printf_float+0x23c>
 8006e0c:	e767      	b.n	8006cde <_printf_float+0xb6>
 8006e0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e12:	f240 80dd 	bls.w	8006fd0 <_printf_float+0x3a8>
 8006e16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	f7f9 fe6b 	bl	8000af8 <__aeabi_dcmpeq>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	d033      	beq.n	8006e8e <_printf_float+0x266>
 8006e26:	4a37      	ldr	r2, [pc, #220]	@ (8006f04 <_printf_float+0x2dc>)
 8006e28:	2301      	movs	r3, #1
 8006e2a:	4631      	mov	r1, r6
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	47b8      	blx	r7
 8006e30:	3001      	adds	r0, #1
 8006e32:	f43f af54 	beq.w	8006cde <_printf_float+0xb6>
 8006e36:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006e3a:	4543      	cmp	r3, r8
 8006e3c:	db02      	blt.n	8006e44 <_printf_float+0x21c>
 8006e3e:	6823      	ldr	r3, [r4, #0]
 8006e40:	07d8      	lsls	r0, r3, #31
 8006e42:	d50f      	bpl.n	8006e64 <_printf_float+0x23c>
 8006e44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e48:	4631      	mov	r1, r6
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	47b8      	blx	r7
 8006e4e:	3001      	adds	r0, #1
 8006e50:	f43f af45 	beq.w	8006cde <_printf_float+0xb6>
 8006e54:	f04f 0900 	mov.w	r9, #0
 8006e58:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e5c:	f104 0a1a 	add.w	sl, r4, #26
 8006e60:	45c8      	cmp	r8, r9
 8006e62:	dc09      	bgt.n	8006e78 <_printf_float+0x250>
 8006e64:	6823      	ldr	r3, [r4, #0]
 8006e66:	079b      	lsls	r3, r3, #30
 8006e68:	f100 8103 	bmi.w	8007072 <_printf_float+0x44a>
 8006e6c:	68e0      	ldr	r0, [r4, #12]
 8006e6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e70:	4298      	cmp	r0, r3
 8006e72:	bfb8      	it	lt
 8006e74:	4618      	movlt	r0, r3
 8006e76:	e734      	b.n	8006ce2 <_printf_float+0xba>
 8006e78:	2301      	movs	r3, #1
 8006e7a:	4652      	mov	r2, sl
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4628      	mov	r0, r5
 8006e80:	47b8      	blx	r7
 8006e82:	3001      	adds	r0, #1
 8006e84:	f43f af2b 	beq.w	8006cde <_printf_float+0xb6>
 8006e88:	f109 0901 	add.w	r9, r9, #1
 8006e8c:	e7e8      	b.n	8006e60 <_printf_float+0x238>
 8006e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	dc39      	bgt.n	8006f08 <_printf_float+0x2e0>
 8006e94:	4a1b      	ldr	r2, [pc, #108]	@ (8006f04 <_printf_float+0x2dc>)
 8006e96:	2301      	movs	r3, #1
 8006e98:	4631      	mov	r1, r6
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	47b8      	blx	r7
 8006e9e:	3001      	adds	r0, #1
 8006ea0:	f43f af1d 	beq.w	8006cde <_printf_float+0xb6>
 8006ea4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006ea8:	ea59 0303 	orrs.w	r3, r9, r3
 8006eac:	d102      	bne.n	8006eb4 <_printf_float+0x28c>
 8006eae:	6823      	ldr	r3, [r4, #0]
 8006eb0:	07d9      	lsls	r1, r3, #31
 8006eb2:	d5d7      	bpl.n	8006e64 <_printf_float+0x23c>
 8006eb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eb8:	4631      	mov	r1, r6
 8006eba:	4628      	mov	r0, r5
 8006ebc:	47b8      	blx	r7
 8006ebe:	3001      	adds	r0, #1
 8006ec0:	f43f af0d 	beq.w	8006cde <_printf_float+0xb6>
 8006ec4:	f04f 0a00 	mov.w	sl, #0
 8006ec8:	f104 0b1a 	add.w	fp, r4, #26
 8006ecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ece:	425b      	negs	r3, r3
 8006ed0:	4553      	cmp	r3, sl
 8006ed2:	dc01      	bgt.n	8006ed8 <_printf_float+0x2b0>
 8006ed4:	464b      	mov	r3, r9
 8006ed6:	e793      	b.n	8006e00 <_printf_float+0x1d8>
 8006ed8:	2301      	movs	r3, #1
 8006eda:	465a      	mov	r2, fp
 8006edc:	4631      	mov	r1, r6
 8006ede:	4628      	mov	r0, r5
 8006ee0:	47b8      	blx	r7
 8006ee2:	3001      	adds	r0, #1
 8006ee4:	f43f aefb 	beq.w	8006cde <_printf_float+0xb6>
 8006ee8:	f10a 0a01 	add.w	sl, sl, #1
 8006eec:	e7ee      	b.n	8006ecc <_printf_float+0x2a4>
 8006eee:	bf00      	nop
 8006ef0:	7fefffff 	.word	0x7fefffff
 8006ef4:	08009dc5 	.word	0x08009dc5
 8006ef8:	08009dc9 	.word	0x08009dc9
 8006efc:	08009dcd 	.word	0x08009dcd
 8006f00:	08009dd1 	.word	0x08009dd1
 8006f04:	08009dd5 	.word	0x08009dd5
 8006f08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f0a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006f0e:	4553      	cmp	r3, sl
 8006f10:	bfa8      	it	ge
 8006f12:	4653      	movge	r3, sl
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	4699      	mov	r9, r3
 8006f18:	dc36      	bgt.n	8006f88 <_printf_float+0x360>
 8006f1a:	f04f 0b00 	mov.w	fp, #0
 8006f1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f22:	f104 021a 	add.w	r2, r4, #26
 8006f26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006f28:	9306      	str	r3, [sp, #24]
 8006f2a:	eba3 0309 	sub.w	r3, r3, r9
 8006f2e:	455b      	cmp	r3, fp
 8006f30:	dc31      	bgt.n	8006f96 <_printf_float+0x36e>
 8006f32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f34:	459a      	cmp	sl, r3
 8006f36:	dc3a      	bgt.n	8006fae <_printf_float+0x386>
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	07da      	lsls	r2, r3, #31
 8006f3c:	d437      	bmi.n	8006fae <_printf_float+0x386>
 8006f3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f40:	ebaa 0903 	sub.w	r9, sl, r3
 8006f44:	9b06      	ldr	r3, [sp, #24]
 8006f46:	ebaa 0303 	sub.w	r3, sl, r3
 8006f4a:	4599      	cmp	r9, r3
 8006f4c:	bfa8      	it	ge
 8006f4e:	4699      	movge	r9, r3
 8006f50:	f1b9 0f00 	cmp.w	r9, #0
 8006f54:	dc33      	bgt.n	8006fbe <_printf_float+0x396>
 8006f56:	f04f 0800 	mov.w	r8, #0
 8006f5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f5e:	f104 0b1a 	add.w	fp, r4, #26
 8006f62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f64:	ebaa 0303 	sub.w	r3, sl, r3
 8006f68:	eba3 0309 	sub.w	r3, r3, r9
 8006f6c:	4543      	cmp	r3, r8
 8006f6e:	f77f af79 	ble.w	8006e64 <_printf_float+0x23c>
 8006f72:	2301      	movs	r3, #1
 8006f74:	465a      	mov	r2, fp
 8006f76:	4631      	mov	r1, r6
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b8      	blx	r7
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	f43f aeae 	beq.w	8006cde <_printf_float+0xb6>
 8006f82:	f108 0801 	add.w	r8, r8, #1
 8006f86:	e7ec      	b.n	8006f62 <_printf_float+0x33a>
 8006f88:	4642      	mov	r2, r8
 8006f8a:	4631      	mov	r1, r6
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	47b8      	blx	r7
 8006f90:	3001      	adds	r0, #1
 8006f92:	d1c2      	bne.n	8006f1a <_printf_float+0x2f2>
 8006f94:	e6a3      	b.n	8006cde <_printf_float+0xb6>
 8006f96:	2301      	movs	r3, #1
 8006f98:	4631      	mov	r1, r6
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	9206      	str	r2, [sp, #24]
 8006f9e:	47b8      	blx	r7
 8006fa0:	3001      	adds	r0, #1
 8006fa2:	f43f ae9c 	beq.w	8006cde <_printf_float+0xb6>
 8006fa6:	9a06      	ldr	r2, [sp, #24]
 8006fa8:	f10b 0b01 	add.w	fp, fp, #1
 8006fac:	e7bb      	b.n	8006f26 <_printf_float+0x2fe>
 8006fae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fb2:	4631      	mov	r1, r6
 8006fb4:	4628      	mov	r0, r5
 8006fb6:	47b8      	blx	r7
 8006fb8:	3001      	adds	r0, #1
 8006fba:	d1c0      	bne.n	8006f3e <_printf_float+0x316>
 8006fbc:	e68f      	b.n	8006cde <_printf_float+0xb6>
 8006fbe:	9a06      	ldr	r2, [sp, #24]
 8006fc0:	464b      	mov	r3, r9
 8006fc2:	4442      	add	r2, r8
 8006fc4:	4631      	mov	r1, r6
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	47b8      	blx	r7
 8006fca:	3001      	adds	r0, #1
 8006fcc:	d1c3      	bne.n	8006f56 <_printf_float+0x32e>
 8006fce:	e686      	b.n	8006cde <_printf_float+0xb6>
 8006fd0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006fd4:	f1ba 0f01 	cmp.w	sl, #1
 8006fd8:	dc01      	bgt.n	8006fde <_printf_float+0x3b6>
 8006fda:	07db      	lsls	r3, r3, #31
 8006fdc:	d536      	bpl.n	800704c <_printf_float+0x424>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	4642      	mov	r2, r8
 8006fe2:	4631      	mov	r1, r6
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	47b8      	blx	r7
 8006fe8:	3001      	adds	r0, #1
 8006fea:	f43f ae78 	beq.w	8006cde <_printf_float+0xb6>
 8006fee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	47b8      	blx	r7
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	f43f ae70 	beq.w	8006cde <_printf_float+0xb6>
 8006ffe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007002:	2200      	movs	r2, #0
 8007004:	2300      	movs	r3, #0
 8007006:	f10a 3aff 	add.w	sl, sl, #4294967295
 800700a:	f7f9 fd75 	bl	8000af8 <__aeabi_dcmpeq>
 800700e:	b9c0      	cbnz	r0, 8007042 <_printf_float+0x41a>
 8007010:	4653      	mov	r3, sl
 8007012:	f108 0201 	add.w	r2, r8, #1
 8007016:	4631      	mov	r1, r6
 8007018:	4628      	mov	r0, r5
 800701a:	47b8      	blx	r7
 800701c:	3001      	adds	r0, #1
 800701e:	d10c      	bne.n	800703a <_printf_float+0x412>
 8007020:	e65d      	b.n	8006cde <_printf_float+0xb6>
 8007022:	2301      	movs	r3, #1
 8007024:	465a      	mov	r2, fp
 8007026:	4631      	mov	r1, r6
 8007028:	4628      	mov	r0, r5
 800702a:	47b8      	blx	r7
 800702c:	3001      	adds	r0, #1
 800702e:	f43f ae56 	beq.w	8006cde <_printf_float+0xb6>
 8007032:	f108 0801 	add.w	r8, r8, #1
 8007036:	45d0      	cmp	r8, sl
 8007038:	dbf3      	blt.n	8007022 <_printf_float+0x3fa>
 800703a:	464b      	mov	r3, r9
 800703c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007040:	e6df      	b.n	8006e02 <_printf_float+0x1da>
 8007042:	f04f 0800 	mov.w	r8, #0
 8007046:	f104 0b1a 	add.w	fp, r4, #26
 800704a:	e7f4      	b.n	8007036 <_printf_float+0x40e>
 800704c:	2301      	movs	r3, #1
 800704e:	4642      	mov	r2, r8
 8007050:	e7e1      	b.n	8007016 <_printf_float+0x3ee>
 8007052:	2301      	movs	r3, #1
 8007054:	464a      	mov	r2, r9
 8007056:	4631      	mov	r1, r6
 8007058:	4628      	mov	r0, r5
 800705a:	47b8      	blx	r7
 800705c:	3001      	adds	r0, #1
 800705e:	f43f ae3e 	beq.w	8006cde <_printf_float+0xb6>
 8007062:	f108 0801 	add.w	r8, r8, #1
 8007066:	68e3      	ldr	r3, [r4, #12]
 8007068:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800706a:	1a5b      	subs	r3, r3, r1
 800706c:	4543      	cmp	r3, r8
 800706e:	dcf0      	bgt.n	8007052 <_printf_float+0x42a>
 8007070:	e6fc      	b.n	8006e6c <_printf_float+0x244>
 8007072:	f04f 0800 	mov.w	r8, #0
 8007076:	f104 0919 	add.w	r9, r4, #25
 800707a:	e7f4      	b.n	8007066 <_printf_float+0x43e>

0800707c <_printf_common>:
 800707c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007080:	4616      	mov	r6, r2
 8007082:	4698      	mov	r8, r3
 8007084:	688a      	ldr	r2, [r1, #8]
 8007086:	690b      	ldr	r3, [r1, #16]
 8007088:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800708c:	4293      	cmp	r3, r2
 800708e:	bfb8      	it	lt
 8007090:	4613      	movlt	r3, r2
 8007092:	6033      	str	r3, [r6, #0]
 8007094:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007098:	4607      	mov	r7, r0
 800709a:	460c      	mov	r4, r1
 800709c:	b10a      	cbz	r2, 80070a2 <_printf_common+0x26>
 800709e:	3301      	adds	r3, #1
 80070a0:	6033      	str	r3, [r6, #0]
 80070a2:	6823      	ldr	r3, [r4, #0]
 80070a4:	0699      	lsls	r1, r3, #26
 80070a6:	bf42      	ittt	mi
 80070a8:	6833      	ldrmi	r3, [r6, #0]
 80070aa:	3302      	addmi	r3, #2
 80070ac:	6033      	strmi	r3, [r6, #0]
 80070ae:	6825      	ldr	r5, [r4, #0]
 80070b0:	f015 0506 	ands.w	r5, r5, #6
 80070b4:	d106      	bne.n	80070c4 <_printf_common+0x48>
 80070b6:	f104 0a19 	add.w	sl, r4, #25
 80070ba:	68e3      	ldr	r3, [r4, #12]
 80070bc:	6832      	ldr	r2, [r6, #0]
 80070be:	1a9b      	subs	r3, r3, r2
 80070c0:	42ab      	cmp	r3, r5
 80070c2:	dc26      	bgt.n	8007112 <_printf_common+0x96>
 80070c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80070c8:	6822      	ldr	r2, [r4, #0]
 80070ca:	3b00      	subs	r3, #0
 80070cc:	bf18      	it	ne
 80070ce:	2301      	movne	r3, #1
 80070d0:	0692      	lsls	r2, r2, #26
 80070d2:	d42b      	bmi.n	800712c <_printf_common+0xb0>
 80070d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070d8:	4641      	mov	r1, r8
 80070da:	4638      	mov	r0, r7
 80070dc:	47c8      	blx	r9
 80070de:	3001      	adds	r0, #1
 80070e0:	d01e      	beq.n	8007120 <_printf_common+0xa4>
 80070e2:	6823      	ldr	r3, [r4, #0]
 80070e4:	6922      	ldr	r2, [r4, #16]
 80070e6:	f003 0306 	and.w	r3, r3, #6
 80070ea:	2b04      	cmp	r3, #4
 80070ec:	bf02      	ittt	eq
 80070ee:	68e5      	ldreq	r5, [r4, #12]
 80070f0:	6833      	ldreq	r3, [r6, #0]
 80070f2:	1aed      	subeq	r5, r5, r3
 80070f4:	68a3      	ldr	r3, [r4, #8]
 80070f6:	bf0c      	ite	eq
 80070f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070fc:	2500      	movne	r5, #0
 80070fe:	4293      	cmp	r3, r2
 8007100:	bfc4      	itt	gt
 8007102:	1a9b      	subgt	r3, r3, r2
 8007104:	18ed      	addgt	r5, r5, r3
 8007106:	2600      	movs	r6, #0
 8007108:	341a      	adds	r4, #26
 800710a:	42b5      	cmp	r5, r6
 800710c:	d11a      	bne.n	8007144 <_printf_common+0xc8>
 800710e:	2000      	movs	r0, #0
 8007110:	e008      	b.n	8007124 <_printf_common+0xa8>
 8007112:	2301      	movs	r3, #1
 8007114:	4652      	mov	r2, sl
 8007116:	4641      	mov	r1, r8
 8007118:	4638      	mov	r0, r7
 800711a:	47c8      	blx	r9
 800711c:	3001      	adds	r0, #1
 800711e:	d103      	bne.n	8007128 <_printf_common+0xac>
 8007120:	f04f 30ff 	mov.w	r0, #4294967295
 8007124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007128:	3501      	adds	r5, #1
 800712a:	e7c6      	b.n	80070ba <_printf_common+0x3e>
 800712c:	18e1      	adds	r1, r4, r3
 800712e:	1c5a      	adds	r2, r3, #1
 8007130:	2030      	movs	r0, #48	@ 0x30
 8007132:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007136:	4422      	add	r2, r4
 8007138:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800713c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007140:	3302      	adds	r3, #2
 8007142:	e7c7      	b.n	80070d4 <_printf_common+0x58>
 8007144:	2301      	movs	r3, #1
 8007146:	4622      	mov	r2, r4
 8007148:	4641      	mov	r1, r8
 800714a:	4638      	mov	r0, r7
 800714c:	47c8      	blx	r9
 800714e:	3001      	adds	r0, #1
 8007150:	d0e6      	beq.n	8007120 <_printf_common+0xa4>
 8007152:	3601      	adds	r6, #1
 8007154:	e7d9      	b.n	800710a <_printf_common+0x8e>
	...

08007158 <_printf_i>:
 8007158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800715c:	7e0f      	ldrb	r7, [r1, #24]
 800715e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007160:	2f78      	cmp	r7, #120	@ 0x78
 8007162:	4691      	mov	r9, r2
 8007164:	4680      	mov	r8, r0
 8007166:	460c      	mov	r4, r1
 8007168:	469a      	mov	sl, r3
 800716a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800716e:	d807      	bhi.n	8007180 <_printf_i+0x28>
 8007170:	2f62      	cmp	r7, #98	@ 0x62
 8007172:	d80a      	bhi.n	800718a <_printf_i+0x32>
 8007174:	2f00      	cmp	r7, #0
 8007176:	f000 80d2 	beq.w	800731e <_printf_i+0x1c6>
 800717a:	2f58      	cmp	r7, #88	@ 0x58
 800717c:	f000 80b9 	beq.w	80072f2 <_printf_i+0x19a>
 8007180:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007184:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007188:	e03a      	b.n	8007200 <_printf_i+0xa8>
 800718a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800718e:	2b15      	cmp	r3, #21
 8007190:	d8f6      	bhi.n	8007180 <_printf_i+0x28>
 8007192:	a101      	add	r1, pc, #4	@ (adr r1, 8007198 <_printf_i+0x40>)
 8007194:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007198:	080071f1 	.word	0x080071f1
 800719c:	08007205 	.word	0x08007205
 80071a0:	08007181 	.word	0x08007181
 80071a4:	08007181 	.word	0x08007181
 80071a8:	08007181 	.word	0x08007181
 80071ac:	08007181 	.word	0x08007181
 80071b0:	08007205 	.word	0x08007205
 80071b4:	08007181 	.word	0x08007181
 80071b8:	08007181 	.word	0x08007181
 80071bc:	08007181 	.word	0x08007181
 80071c0:	08007181 	.word	0x08007181
 80071c4:	08007305 	.word	0x08007305
 80071c8:	0800722f 	.word	0x0800722f
 80071cc:	080072bf 	.word	0x080072bf
 80071d0:	08007181 	.word	0x08007181
 80071d4:	08007181 	.word	0x08007181
 80071d8:	08007327 	.word	0x08007327
 80071dc:	08007181 	.word	0x08007181
 80071e0:	0800722f 	.word	0x0800722f
 80071e4:	08007181 	.word	0x08007181
 80071e8:	08007181 	.word	0x08007181
 80071ec:	080072c7 	.word	0x080072c7
 80071f0:	6833      	ldr	r3, [r6, #0]
 80071f2:	1d1a      	adds	r2, r3, #4
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	6032      	str	r2, [r6, #0]
 80071f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007200:	2301      	movs	r3, #1
 8007202:	e09d      	b.n	8007340 <_printf_i+0x1e8>
 8007204:	6833      	ldr	r3, [r6, #0]
 8007206:	6820      	ldr	r0, [r4, #0]
 8007208:	1d19      	adds	r1, r3, #4
 800720a:	6031      	str	r1, [r6, #0]
 800720c:	0606      	lsls	r6, r0, #24
 800720e:	d501      	bpl.n	8007214 <_printf_i+0xbc>
 8007210:	681d      	ldr	r5, [r3, #0]
 8007212:	e003      	b.n	800721c <_printf_i+0xc4>
 8007214:	0645      	lsls	r5, r0, #25
 8007216:	d5fb      	bpl.n	8007210 <_printf_i+0xb8>
 8007218:	f9b3 5000 	ldrsh.w	r5, [r3]
 800721c:	2d00      	cmp	r5, #0
 800721e:	da03      	bge.n	8007228 <_printf_i+0xd0>
 8007220:	232d      	movs	r3, #45	@ 0x2d
 8007222:	426d      	negs	r5, r5
 8007224:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007228:	4859      	ldr	r0, [pc, #356]	@ (8007390 <_printf_i+0x238>)
 800722a:	230a      	movs	r3, #10
 800722c:	e011      	b.n	8007252 <_printf_i+0xfa>
 800722e:	6821      	ldr	r1, [r4, #0]
 8007230:	6833      	ldr	r3, [r6, #0]
 8007232:	0608      	lsls	r0, r1, #24
 8007234:	f853 5b04 	ldr.w	r5, [r3], #4
 8007238:	d402      	bmi.n	8007240 <_printf_i+0xe8>
 800723a:	0649      	lsls	r1, r1, #25
 800723c:	bf48      	it	mi
 800723e:	b2ad      	uxthmi	r5, r5
 8007240:	2f6f      	cmp	r7, #111	@ 0x6f
 8007242:	4853      	ldr	r0, [pc, #332]	@ (8007390 <_printf_i+0x238>)
 8007244:	6033      	str	r3, [r6, #0]
 8007246:	bf14      	ite	ne
 8007248:	230a      	movne	r3, #10
 800724a:	2308      	moveq	r3, #8
 800724c:	2100      	movs	r1, #0
 800724e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007252:	6866      	ldr	r6, [r4, #4]
 8007254:	60a6      	str	r6, [r4, #8]
 8007256:	2e00      	cmp	r6, #0
 8007258:	bfa2      	ittt	ge
 800725a:	6821      	ldrge	r1, [r4, #0]
 800725c:	f021 0104 	bicge.w	r1, r1, #4
 8007260:	6021      	strge	r1, [r4, #0]
 8007262:	b90d      	cbnz	r5, 8007268 <_printf_i+0x110>
 8007264:	2e00      	cmp	r6, #0
 8007266:	d04b      	beq.n	8007300 <_printf_i+0x1a8>
 8007268:	4616      	mov	r6, r2
 800726a:	fbb5 f1f3 	udiv	r1, r5, r3
 800726e:	fb03 5711 	mls	r7, r3, r1, r5
 8007272:	5dc7      	ldrb	r7, [r0, r7]
 8007274:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007278:	462f      	mov	r7, r5
 800727a:	42bb      	cmp	r3, r7
 800727c:	460d      	mov	r5, r1
 800727e:	d9f4      	bls.n	800726a <_printf_i+0x112>
 8007280:	2b08      	cmp	r3, #8
 8007282:	d10b      	bne.n	800729c <_printf_i+0x144>
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	07df      	lsls	r7, r3, #31
 8007288:	d508      	bpl.n	800729c <_printf_i+0x144>
 800728a:	6923      	ldr	r3, [r4, #16]
 800728c:	6861      	ldr	r1, [r4, #4]
 800728e:	4299      	cmp	r1, r3
 8007290:	bfde      	ittt	le
 8007292:	2330      	movle	r3, #48	@ 0x30
 8007294:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007298:	f106 36ff 	addle.w	r6, r6, #4294967295
 800729c:	1b92      	subs	r2, r2, r6
 800729e:	6122      	str	r2, [r4, #16]
 80072a0:	f8cd a000 	str.w	sl, [sp]
 80072a4:	464b      	mov	r3, r9
 80072a6:	aa03      	add	r2, sp, #12
 80072a8:	4621      	mov	r1, r4
 80072aa:	4640      	mov	r0, r8
 80072ac:	f7ff fee6 	bl	800707c <_printf_common>
 80072b0:	3001      	adds	r0, #1
 80072b2:	d14a      	bne.n	800734a <_printf_i+0x1f2>
 80072b4:	f04f 30ff 	mov.w	r0, #4294967295
 80072b8:	b004      	add	sp, #16
 80072ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	f043 0320 	orr.w	r3, r3, #32
 80072c4:	6023      	str	r3, [r4, #0]
 80072c6:	4833      	ldr	r0, [pc, #204]	@ (8007394 <_printf_i+0x23c>)
 80072c8:	2778      	movs	r7, #120	@ 0x78
 80072ca:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80072ce:	6823      	ldr	r3, [r4, #0]
 80072d0:	6831      	ldr	r1, [r6, #0]
 80072d2:	061f      	lsls	r7, r3, #24
 80072d4:	f851 5b04 	ldr.w	r5, [r1], #4
 80072d8:	d402      	bmi.n	80072e0 <_printf_i+0x188>
 80072da:	065f      	lsls	r7, r3, #25
 80072dc:	bf48      	it	mi
 80072de:	b2ad      	uxthmi	r5, r5
 80072e0:	6031      	str	r1, [r6, #0]
 80072e2:	07d9      	lsls	r1, r3, #31
 80072e4:	bf44      	itt	mi
 80072e6:	f043 0320 	orrmi.w	r3, r3, #32
 80072ea:	6023      	strmi	r3, [r4, #0]
 80072ec:	b11d      	cbz	r5, 80072f6 <_printf_i+0x19e>
 80072ee:	2310      	movs	r3, #16
 80072f0:	e7ac      	b.n	800724c <_printf_i+0xf4>
 80072f2:	4827      	ldr	r0, [pc, #156]	@ (8007390 <_printf_i+0x238>)
 80072f4:	e7e9      	b.n	80072ca <_printf_i+0x172>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	f023 0320 	bic.w	r3, r3, #32
 80072fc:	6023      	str	r3, [r4, #0]
 80072fe:	e7f6      	b.n	80072ee <_printf_i+0x196>
 8007300:	4616      	mov	r6, r2
 8007302:	e7bd      	b.n	8007280 <_printf_i+0x128>
 8007304:	6833      	ldr	r3, [r6, #0]
 8007306:	6825      	ldr	r5, [r4, #0]
 8007308:	6961      	ldr	r1, [r4, #20]
 800730a:	1d18      	adds	r0, r3, #4
 800730c:	6030      	str	r0, [r6, #0]
 800730e:	062e      	lsls	r6, r5, #24
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	d501      	bpl.n	8007318 <_printf_i+0x1c0>
 8007314:	6019      	str	r1, [r3, #0]
 8007316:	e002      	b.n	800731e <_printf_i+0x1c6>
 8007318:	0668      	lsls	r0, r5, #25
 800731a:	d5fb      	bpl.n	8007314 <_printf_i+0x1bc>
 800731c:	8019      	strh	r1, [r3, #0]
 800731e:	2300      	movs	r3, #0
 8007320:	6123      	str	r3, [r4, #16]
 8007322:	4616      	mov	r6, r2
 8007324:	e7bc      	b.n	80072a0 <_printf_i+0x148>
 8007326:	6833      	ldr	r3, [r6, #0]
 8007328:	1d1a      	adds	r2, r3, #4
 800732a:	6032      	str	r2, [r6, #0]
 800732c:	681e      	ldr	r6, [r3, #0]
 800732e:	6862      	ldr	r2, [r4, #4]
 8007330:	2100      	movs	r1, #0
 8007332:	4630      	mov	r0, r6
 8007334:	f7f8 ff64 	bl	8000200 <memchr>
 8007338:	b108      	cbz	r0, 800733e <_printf_i+0x1e6>
 800733a:	1b80      	subs	r0, r0, r6
 800733c:	6060      	str	r0, [r4, #4]
 800733e:	6863      	ldr	r3, [r4, #4]
 8007340:	6123      	str	r3, [r4, #16]
 8007342:	2300      	movs	r3, #0
 8007344:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007348:	e7aa      	b.n	80072a0 <_printf_i+0x148>
 800734a:	6923      	ldr	r3, [r4, #16]
 800734c:	4632      	mov	r2, r6
 800734e:	4649      	mov	r1, r9
 8007350:	4640      	mov	r0, r8
 8007352:	47d0      	blx	sl
 8007354:	3001      	adds	r0, #1
 8007356:	d0ad      	beq.n	80072b4 <_printf_i+0x15c>
 8007358:	6823      	ldr	r3, [r4, #0]
 800735a:	079b      	lsls	r3, r3, #30
 800735c:	d413      	bmi.n	8007386 <_printf_i+0x22e>
 800735e:	68e0      	ldr	r0, [r4, #12]
 8007360:	9b03      	ldr	r3, [sp, #12]
 8007362:	4298      	cmp	r0, r3
 8007364:	bfb8      	it	lt
 8007366:	4618      	movlt	r0, r3
 8007368:	e7a6      	b.n	80072b8 <_printf_i+0x160>
 800736a:	2301      	movs	r3, #1
 800736c:	4632      	mov	r2, r6
 800736e:	4649      	mov	r1, r9
 8007370:	4640      	mov	r0, r8
 8007372:	47d0      	blx	sl
 8007374:	3001      	adds	r0, #1
 8007376:	d09d      	beq.n	80072b4 <_printf_i+0x15c>
 8007378:	3501      	adds	r5, #1
 800737a:	68e3      	ldr	r3, [r4, #12]
 800737c:	9903      	ldr	r1, [sp, #12]
 800737e:	1a5b      	subs	r3, r3, r1
 8007380:	42ab      	cmp	r3, r5
 8007382:	dcf2      	bgt.n	800736a <_printf_i+0x212>
 8007384:	e7eb      	b.n	800735e <_printf_i+0x206>
 8007386:	2500      	movs	r5, #0
 8007388:	f104 0619 	add.w	r6, r4, #25
 800738c:	e7f5      	b.n	800737a <_printf_i+0x222>
 800738e:	bf00      	nop
 8007390:	08009dd7 	.word	0x08009dd7
 8007394:	08009de8 	.word	0x08009de8

08007398 <std>:
 8007398:	2300      	movs	r3, #0
 800739a:	b510      	push	{r4, lr}
 800739c:	4604      	mov	r4, r0
 800739e:	e9c0 3300 	strd	r3, r3, [r0]
 80073a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80073a6:	6083      	str	r3, [r0, #8]
 80073a8:	8181      	strh	r1, [r0, #12]
 80073aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80073ac:	81c2      	strh	r2, [r0, #14]
 80073ae:	6183      	str	r3, [r0, #24]
 80073b0:	4619      	mov	r1, r3
 80073b2:	2208      	movs	r2, #8
 80073b4:	305c      	adds	r0, #92	@ 0x5c
 80073b6:	f000 f935 	bl	8007624 <memset>
 80073ba:	4b0d      	ldr	r3, [pc, #52]	@ (80073f0 <std+0x58>)
 80073bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80073be:	4b0d      	ldr	r3, [pc, #52]	@ (80073f4 <std+0x5c>)
 80073c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80073c2:	4b0d      	ldr	r3, [pc, #52]	@ (80073f8 <std+0x60>)
 80073c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80073c6:	4b0d      	ldr	r3, [pc, #52]	@ (80073fc <std+0x64>)
 80073c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80073ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007400 <std+0x68>)
 80073cc:	6224      	str	r4, [r4, #32]
 80073ce:	429c      	cmp	r4, r3
 80073d0:	d006      	beq.n	80073e0 <std+0x48>
 80073d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80073d6:	4294      	cmp	r4, r2
 80073d8:	d002      	beq.n	80073e0 <std+0x48>
 80073da:	33d0      	adds	r3, #208	@ 0xd0
 80073dc:	429c      	cmp	r4, r3
 80073de:	d105      	bne.n	80073ec <std+0x54>
 80073e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80073e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073e8:	f000 b9f4 	b.w	80077d4 <__retarget_lock_init_recursive>
 80073ec:	bd10      	pop	{r4, pc}
 80073ee:	bf00      	nop
 80073f0:	0800755d 	.word	0x0800755d
 80073f4:	0800757f 	.word	0x0800757f
 80073f8:	080075b7 	.word	0x080075b7
 80073fc:	080075db 	.word	0x080075db
 8007400:	20000604 	.word	0x20000604

08007404 <stdio_exit_handler>:
 8007404:	4a02      	ldr	r2, [pc, #8]	@ (8007410 <stdio_exit_handler+0xc>)
 8007406:	4903      	ldr	r1, [pc, #12]	@ (8007414 <stdio_exit_handler+0x10>)
 8007408:	4803      	ldr	r0, [pc, #12]	@ (8007418 <stdio_exit_handler+0x14>)
 800740a:	f000 b869 	b.w	80074e0 <_fwalk_sglue>
 800740e:	bf00      	nop
 8007410:	20000090 	.word	0x20000090
 8007414:	0800916d 	.word	0x0800916d
 8007418:	200000a0 	.word	0x200000a0

0800741c <cleanup_stdio>:
 800741c:	6841      	ldr	r1, [r0, #4]
 800741e:	4b0c      	ldr	r3, [pc, #48]	@ (8007450 <cleanup_stdio+0x34>)
 8007420:	4299      	cmp	r1, r3
 8007422:	b510      	push	{r4, lr}
 8007424:	4604      	mov	r4, r0
 8007426:	d001      	beq.n	800742c <cleanup_stdio+0x10>
 8007428:	f001 fea0 	bl	800916c <_fflush_r>
 800742c:	68a1      	ldr	r1, [r4, #8]
 800742e:	4b09      	ldr	r3, [pc, #36]	@ (8007454 <cleanup_stdio+0x38>)
 8007430:	4299      	cmp	r1, r3
 8007432:	d002      	beq.n	800743a <cleanup_stdio+0x1e>
 8007434:	4620      	mov	r0, r4
 8007436:	f001 fe99 	bl	800916c <_fflush_r>
 800743a:	68e1      	ldr	r1, [r4, #12]
 800743c:	4b06      	ldr	r3, [pc, #24]	@ (8007458 <cleanup_stdio+0x3c>)
 800743e:	4299      	cmp	r1, r3
 8007440:	d004      	beq.n	800744c <cleanup_stdio+0x30>
 8007442:	4620      	mov	r0, r4
 8007444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007448:	f001 be90 	b.w	800916c <_fflush_r>
 800744c:	bd10      	pop	{r4, pc}
 800744e:	bf00      	nop
 8007450:	20000604 	.word	0x20000604
 8007454:	2000066c 	.word	0x2000066c
 8007458:	200006d4 	.word	0x200006d4

0800745c <global_stdio_init.part.0>:
 800745c:	b510      	push	{r4, lr}
 800745e:	4b0b      	ldr	r3, [pc, #44]	@ (800748c <global_stdio_init.part.0+0x30>)
 8007460:	4c0b      	ldr	r4, [pc, #44]	@ (8007490 <global_stdio_init.part.0+0x34>)
 8007462:	4a0c      	ldr	r2, [pc, #48]	@ (8007494 <global_stdio_init.part.0+0x38>)
 8007464:	601a      	str	r2, [r3, #0]
 8007466:	4620      	mov	r0, r4
 8007468:	2200      	movs	r2, #0
 800746a:	2104      	movs	r1, #4
 800746c:	f7ff ff94 	bl	8007398 <std>
 8007470:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007474:	2201      	movs	r2, #1
 8007476:	2109      	movs	r1, #9
 8007478:	f7ff ff8e 	bl	8007398 <std>
 800747c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007480:	2202      	movs	r2, #2
 8007482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007486:	2112      	movs	r1, #18
 8007488:	f7ff bf86 	b.w	8007398 <std>
 800748c:	2000073c 	.word	0x2000073c
 8007490:	20000604 	.word	0x20000604
 8007494:	08007405 	.word	0x08007405

08007498 <__sfp_lock_acquire>:
 8007498:	4801      	ldr	r0, [pc, #4]	@ (80074a0 <__sfp_lock_acquire+0x8>)
 800749a:	f000 b99c 	b.w	80077d6 <__retarget_lock_acquire_recursive>
 800749e:	bf00      	nop
 80074a0:	20000745 	.word	0x20000745

080074a4 <__sfp_lock_release>:
 80074a4:	4801      	ldr	r0, [pc, #4]	@ (80074ac <__sfp_lock_release+0x8>)
 80074a6:	f000 b997 	b.w	80077d8 <__retarget_lock_release_recursive>
 80074aa:	bf00      	nop
 80074ac:	20000745 	.word	0x20000745

080074b0 <__sinit>:
 80074b0:	b510      	push	{r4, lr}
 80074b2:	4604      	mov	r4, r0
 80074b4:	f7ff fff0 	bl	8007498 <__sfp_lock_acquire>
 80074b8:	6a23      	ldr	r3, [r4, #32]
 80074ba:	b11b      	cbz	r3, 80074c4 <__sinit+0x14>
 80074bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074c0:	f7ff bff0 	b.w	80074a4 <__sfp_lock_release>
 80074c4:	4b04      	ldr	r3, [pc, #16]	@ (80074d8 <__sinit+0x28>)
 80074c6:	6223      	str	r3, [r4, #32]
 80074c8:	4b04      	ldr	r3, [pc, #16]	@ (80074dc <__sinit+0x2c>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1f5      	bne.n	80074bc <__sinit+0xc>
 80074d0:	f7ff ffc4 	bl	800745c <global_stdio_init.part.0>
 80074d4:	e7f2      	b.n	80074bc <__sinit+0xc>
 80074d6:	bf00      	nop
 80074d8:	0800741d 	.word	0x0800741d
 80074dc:	2000073c 	.word	0x2000073c

080074e0 <_fwalk_sglue>:
 80074e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074e4:	4607      	mov	r7, r0
 80074e6:	4688      	mov	r8, r1
 80074e8:	4614      	mov	r4, r2
 80074ea:	2600      	movs	r6, #0
 80074ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80074f0:	f1b9 0901 	subs.w	r9, r9, #1
 80074f4:	d505      	bpl.n	8007502 <_fwalk_sglue+0x22>
 80074f6:	6824      	ldr	r4, [r4, #0]
 80074f8:	2c00      	cmp	r4, #0
 80074fa:	d1f7      	bne.n	80074ec <_fwalk_sglue+0xc>
 80074fc:	4630      	mov	r0, r6
 80074fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007502:	89ab      	ldrh	r3, [r5, #12]
 8007504:	2b01      	cmp	r3, #1
 8007506:	d907      	bls.n	8007518 <_fwalk_sglue+0x38>
 8007508:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800750c:	3301      	adds	r3, #1
 800750e:	d003      	beq.n	8007518 <_fwalk_sglue+0x38>
 8007510:	4629      	mov	r1, r5
 8007512:	4638      	mov	r0, r7
 8007514:	47c0      	blx	r8
 8007516:	4306      	orrs	r6, r0
 8007518:	3568      	adds	r5, #104	@ 0x68
 800751a:	e7e9      	b.n	80074f0 <_fwalk_sglue+0x10>

0800751c <siprintf>:
 800751c:	b40e      	push	{r1, r2, r3}
 800751e:	b500      	push	{lr}
 8007520:	b09c      	sub	sp, #112	@ 0x70
 8007522:	ab1d      	add	r3, sp, #116	@ 0x74
 8007524:	9002      	str	r0, [sp, #8]
 8007526:	9006      	str	r0, [sp, #24]
 8007528:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800752c:	4809      	ldr	r0, [pc, #36]	@ (8007554 <siprintf+0x38>)
 800752e:	9107      	str	r1, [sp, #28]
 8007530:	9104      	str	r1, [sp, #16]
 8007532:	4909      	ldr	r1, [pc, #36]	@ (8007558 <siprintf+0x3c>)
 8007534:	f853 2b04 	ldr.w	r2, [r3], #4
 8007538:	9105      	str	r1, [sp, #20]
 800753a:	6800      	ldr	r0, [r0, #0]
 800753c:	9301      	str	r3, [sp, #4]
 800753e:	a902      	add	r1, sp, #8
 8007540:	f001 fc94 	bl	8008e6c <_svfiprintf_r>
 8007544:	9b02      	ldr	r3, [sp, #8]
 8007546:	2200      	movs	r2, #0
 8007548:	701a      	strb	r2, [r3, #0]
 800754a:	b01c      	add	sp, #112	@ 0x70
 800754c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007550:	b003      	add	sp, #12
 8007552:	4770      	bx	lr
 8007554:	2000009c 	.word	0x2000009c
 8007558:	ffff0208 	.word	0xffff0208

0800755c <__sread>:
 800755c:	b510      	push	{r4, lr}
 800755e:	460c      	mov	r4, r1
 8007560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007564:	f000 f8e8 	bl	8007738 <_read_r>
 8007568:	2800      	cmp	r0, #0
 800756a:	bfab      	itete	ge
 800756c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800756e:	89a3      	ldrhlt	r3, [r4, #12]
 8007570:	181b      	addge	r3, r3, r0
 8007572:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007576:	bfac      	ite	ge
 8007578:	6563      	strge	r3, [r4, #84]	@ 0x54
 800757a:	81a3      	strhlt	r3, [r4, #12]
 800757c:	bd10      	pop	{r4, pc}

0800757e <__swrite>:
 800757e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007582:	461f      	mov	r7, r3
 8007584:	898b      	ldrh	r3, [r1, #12]
 8007586:	05db      	lsls	r3, r3, #23
 8007588:	4605      	mov	r5, r0
 800758a:	460c      	mov	r4, r1
 800758c:	4616      	mov	r6, r2
 800758e:	d505      	bpl.n	800759c <__swrite+0x1e>
 8007590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007594:	2302      	movs	r3, #2
 8007596:	2200      	movs	r2, #0
 8007598:	f000 f8bc 	bl	8007714 <_lseek_r>
 800759c:	89a3      	ldrh	r3, [r4, #12]
 800759e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80075a6:	81a3      	strh	r3, [r4, #12]
 80075a8:	4632      	mov	r2, r6
 80075aa:	463b      	mov	r3, r7
 80075ac:	4628      	mov	r0, r5
 80075ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075b2:	f000 b8d3 	b.w	800775c <_write_r>

080075b6 <__sseek>:
 80075b6:	b510      	push	{r4, lr}
 80075b8:	460c      	mov	r4, r1
 80075ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075be:	f000 f8a9 	bl	8007714 <_lseek_r>
 80075c2:	1c43      	adds	r3, r0, #1
 80075c4:	89a3      	ldrh	r3, [r4, #12]
 80075c6:	bf15      	itete	ne
 80075c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80075ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80075ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80075d2:	81a3      	strheq	r3, [r4, #12]
 80075d4:	bf18      	it	ne
 80075d6:	81a3      	strhne	r3, [r4, #12]
 80075d8:	bd10      	pop	{r4, pc}

080075da <__sclose>:
 80075da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075de:	f000 b889 	b.w	80076f4 <_close_r>
	...

080075e4 <_vsiprintf_r>:
 80075e4:	b500      	push	{lr}
 80075e6:	b09b      	sub	sp, #108	@ 0x6c
 80075e8:	9100      	str	r1, [sp, #0]
 80075ea:	9104      	str	r1, [sp, #16]
 80075ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80075f0:	9105      	str	r1, [sp, #20]
 80075f2:	9102      	str	r1, [sp, #8]
 80075f4:	4905      	ldr	r1, [pc, #20]	@ (800760c <_vsiprintf_r+0x28>)
 80075f6:	9103      	str	r1, [sp, #12]
 80075f8:	4669      	mov	r1, sp
 80075fa:	f001 fc37 	bl	8008e6c <_svfiprintf_r>
 80075fe:	9b00      	ldr	r3, [sp, #0]
 8007600:	2200      	movs	r2, #0
 8007602:	701a      	strb	r2, [r3, #0]
 8007604:	b01b      	add	sp, #108	@ 0x6c
 8007606:	f85d fb04 	ldr.w	pc, [sp], #4
 800760a:	bf00      	nop
 800760c:	ffff0208 	.word	0xffff0208

08007610 <vsiprintf>:
 8007610:	4613      	mov	r3, r2
 8007612:	460a      	mov	r2, r1
 8007614:	4601      	mov	r1, r0
 8007616:	4802      	ldr	r0, [pc, #8]	@ (8007620 <vsiprintf+0x10>)
 8007618:	6800      	ldr	r0, [r0, #0]
 800761a:	f7ff bfe3 	b.w	80075e4 <_vsiprintf_r>
 800761e:	bf00      	nop
 8007620:	2000009c 	.word	0x2000009c

08007624 <memset>:
 8007624:	4402      	add	r2, r0
 8007626:	4603      	mov	r3, r0
 8007628:	4293      	cmp	r3, r2
 800762a:	d100      	bne.n	800762e <memset+0xa>
 800762c:	4770      	bx	lr
 800762e:	f803 1b01 	strb.w	r1, [r3], #1
 8007632:	e7f9      	b.n	8007628 <memset+0x4>

08007634 <strtok>:
 8007634:	4b16      	ldr	r3, [pc, #88]	@ (8007690 <strtok+0x5c>)
 8007636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800763a:	681f      	ldr	r7, [r3, #0]
 800763c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800763e:	4605      	mov	r5, r0
 8007640:	460e      	mov	r6, r1
 8007642:	b9ec      	cbnz	r4, 8007680 <strtok+0x4c>
 8007644:	2050      	movs	r0, #80	@ 0x50
 8007646:	f000 ff7d 	bl	8008544 <malloc>
 800764a:	4602      	mov	r2, r0
 800764c:	6478      	str	r0, [r7, #68]	@ 0x44
 800764e:	b920      	cbnz	r0, 800765a <strtok+0x26>
 8007650:	4b10      	ldr	r3, [pc, #64]	@ (8007694 <strtok+0x60>)
 8007652:	4811      	ldr	r0, [pc, #68]	@ (8007698 <strtok+0x64>)
 8007654:	215b      	movs	r1, #91	@ 0x5b
 8007656:	f000 f8c1 	bl	80077dc <__assert_func>
 800765a:	e9c0 4400 	strd	r4, r4, [r0]
 800765e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007662:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007666:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800766a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800766e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007672:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007676:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800767a:	6184      	str	r4, [r0, #24]
 800767c:	7704      	strb	r4, [r0, #28]
 800767e:	6244      	str	r4, [r0, #36]	@ 0x24
 8007680:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007682:	4631      	mov	r1, r6
 8007684:	4628      	mov	r0, r5
 8007686:	2301      	movs	r3, #1
 8007688:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800768c:	f000 b806 	b.w	800769c <__strtok_r>
 8007690:	2000009c 	.word	0x2000009c
 8007694:	08009df9 	.word	0x08009df9
 8007698:	08009e10 	.word	0x08009e10

0800769c <__strtok_r>:
 800769c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800769e:	4604      	mov	r4, r0
 80076a0:	b908      	cbnz	r0, 80076a6 <__strtok_r+0xa>
 80076a2:	6814      	ldr	r4, [r2, #0]
 80076a4:	b144      	cbz	r4, 80076b8 <__strtok_r+0x1c>
 80076a6:	4620      	mov	r0, r4
 80076a8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80076ac:	460f      	mov	r7, r1
 80076ae:	f817 6b01 	ldrb.w	r6, [r7], #1
 80076b2:	b91e      	cbnz	r6, 80076bc <__strtok_r+0x20>
 80076b4:	b965      	cbnz	r5, 80076d0 <__strtok_r+0x34>
 80076b6:	6015      	str	r5, [r2, #0]
 80076b8:	2000      	movs	r0, #0
 80076ba:	e005      	b.n	80076c8 <__strtok_r+0x2c>
 80076bc:	42b5      	cmp	r5, r6
 80076be:	d1f6      	bne.n	80076ae <__strtok_r+0x12>
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1f0      	bne.n	80076a6 <__strtok_r+0xa>
 80076c4:	6014      	str	r4, [r2, #0]
 80076c6:	7003      	strb	r3, [r0, #0]
 80076c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076ca:	461c      	mov	r4, r3
 80076cc:	e00c      	b.n	80076e8 <__strtok_r+0x4c>
 80076ce:	b915      	cbnz	r5, 80076d6 <__strtok_r+0x3a>
 80076d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076d4:	460e      	mov	r6, r1
 80076d6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80076da:	42ab      	cmp	r3, r5
 80076dc:	d1f7      	bne.n	80076ce <__strtok_r+0x32>
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d0f3      	beq.n	80076ca <__strtok_r+0x2e>
 80076e2:	2300      	movs	r3, #0
 80076e4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80076e8:	6014      	str	r4, [r2, #0]
 80076ea:	e7ed      	b.n	80076c8 <__strtok_r+0x2c>

080076ec <_localeconv_r>:
 80076ec:	4800      	ldr	r0, [pc, #0]	@ (80076f0 <_localeconv_r+0x4>)
 80076ee:	4770      	bx	lr
 80076f0:	200001dc 	.word	0x200001dc

080076f4 <_close_r>:
 80076f4:	b538      	push	{r3, r4, r5, lr}
 80076f6:	4d06      	ldr	r5, [pc, #24]	@ (8007710 <_close_r+0x1c>)
 80076f8:	2300      	movs	r3, #0
 80076fa:	4604      	mov	r4, r0
 80076fc:	4608      	mov	r0, r1
 80076fe:	602b      	str	r3, [r5, #0]
 8007700:	f7fa fcb4 	bl	800206c <_close>
 8007704:	1c43      	adds	r3, r0, #1
 8007706:	d102      	bne.n	800770e <_close_r+0x1a>
 8007708:	682b      	ldr	r3, [r5, #0]
 800770a:	b103      	cbz	r3, 800770e <_close_r+0x1a>
 800770c:	6023      	str	r3, [r4, #0]
 800770e:	bd38      	pop	{r3, r4, r5, pc}
 8007710:	20000740 	.word	0x20000740

08007714 <_lseek_r>:
 8007714:	b538      	push	{r3, r4, r5, lr}
 8007716:	4d07      	ldr	r5, [pc, #28]	@ (8007734 <_lseek_r+0x20>)
 8007718:	4604      	mov	r4, r0
 800771a:	4608      	mov	r0, r1
 800771c:	4611      	mov	r1, r2
 800771e:	2200      	movs	r2, #0
 8007720:	602a      	str	r2, [r5, #0]
 8007722:	461a      	mov	r2, r3
 8007724:	f7fa fcc9 	bl	80020ba <_lseek>
 8007728:	1c43      	adds	r3, r0, #1
 800772a:	d102      	bne.n	8007732 <_lseek_r+0x1e>
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	b103      	cbz	r3, 8007732 <_lseek_r+0x1e>
 8007730:	6023      	str	r3, [r4, #0]
 8007732:	bd38      	pop	{r3, r4, r5, pc}
 8007734:	20000740 	.word	0x20000740

08007738 <_read_r>:
 8007738:	b538      	push	{r3, r4, r5, lr}
 800773a:	4d07      	ldr	r5, [pc, #28]	@ (8007758 <_read_r+0x20>)
 800773c:	4604      	mov	r4, r0
 800773e:	4608      	mov	r0, r1
 8007740:	4611      	mov	r1, r2
 8007742:	2200      	movs	r2, #0
 8007744:	602a      	str	r2, [r5, #0]
 8007746:	461a      	mov	r2, r3
 8007748:	f7fa fc57 	bl	8001ffa <_read>
 800774c:	1c43      	adds	r3, r0, #1
 800774e:	d102      	bne.n	8007756 <_read_r+0x1e>
 8007750:	682b      	ldr	r3, [r5, #0]
 8007752:	b103      	cbz	r3, 8007756 <_read_r+0x1e>
 8007754:	6023      	str	r3, [r4, #0]
 8007756:	bd38      	pop	{r3, r4, r5, pc}
 8007758:	20000740 	.word	0x20000740

0800775c <_write_r>:
 800775c:	b538      	push	{r3, r4, r5, lr}
 800775e:	4d07      	ldr	r5, [pc, #28]	@ (800777c <_write_r+0x20>)
 8007760:	4604      	mov	r4, r0
 8007762:	4608      	mov	r0, r1
 8007764:	4611      	mov	r1, r2
 8007766:	2200      	movs	r2, #0
 8007768:	602a      	str	r2, [r5, #0]
 800776a:	461a      	mov	r2, r3
 800776c:	f7fa fc62 	bl	8002034 <_write>
 8007770:	1c43      	adds	r3, r0, #1
 8007772:	d102      	bne.n	800777a <_write_r+0x1e>
 8007774:	682b      	ldr	r3, [r5, #0]
 8007776:	b103      	cbz	r3, 800777a <_write_r+0x1e>
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	bd38      	pop	{r3, r4, r5, pc}
 800777c:	20000740 	.word	0x20000740

08007780 <__errno>:
 8007780:	4b01      	ldr	r3, [pc, #4]	@ (8007788 <__errno+0x8>)
 8007782:	6818      	ldr	r0, [r3, #0]
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	2000009c 	.word	0x2000009c

0800778c <__libc_init_array>:
 800778c:	b570      	push	{r4, r5, r6, lr}
 800778e:	4d0d      	ldr	r5, [pc, #52]	@ (80077c4 <__libc_init_array+0x38>)
 8007790:	4c0d      	ldr	r4, [pc, #52]	@ (80077c8 <__libc_init_array+0x3c>)
 8007792:	1b64      	subs	r4, r4, r5
 8007794:	10a4      	asrs	r4, r4, #2
 8007796:	2600      	movs	r6, #0
 8007798:	42a6      	cmp	r6, r4
 800779a:	d109      	bne.n	80077b0 <__libc_init_array+0x24>
 800779c:	4d0b      	ldr	r5, [pc, #44]	@ (80077cc <__libc_init_array+0x40>)
 800779e:	4c0c      	ldr	r4, [pc, #48]	@ (80077d0 <__libc_init_array+0x44>)
 80077a0:	f002 f864 	bl	800986c <_init>
 80077a4:	1b64      	subs	r4, r4, r5
 80077a6:	10a4      	asrs	r4, r4, #2
 80077a8:	2600      	movs	r6, #0
 80077aa:	42a6      	cmp	r6, r4
 80077ac:	d105      	bne.n	80077ba <__libc_init_array+0x2e>
 80077ae:	bd70      	pop	{r4, r5, r6, pc}
 80077b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80077b4:	4798      	blx	r3
 80077b6:	3601      	adds	r6, #1
 80077b8:	e7ee      	b.n	8007798 <__libc_init_array+0xc>
 80077ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80077be:	4798      	blx	r3
 80077c0:	3601      	adds	r6, #1
 80077c2:	e7f2      	b.n	80077aa <__libc_init_array+0x1e>
 80077c4:	0800a09c 	.word	0x0800a09c
 80077c8:	0800a09c 	.word	0x0800a09c
 80077cc:	0800a09c 	.word	0x0800a09c
 80077d0:	0800a0a0 	.word	0x0800a0a0

080077d4 <__retarget_lock_init_recursive>:
 80077d4:	4770      	bx	lr

080077d6 <__retarget_lock_acquire_recursive>:
 80077d6:	4770      	bx	lr

080077d8 <__retarget_lock_release_recursive>:
 80077d8:	4770      	bx	lr
	...

080077dc <__assert_func>:
 80077dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80077de:	4614      	mov	r4, r2
 80077e0:	461a      	mov	r2, r3
 80077e2:	4b09      	ldr	r3, [pc, #36]	@ (8007808 <__assert_func+0x2c>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4605      	mov	r5, r0
 80077e8:	68d8      	ldr	r0, [r3, #12]
 80077ea:	b954      	cbnz	r4, 8007802 <__assert_func+0x26>
 80077ec:	4b07      	ldr	r3, [pc, #28]	@ (800780c <__assert_func+0x30>)
 80077ee:	461c      	mov	r4, r3
 80077f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80077f4:	9100      	str	r1, [sp, #0]
 80077f6:	462b      	mov	r3, r5
 80077f8:	4905      	ldr	r1, [pc, #20]	@ (8007810 <__assert_func+0x34>)
 80077fa:	f001 fcdf 	bl	80091bc <fiprintf>
 80077fe:	f001 fd27 	bl	8009250 <abort>
 8007802:	4b04      	ldr	r3, [pc, #16]	@ (8007814 <__assert_func+0x38>)
 8007804:	e7f4      	b.n	80077f0 <__assert_func+0x14>
 8007806:	bf00      	nop
 8007808:	2000009c 	.word	0x2000009c
 800780c:	08009ea5 	.word	0x08009ea5
 8007810:	08009e77 	.word	0x08009e77
 8007814:	08009e6a 	.word	0x08009e6a

08007818 <quorem>:
 8007818:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800781c:	6903      	ldr	r3, [r0, #16]
 800781e:	690c      	ldr	r4, [r1, #16]
 8007820:	42a3      	cmp	r3, r4
 8007822:	4607      	mov	r7, r0
 8007824:	db7e      	blt.n	8007924 <quorem+0x10c>
 8007826:	3c01      	subs	r4, #1
 8007828:	f101 0814 	add.w	r8, r1, #20
 800782c:	00a3      	lsls	r3, r4, #2
 800782e:	f100 0514 	add.w	r5, r0, #20
 8007832:	9300      	str	r3, [sp, #0]
 8007834:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007838:	9301      	str	r3, [sp, #4]
 800783a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800783e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007842:	3301      	adds	r3, #1
 8007844:	429a      	cmp	r2, r3
 8007846:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800784a:	fbb2 f6f3 	udiv	r6, r2, r3
 800784e:	d32e      	bcc.n	80078ae <quorem+0x96>
 8007850:	f04f 0a00 	mov.w	sl, #0
 8007854:	46c4      	mov	ip, r8
 8007856:	46ae      	mov	lr, r5
 8007858:	46d3      	mov	fp, sl
 800785a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800785e:	b298      	uxth	r0, r3
 8007860:	fb06 a000 	mla	r0, r6, r0, sl
 8007864:	0c02      	lsrs	r2, r0, #16
 8007866:	0c1b      	lsrs	r3, r3, #16
 8007868:	fb06 2303 	mla	r3, r6, r3, r2
 800786c:	f8de 2000 	ldr.w	r2, [lr]
 8007870:	b280      	uxth	r0, r0
 8007872:	b292      	uxth	r2, r2
 8007874:	1a12      	subs	r2, r2, r0
 8007876:	445a      	add	r2, fp
 8007878:	f8de 0000 	ldr.w	r0, [lr]
 800787c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007880:	b29b      	uxth	r3, r3
 8007882:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007886:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800788a:	b292      	uxth	r2, r2
 800788c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007890:	45e1      	cmp	r9, ip
 8007892:	f84e 2b04 	str.w	r2, [lr], #4
 8007896:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800789a:	d2de      	bcs.n	800785a <quorem+0x42>
 800789c:	9b00      	ldr	r3, [sp, #0]
 800789e:	58eb      	ldr	r3, [r5, r3]
 80078a0:	b92b      	cbnz	r3, 80078ae <quorem+0x96>
 80078a2:	9b01      	ldr	r3, [sp, #4]
 80078a4:	3b04      	subs	r3, #4
 80078a6:	429d      	cmp	r5, r3
 80078a8:	461a      	mov	r2, r3
 80078aa:	d32f      	bcc.n	800790c <quorem+0xf4>
 80078ac:	613c      	str	r4, [r7, #16]
 80078ae:	4638      	mov	r0, r7
 80078b0:	f001 f978 	bl	8008ba4 <__mcmp>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	db25      	blt.n	8007904 <quorem+0xec>
 80078b8:	4629      	mov	r1, r5
 80078ba:	2000      	movs	r0, #0
 80078bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80078c0:	f8d1 c000 	ldr.w	ip, [r1]
 80078c4:	fa1f fe82 	uxth.w	lr, r2
 80078c8:	fa1f f38c 	uxth.w	r3, ip
 80078cc:	eba3 030e 	sub.w	r3, r3, lr
 80078d0:	4403      	add	r3, r0
 80078d2:	0c12      	lsrs	r2, r2, #16
 80078d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80078d8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80078dc:	b29b      	uxth	r3, r3
 80078de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078e2:	45c1      	cmp	r9, r8
 80078e4:	f841 3b04 	str.w	r3, [r1], #4
 80078e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80078ec:	d2e6      	bcs.n	80078bc <quorem+0xa4>
 80078ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078f6:	b922      	cbnz	r2, 8007902 <quorem+0xea>
 80078f8:	3b04      	subs	r3, #4
 80078fa:	429d      	cmp	r5, r3
 80078fc:	461a      	mov	r2, r3
 80078fe:	d30b      	bcc.n	8007918 <quorem+0x100>
 8007900:	613c      	str	r4, [r7, #16]
 8007902:	3601      	adds	r6, #1
 8007904:	4630      	mov	r0, r6
 8007906:	b003      	add	sp, #12
 8007908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790c:	6812      	ldr	r2, [r2, #0]
 800790e:	3b04      	subs	r3, #4
 8007910:	2a00      	cmp	r2, #0
 8007912:	d1cb      	bne.n	80078ac <quorem+0x94>
 8007914:	3c01      	subs	r4, #1
 8007916:	e7c6      	b.n	80078a6 <quorem+0x8e>
 8007918:	6812      	ldr	r2, [r2, #0]
 800791a:	3b04      	subs	r3, #4
 800791c:	2a00      	cmp	r2, #0
 800791e:	d1ef      	bne.n	8007900 <quorem+0xe8>
 8007920:	3c01      	subs	r4, #1
 8007922:	e7ea      	b.n	80078fa <quorem+0xe2>
 8007924:	2000      	movs	r0, #0
 8007926:	e7ee      	b.n	8007906 <quorem+0xee>

08007928 <_dtoa_r>:
 8007928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800792c:	69c7      	ldr	r7, [r0, #28]
 800792e:	b099      	sub	sp, #100	@ 0x64
 8007930:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007934:	ec55 4b10 	vmov	r4, r5, d0
 8007938:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800793a:	9109      	str	r1, [sp, #36]	@ 0x24
 800793c:	4683      	mov	fp, r0
 800793e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007940:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007942:	b97f      	cbnz	r7, 8007964 <_dtoa_r+0x3c>
 8007944:	2010      	movs	r0, #16
 8007946:	f000 fdfd 	bl	8008544 <malloc>
 800794a:	4602      	mov	r2, r0
 800794c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007950:	b920      	cbnz	r0, 800795c <_dtoa_r+0x34>
 8007952:	4ba7      	ldr	r3, [pc, #668]	@ (8007bf0 <_dtoa_r+0x2c8>)
 8007954:	21ef      	movs	r1, #239	@ 0xef
 8007956:	48a7      	ldr	r0, [pc, #668]	@ (8007bf4 <_dtoa_r+0x2cc>)
 8007958:	f7ff ff40 	bl	80077dc <__assert_func>
 800795c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007960:	6007      	str	r7, [r0, #0]
 8007962:	60c7      	str	r7, [r0, #12]
 8007964:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007968:	6819      	ldr	r1, [r3, #0]
 800796a:	b159      	cbz	r1, 8007984 <_dtoa_r+0x5c>
 800796c:	685a      	ldr	r2, [r3, #4]
 800796e:	604a      	str	r2, [r1, #4]
 8007970:	2301      	movs	r3, #1
 8007972:	4093      	lsls	r3, r2
 8007974:	608b      	str	r3, [r1, #8]
 8007976:	4658      	mov	r0, fp
 8007978:	f000 feda 	bl	8008730 <_Bfree>
 800797c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007980:	2200      	movs	r2, #0
 8007982:	601a      	str	r2, [r3, #0]
 8007984:	1e2b      	subs	r3, r5, #0
 8007986:	bfb9      	ittee	lt
 8007988:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800798c:	9303      	strlt	r3, [sp, #12]
 800798e:	2300      	movge	r3, #0
 8007990:	6033      	strge	r3, [r6, #0]
 8007992:	9f03      	ldr	r7, [sp, #12]
 8007994:	4b98      	ldr	r3, [pc, #608]	@ (8007bf8 <_dtoa_r+0x2d0>)
 8007996:	bfbc      	itt	lt
 8007998:	2201      	movlt	r2, #1
 800799a:	6032      	strlt	r2, [r6, #0]
 800799c:	43bb      	bics	r3, r7
 800799e:	d112      	bne.n	80079c6 <_dtoa_r+0x9e>
 80079a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80079a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80079a6:	6013      	str	r3, [r2, #0]
 80079a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079ac:	4323      	orrs	r3, r4
 80079ae:	f000 854d 	beq.w	800844c <_dtoa_r+0xb24>
 80079b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80079b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007c0c <_dtoa_r+0x2e4>
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	f000 854f 	beq.w	800845c <_dtoa_r+0xb34>
 80079be:	f10a 0303 	add.w	r3, sl, #3
 80079c2:	f000 bd49 	b.w	8008458 <_dtoa_r+0xb30>
 80079c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80079ca:	2200      	movs	r2, #0
 80079cc:	ec51 0b17 	vmov	r0, r1, d7
 80079d0:	2300      	movs	r3, #0
 80079d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80079d6:	f7f9 f88f 	bl	8000af8 <__aeabi_dcmpeq>
 80079da:	4680      	mov	r8, r0
 80079dc:	b158      	cbz	r0, 80079f6 <_dtoa_r+0xce>
 80079de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80079e0:	2301      	movs	r3, #1
 80079e2:	6013      	str	r3, [r2, #0]
 80079e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80079e6:	b113      	cbz	r3, 80079ee <_dtoa_r+0xc6>
 80079e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80079ea:	4b84      	ldr	r3, [pc, #528]	@ (8007bfc <_dtoa_r+0x2d4>)
 80079ec:	6013      	str	r3, [r2, #0]
 80079ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007c10 <_dtoa_r+0x2e8>
 80079f2:	f000 bd33 	b.w	800845c <_dtoa_r+0xb34>
 80079f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80079fa:	aa16      	add	r2, sp, #88	@ 0x58
 80079fc:	a917      	add	r1, sp, #92	@ 0x5c
 80079fe:	4658      	mov	r0, fp
 8007a00:	f001 f980 	bl	8008d04 <__d2b>
 8007a04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007a08:	4681      	mov	r9, r0
 8007a0a:	2e00      	cmp	r6, #0
 8007a0c:	d077      	beq.n	8007afe <_dtoa_r+0x1d6>
 8007a0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a10:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007a14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007a20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007a24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007a28:	4619      	mov	r1, r3
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	4b74      	ldr	r3, [pc, #464]	@ (8007c00 <_dtoa_r+0x2d8>)
 8007a2e:	f7f8 fc43 	bl	80002b8 <__aeabi_dsub>
 8007a32:	a369      	add	r3, pc, #420	@ (adr r3, 8007bd8 <_dtoa_r+0x2b0>)
 8007a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a38:	f7f8 fdf6 	bl	8000628 <__aeabi_dmul>
 8007a3c:	a368      	add	r3, pc, #416	@ (adr r3, 8007be0 <_dtoa_r+0x2b8>)
 8007a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a42:	f7f8 fc3b 	bl	80002bc <__adddf3>
 8007a46:	4604      	mov	r4, r0
 8007a48:	4630      	mov	r0, r6
 8007a4a:	460d      	mov	r5, r1
 8007a4c:	f7f8 fd82 	bl	8000554 <__aeabi_i2d>
 8007a50:	a365      	add	r3, pc, #404	@ (adr r3, 8007be8 <_dtoa_r+0x2c0>)
 8007a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a56:	f7f8 fde7 	bl	8000628 <__aeabi_dmul>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	4620      	mov	r0, r4
 8007a60:	4629      	mov	r1, r5
 8007a62:	f7f8 fc2b 	bl	80002bc <__adddf3>
 8007a66:	4604      	mov	r4, r0
 8007a68:	460d      	mov	r5, r1
 8007a6a:	f7f9 f88d 	bl	8000b88 <__aeabi_d2iz>
 8007a6e:	2200      	movs	r2, #0
 8007a70:	4607      	mov	r7, r0
 8007a72:	2300      	movs	r3, #0
 8007a74:	4620      	mov	r0, r4
 8007a76:	4629      	mov	r1, r5
 8007a78:	f7f9 f848 	bl	8000b0c <__aeabi_dcmplt>
 8007a7c:	b140      	cbz	r0, 8007a90 <_dtoa_r+0x168>
 8007a7e:	4638      	mov	r0, r7
 8007a80:	f7f8 fd68 	bl	8000554 <__aeabi_i2d>
 8007a84:	4622      	mov	r2, r4
 8007a86:	462b      	mov	r3, r5
 8007a88:	f7f9 f836 	bl	8000af8 <__aeabi_dcmpeq>
 8007a8c:	b900      	cbnz	r0, 8007a90 <_dtoa_r+0x168>
 8007a8e:	3f01      	subs	r7, #1
 8007a90:	2f16      	cmp	r7, #22
 8007a92:	d851      	bhi.n	8007b38 <_dtoa_r+0x210>
 8007a94:	4b5b      	ldr	r3, [pc, #364]	@ (8007c04 <_dtoa_r+0x2dc>)
 8007a96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007aa2:	f7f9 f833 	bl	8000b0c <__aeabi_dcmplt>
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	d048      	beq.n	8007b3c <_dtoa_r+0x214>
 8007aaa:	3f01      	subs	r7, #1
 8007aac:	2300      	movs	r3, #0
 8007aae:	9312      	str	r3, [sp, #72]	@ 0x48
 8007ab0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007ab2:	1b9b      	subs	r3, r3, r6
 8007ab4:	1e5a      	subs	r2, r3, #1
 8007ab6:	bf44      	itt	mi
 8007ab8:	f1c3 0801 	rsbmi	r8, r3, #1
 8007abc:	2300      	movmi	r3, #0
 8007abe:	9208      	str	r2, [sp, #32]
 8007ac0:	bf54      	ite	pl
 8007ac2:	f04f 0800 	movpl.w	r8, #0
 8007ac6:	9308      	strmi	r3, [sp, #32]
 8007ac8:	2f00      	cmp	r7, #0
 8007aca:	db39      	blt.n	8007b40 <_dtoa_r+0x218>
 8007acc:	9b08      	ldr	r3, [sp, #32]
 8007ace:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007ad0:	443b      	add	r3, r7
 8007ad2:	9308      	str	r3, [sp, #32]
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ad8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ada:	2b09      	cmp	r3, #9
 8007adc:	d864      	bhi.n	8007ba8 <_dtoa_r+0x280>
 8007ade:	2b05      	cmp	r3, #5
 8007ae0:	bfc4      	itt	gt
 8007ae2:	3b04      	subgt	r3, #4
 8007ae4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007ae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae8:	f1a3 0302 	sub.w	r3, r3, #2
 8007aec:	bfcc      	ite	gt
 8007aee:	2400      	movgt	r4, #0
 8007af0:	2401      	movle	r4, #1
 8007af2:	2b03      	cmp	r3, #3
 8007af4:	d863      	bhi.n	8007bbe <_dtoa_r+0x296>
 8007af6:	e8df f003 	tbb	[pc, r3]
 8007afa:	372a      	.short	0x372a
 8007afc:	5535      	.short	0x5535
 8007afe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007b02:	441e      	add	r6, r3
 8007b04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007b08:	2b20      	cmp	r3, #32
 8007b0a:	bfc1      	itttt	gt
 8007b0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007b10:	409f      	lslgt	r7, r3
 8007b12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007b16:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007b1a:	bfd6      	itet	le
 8007b1c:	f1c3 0320 	rsble	r3, r3, #32
 8007b20:	ea47 0003 	orrgt.w	r0, r7, r3
 8007b24:	fa04 f003 	lslle.w	r0, r4, r3
 8007b28:	f7f8 fd04 	bl	8000534 <__aeabi_ui2d>
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007b32:	3e01      	subs	r6, #1
 8007b34:	9214      	str	r2, [sp, #80]	@ 0x50
 8007b36:	e777      	b.n	8007a28 <_dtoa_r+0x100>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e7b8      	b.n	8007aae <_dtoa_r+0x186>
 8007b3c:	9012      	str	r0, [sp, #72]	@ 0x48
 8007b3e:	e7b7      	b.n	8007ab0 <_dtoa_r+0x188>
 8007b40:	427b      	negs	r3, r7
 8007b42:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b44:	2300      	movs	r3, #0
 8007b46:	eba8 0807 	sub.w	r8, r8, r7
 8007b4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b4c:	e7c4      	b.n	8007ad8 <_dtoa_r+0x1b0>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	dc35      	bgt.n	8007bc4 <_dtoa_r+0x29c>
 8007b58:	2301      	movs	r3, #1
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	9307      	str	r3, [sp, #28]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	920e      	str	r2, [sp, #56]	@ 0x38
 8007b62:	e00b      	b.n	8007b7c <_dtoa_r+0x254>
 8007b64:	2301      	movs	r3, #1
 8007b66:	e7f3      	b.n	8007b50 <_dtoa_r+0x228>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b6e:	18fb      	adds	r3, r7, r3
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	3301      	adds	r3, #1
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	9307      	str	r3, [sp, #28]
 8007b78:	bfb8      	it	lt
 8007b7a:	2301      	movlt	r3, #1
 8007b7c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007b80:	2100      	movs	r1, #0
 8007b82:	2204      	movs	r2, #4
 8007b84:	f102 0514 	add.w	r5, r2, #20
 8007b88:	429d      	cmp	r5, r3
 8007b8a:	d91f      	bls.n	8007bcc <_dtoa_r+0x2a4>
 8007b8c:	6041      	str	r1, [r0, #4]
 8007b8e:	4658      	mov	r0, fp
 8007b90:	f000 fd8e 	bl	80086b0 <_Balloc>
 8007b94:	4682      	mov	sl, r0
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d13c      	bne.n	8007c14 <_dtoa_r+0x2ec>
 8007b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8007c08 <_dtoa_r+0x2e0>)
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007ba2:	e6d8      	b.n	8007956 <_dtoa_r+0x2e>
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e7e0      	b.n	8007b6a <_dtoa_r+0x242>
 8007ba8:	2401      	movs	r4, #1
 8007baa:	2300      	movs	r3, #0
 8007bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bae:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8007bb4:	9300      	str	r3, [sp, #0]
 8007bb6:	9307      	str	r3, [sp, #28]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	2312      	movs	r3, #18
 8007bbc:	e7d0      	b.n	8007b60 <_dtoa_r+0x238>
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bc2:	e7f5      	b.n	8007bb0 <_dtoa_r+0x288>
 8007bc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	9307      	str	r3, [sp, #28]
 8007bca:	e7d7      	b.n	8007b7c <_dtoa_r+0x254>
 8007bcc:	3101      	adds	r1, #1
 8007bce:	0052      	lsls	r2, r2, #1
 8007bd0:	e7d8      	b.n	8007b84 <_dtoa_r+0x25c>
 8007bd2:	bf00      	nop
 8007bd4:	f3af 8000 	nop.w
 8007bd8:	636f4361 	.word	0x636f4361
 8007bdc:	3fd287a7 	.word	0x3fd287a7
 8007be0:	8b60c8b3 	.word	0x8b60c8b3
 8007be4:	3fc68a28 	.word	0x3fc68a28
 8007be8:	509f79fb 	.word	0x509f79fb
 8007bec:	3fd34413 	.word	0x3fd34413
 8007bf0:	08009df9 	.word	0x08009df9
 8007bf4:	08009eb3 	.word	0x08009eb3
 8007bf8:	7ff00000 	.word	0x7ff00000
 8007bfc:	08009dd6 	.word	0x08009dd6
 8007c00:	3ff80000 	.word	0x3ff80000
 8007c04:	08009fb0 	.word	0x08009fb0
 8007c08:	08009f0b 	.word	0x08009f0b
 8007c0c:	08009eaf 	.word	0x08009eaf
 8007c10:	08009dd5 	.word	0x08009dd5
 8007c14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007c18:	6018      	str	r0, [r3, #0]
 8007c1a:	9b07      	ldr	r3, [sp, #28]
 8007c1c:	2b0e      	cmp	r3, #14
 8007c1e:	f200 80a4 	bhi.w	8007d6a <_dtoa_r+0x442>
 8007c22:	2c00      	cmp	r4, #0
 8007c24:	f000 80a1 	beq.w	8007d6a <_dtoa_r+0x442>
 8007c28:	2f00      	cmp	r7, #0
 8007c2a:	dd33      	ble.n	8007c94 <_dtoa_r+0x36c>
 8007c2c:	4bad      	ldr	r3, [pc, #692]	@ (8007ee4 <_dtoa_r+0x5bc>)
 8007c2e:	f007 020f 	and.w	r2, r7, #15
 8007c32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c36:	ed93 7b00 	vldr	d7, [r3]
 8007c3a:	05f8      	lsls	r0, r7, #23
 8007c3c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007c40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007c44:	d516      	bpl.n	8007c74 <_dtoa_r+0x34c>
 8007c46:	4ba8      	ldr	r3, [pc, #672]	@ (8007ee8 <_dtoa_r+0x5c0>)
 8007c48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c50:	f7f8 fe14 	bl	800087c <__aeabi_ddiv>
 8007c54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c58:	f004 040f 	and.w	r4, r4, #15
 8007c5c:	2603      	movs	r6, #3
 8007c5e:	4da2      	ldr	r5, [pc, #648]	@ (8007ee8 <_dtoa_r+0x5c0>)
 8007c60:	b954      	cbnz	r4, 8007c78 <_dtoa_r+0x350>
 8007c62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c6a:	f7f8 fe07 	bl	800087c <__aeabi_ddiv>
 8007c6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c72:	e028      	b.n	8007cc6 <_dtoa_r+0x39e>
 8007c74:	2602      	movs	r6, #2
 8007c76:	e7f2      	b.n	8007c5e <_dtoa_r+0x336>
 8007c78:	07e1      	lsls	r1, r4, #31
 8007c7a:	d508      	bpl.n	8007c8e <_dtoa_r+0x366>
 8007c7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c84:	f7f8 fcd0 	bl	8000628 <__aeabi_dmul>
 8007c88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c8c:	3601      	adds	r6, #1
 8007c8e:	1064      	asrs	r4, r4, #1
 8007c90:	3508      	adds	r5, #8
 8007c92:	e7e5      	b.n	8007c60 <_dtoa_r+0x338>
 8007c94:	f000 80d2 	beq.w	8007e3c <_dtoa_r+0x514>
 8007c98:	427c      	negs	r4, r7
 8007c9a:	4b92      	ldr	r3, [pc, #584]	@ (8007ee4 <_dtoa_r+0x5bc>)
 8007c9c:	4d92      	ldr	r5, [pc, #584]	@ (8007ee8 <_dtoa_r+0x5c0>)
 8007c9e:	f004 020f 	and.w	r2, r4, #15
 8007ca2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007caa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007cae:	f7f8 fcbb 	bl	8000628 <__aeabi_dmul>
 8007cb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cb6:	1124      	asrs	r4, r4, #4
 8007cb8:	2300      	movs	r3, #0
 8007cba:	2602      	movs	r6, #2
 8007cbc:	2c00      	cmp	r4, #0
 8007cbe:	f040 80b2 	bne.w	8007e26 <_dtoa_r+0x4fe>
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d1d3      	bne.n	8007c6e <_dtoa_r+0x346>
 8007cc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007cc8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f000 80b7 	beq.w	8007e40 <_dtoa_r+0x518>
 8007cd2:	4b86      	ldr	r3, [pc, #536]	@ (8007eec <_dtoa_r+0x5c4>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	4620      	mov	r0, r4
 8007cd8:	4629      	mov	r1, r5
 8007cda:	f7f8 ff17 	bl	8000b0c <__aeabi_dcmplt>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	f000 80ae 	beq.w	8007e40 <_dtoa_r+0x518>
 8007ce4:	9b07      	ldr	r3, [sp, #28]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f000 80aa 	beq.w	8007e40 <_dtoa_r+0x518>
 8007cec:	9b00      	ldr	r3, [sp, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	dd37      	ble.n	8007d62 <_dtoa_r+0x43a>
 8007cf2:	1e7b      	subs	r3, r7, #1
 8007cf4:	9304      	str	r3, [sp, #16]
 8007cf6:	4620      	mov	r0, r4
 8007cf8:	4b7d      	ldr	r3, [pc, #500]	@ (8007ef0 <_dtoa_r+0x5c8>)
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	4629      	mov	r1, r5
 8007cfe:	f7f8 fc93 	bl	8000628 <__aeabi_dmul>
 8007d02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d06:	9c00      	ldr	r4, [sp, #0]
 8007d08:	3601      	adds	r6, #1
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f7f8 fc22 	bl	8000554 <__aeabi_i2d>
 8007d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d14:	f7f8 fc88 	bl	8000628 <__aeabi_dmul>
 8007d18:	4b76      	ldr	r3, [pc, #472]	@ (8007ef4 <_dtoa_r+0x5cc>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f7f8 face 	bl	80002bc <__adddf3>
 8007d20:	4605      	mov	r5, r0
 8007d22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007d26:	2c00      	cmp	r4, #0
 8007d28:	f040 808d 	bne.w	8007e46 <_dtoa_r+0x51e>
 8007d2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d30:	4b71      	ldr	r3, [pc, #452]	@ (8007ef8 <_dtoa_r+0x5d0>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	f7f8 fac0 	bl	80002b8 <__aeabi_dsub>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d40:	462a      	mov	r2, r5
 8007d42:	4633      	mov	r3, r6
 8007d44:	f7f8 ff00 	bl	8000b48 <__aeabi_dcmpgt>
 8007d48:	2800      	cmp	r0, #0
 8007d4a:	f040 828b 	bne.w	8008264 <_dtoa_r+0x93c>
 8007d4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d52:	462a      	mov	r2, r5
 8007d54:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007d58:	f7f8 fed8 	bl	8000b0c <__aeabi_dcmplt>
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	f040 8128 	bne.w	8007fb2 <_dtoa_r+0x68a>
 8007d62:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007d66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007d6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	f2c0 815a 	blt.w	8008026 <_dtoa_r+0x6fe>
 8007d72:	2f0e      	cmp	r7, #14
 8007d74:	f300 8157 	bgt.w	8008026 <_dtoa_r+0x6fe>
 8007d78:	4b5a      	ldr	r3, [pc, #360]	@ (8007ee4 <_dtoa_r+0x5bc>)
 8007d7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d7e:	ed93 7b00 	vldr	d7, [r3]
 8007d82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	ed8d 7b00 	vstr	d7, [sp]
 8007d8a:	da03      	bge.n	8007d94 <_dtoa_r+0x46c>
 8007d8c:	9b07      	ldr	r3, [sp, #28]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f340 8101 	ble.w	8007f96 <_dtoa_r+0x66e>
 8007d94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007d98:	4656      	mov	r6, sl
 8007d9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d9e:	4620      	mov	r0, r4
 8007da0:	4629      	mov	r1, r5
 8007da2:	f7f8 fd6b 	bl	800087c <__aeabi_ddiv>
 8007da6:	f7f8 feef 	bl	8000b88 <__aeabi_d2iz>
 8007daa:	4680      	mov	r8, r0
 8007dac:	f7f8 fbd2 	bl	8000554 <__aeabi_i2d>
 8007db0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007db4:	f7f8 fc38 	bl	8000628 <__aeabi_dmul>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	4620      	mov	r0, r4
 8007dbe:	4629      	mov	r1, r5
 8007dc0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007dc4:	f7f8 fa78 	bl	80002b8 <__aeabi_dsub>
 8007dc8:	f806 4b01 	strb.w	r4, [r6], #1
 8007dcc:	9d07      	ldr	r5, [sp, #28]
 8007dce:	eba6 040a 	sub.w	r4, r6, sl
 8007dd2:	42a5      	cmp	r5, r4
 8007dd4:	4602      	mov	r2, r0
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	f040 8117 	bne.w	800800a <_dtoa_r+0x6e2>
 8007ddc:	f7f8 fa6e 	bl	80002bc <__adddf3>
 8007de0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007de4:	4604      	mov	r4, r0
 8007de6:	460d      	mov	r5, r1
 8007de8:	f7f8 feae 	bl	8000b48 <__aeabi_dcmpgt>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	f040 80f9 	bne.w	8007fe4 <_dtoa_r+0x6bc>
 8007df2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007df6:	4620      	mov	r0, r4
 8007df8:	4629      	mov	r1, r5
 8007dfa:	f7f8 fe7d 	bl	8000af8 <__aeabi_dcmpeq>
 8007dfe:	b118      	cbz	r0, 8007e08 <_dtoa_r+0x4e0>
 8007e00:	f018 0f01 	tst.w	r8, #1
 8007e04:	f040 80ee 	bne.w	8007fe4 <_dtoa_r+0x6bc>
 8007e08:	4649      	mov	r1, r9
 8007e0a:	4658      	mov	r0, fp
 8007e0c:	f000 fc90 	bl	8008730 <_Bfree>
 8007e10:	2300      	movs	r3, #0
 8007e12:	7033      	strb	r3, [r6, #0]
 8007e14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e16:	3701      	adds	r7, #1
 8007e18:	601f      	str	r7, [r3, #0]
 8007e1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	f000 831d 	beq.w	800845c <_dtoa_r+0xb34>
 8007e22:	601e      	str	r6, [r3, #0]
 8007e24:	e31a      	b.n	800845c <_dtoa_r+0xb34>
 8007e26:	07e2      	lsls	r2, r4, #31
 8007e28:	d505      	bpl.n	8007e36 <_dtoa_r+0x50e>
 8007e2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007e2e:	f7f8 fbfb 	bl	8000628 <__aeabi_dmul>
 8007e32:	3601      	adds	r6, #1
 8007e34:	2301      	movs	r3, #1
 8007e36:	1064      	asrs	r4, r4, #1
 8007e38:	3508      	adds	r5, #8
 8007e3a:	e73f      	b.n	8007cbc <_dtoa_r+0x394>
 8007e3c:	2602      	movs	r6, #2
 8007e3e:	e742      	b.n	8007cc6 <_dtoa_r+0x39e>
 8007e40:	9c07      	ldr	r4, [sp, #28]
 8007e42:	9704      	str	r7, [sp, #16]
 8007e44:	e761      	b.n	8007d0a <_dtoa_r+0x3e2>
 8007e46:	4b27      	ldr	r3, [pc, #156]	@ (8007ee4 <_dtoa_r+0x5bc>)
 8007e48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007e4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007e4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007e52:	4454      	add	r4, sl
 8007e54:	2900      	cmp	r1, #0
 8007e56:	d053      	beq.n	8007f00 <_dtoa_r+0x5d8>
 8007e58:	4928      	ldr	r1, [pc, #160]	@ (8007efc <_dtoa_r+0x5d4>)
 8007e5a:	2000      	movs	r0, #0
 8007e5c:	f7f8 fd0e 	bl	800087c <__aeabi_ddiv>
 8007e60:	4633      	mov	r3, r6
 8007e62:	462a      	mov	r2, r5
 8007e64:	f7f8 fa28 	bl	80002b8 <__aeabi_dsub>
 8007e68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e6c:	4656      	mov	r6, sl
 8007e6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e72:	f7f8 fe89 	bl	8000b88 <__aeabi_d2iz>
 8007e76:	4605      	mov	r5, r0
 8007e78:	f7f8 fb6c 	bl	8000554 <__aeabi_i2d>
 8007e7c:	4602      	mov	r2, r0
 8007e7e:	460b      	mov	r3, r1
 8007e80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e84:	f7f8 fa18 	bl	80002b8 <__aeabi_dsub>
 8007e88:	3530      	adds	r5, #48	@ 0x30
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e92:	f806 5b01 	strb.w	r5, [r6], #1
 8007e96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e9a:	f7f8 fe37 	bl	8000b0c <__aeabi_dcmplt>
 8007e9e:	2800      	cmp	r0, #0
 8007ea0:	d171      	bne.n	8007f86 <_dtoa_r+0x65e>
 8007ea2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ea6:	4911      	ldr	r1, [pc, #68]	@ (8007eec <_dtoa_r+0x5c4>)
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	f7f8 fa05 	bl	80002b8 <__aeabi_dsub>
 8007eae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007eb2:	f7f8 fe2b 	bl	8000b0c <__aeabi_dcmplt>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	f040 8095 	bne.w	8007fe6 <_dtoa_r+0x6be>
 8007ebc:	42a6      	cmp	r6, r4
 8007ebe:	f43f af50 	beq.w	8007d62 <_dtoa_r+0x43a>
 8007ec2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8007ef0 <_dtoa_r+0x5c8>)
 8007ec8:	2200      	movs	r2, #0
 8007eca:	f7f8 fbad 	bl	8000628 <__aeabi_dmul>
 8007ece:	4b08      	ldr	r3, [pc, #32]	@ (8007ef0 <_dtoa_r+0x5c8>)
 8007ed0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007eda:	f7f8 fba5 	bl	8000628 <__aeabi_dmul>
 8007ede:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ee2:	e7c4      	b.n	8007e6e <_dtoa_r+0x546>
 8007ee4:	08009fb0 	.word	0x08009fb0
 8007ee8:	08009f88 	.word	0x08009f88
 8007eec:	3ff00000 	.word	0x3ff00000
 8007ef0:	40240000 	.word	0x40240000
 8007ef4:	401c0000 	.word	0x401c0000
 8007ef8:	40140000 	.word	0x40140000
 8007efc:	3fe00000 	.word	0x3fe00000
 8007f00:	4631      	mov	r1, r6
 8007f02:	4628      	mov	r0, r5
 8007f04:	f7f8 fb90 	bl	8000628 <__aeabi_dmul>
 8007f08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007f0c:	9415      	str	r4, [sp, #84]	@ 0x54
 8007f0e:	4656      	mov	r6, sl
 8007f10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f14:	f7f8 fe38 	bl	8000b88 <__aeabi_d2iz>
 8007f18:	4605      	mov	r5, r0
 8007f1a:	f7f8 fb1b 	bl	8000554 <__aeabi_i2d>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	460b      	mov	r3, r1
 8007f22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f26:	f7f8 f9c7 	bl	80002b8 <__aeabi_dsub>
 8007f2a:	3530      	adds	r5, #48	@ 0x30
 8007f2c:	f806 5b01 	strb.w	r5, [r6], #1
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	42a6      	cmp	r6, r4
 8007f36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007f3a:	f04f 0200 	mov.w	r2, #0
 8007f3e:	d124      	bne.n	8007f8a <_dtoa_r+0x662>
 8007f40:	4bac      	ldr	r3, [pc, #688]	@ (80081f4 <_dtoa_r+0x8cc>)
 8007f42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007f46:	f7f8 f9b9 	bl	80002bc <__adddf3>
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f52:	f7f8 fdf9 	bl	8000b48 <__aeabi_dcmpgt>
 8007f56:	2800      	cmp	r0, #0
 8007f58:	d145      	bne.n	8007fe6 <_dtoa_r+0x6be>
 8007f5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007f5e:	49a5      	ldr	r1, [pc, #660]	@ (80081f4 <_dtoa_r+0x8cc>)
 8007f60:	2000      	movs	r0, #0
 8007f62:	f7f8 f9a9 	bl	80002b8 <__aeabi_dsub>
 8007f66:	4602      	mov	r2, r0
 8007f68:	460b      	mov	r3, r1
 8007f6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f6e:	f7f8 fdcd 	bl	8000b0c <__aeabi_dcmplt>
 8007f72:	2800      	cmp	r0, #0
 8007f74:	f43f aef5 	beq.w	8007d62 <_dtoa_r+0x43a>
 8007f78:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007f7a:	1e73      	subs	r3, r6, #1
 8007f7c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007f7e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007f82:	2b30      	cmp	r3, #48	@ 0x30
 8007f84:	d0f8      	beq.n	8007f78 <_dtoa_r+0x650>
 8007f86:	9f04      	ldr	r7, [sp, #16]
 8007f88:	e73e      	b.n	8007e08 <_dtoa_r+0x4e0>
 8007f8a:	4b9b      	ldr	r3, [pc, #620]	@ (80081f8 <_dtoa_r+0x8d0>)
 8007f8c:	f7f8 fb4c 	bl	8000628 <__aeabi_dmul>
 8007f90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f94:	e7bc      	b.n	8007f10 <_dtoa_r+0x5e8>
 8007f96:	d10c      	bne.n	8007fb2 <_dtoa_r+0x68a>
 8007f98:	4b98      	ldr	r3, [pc, #608]	@ (80081fc <_dtoa_r+0x8d4>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fa0:	f7f8 fb42 	bl	8000628 <__aeabi_dmul>
 8007fa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fa8:	f7f8 fdc4 	bl	8000b34 <__aeabi_dcmpge>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	f000 8157 	beq.w	8008260 <_dtoa_r+0x938>
 8007fb2:	2400      	movs	r4, #0
 8007fb4:	4625      	mov	r5, r4
 8007fb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fb8:	43db      	mvns	r3, r3
 8007fba:	9304      	str	r3, [sp, #16]
 8007fbc:	4656      	mov	r6, sl
 8007fbe:	2700      	movs	r7, #0
 8007fc0:	4621      	mov	r1, r4
 8007fc2:	4658      	mov	r0, fp
 8007fc4:	f000 fbb4 	bl	8008730 <_Bfree>
 8007fc8:	2d00      	cmp	r5, #0
 8007fca:	d0dc      	beq.n	8007f86 <_dtoa_r+0x65e>
 8007fcc:	b12f      	cbz	r7, 8007fda <_dtoa_r+0x6b2>
 8007fce:	42af      	cmp	r7, r5
 8007fd0:	d003      	beq.n	8007fda <_dtoa_r+0x6b2>
 8007fd2:	4639      	mov	r1, r7
 8007fd4:	4658      	mov	r0, fp
 8007fd6:	f000 fbab 	bl	8008730 <_Bfree>
 8007fda:	4629      	mov	r1, r5
 8007fdc:	4658      	mov	r0, fp
 8007fde:	f000 fba7 	bl	8008730 <_Bfree>
 8007fe2:	e7d0      	b.n	8007f86 <_dtoa_r+0x65e>
 8007fe4:	9704      	str	r7, [sp, #16]
 8007fe6:	4633      	mov	r3, r6
 8007fe8:	461e      	mov	r6, r3
 8007fea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fee:	2a39      	cmp	r2, #57	@ 0x39
 8007ff0:	d107      	bne.n	8008002 <_dtoa_r+0x6da>
 8007ff2:	459a      	cmp	sl, r3
 8007ff4:	d1f8      	bne.n	8007fe8 <_dtoa_r+0x6c0>
 8007ff6:	9a04      	ldr	r2, [sp, #16]
 8007ff8:	3201      	adds	r2, #1
 8007ffa:	9204      	str	r2, [sp, #16]
 8007ffc:	2230      	movs	r2, #48	@ 0x30
 8007ffe:	f88a 2000 	strb.w	r2, [sl]
 8008002:	781a      	ldrb	r2, [r3, #0]
 8008004:	3201      	adds	r2, #1
 8008006:	701a      	strb	r2, [r3, #0]
 8008008:	e7bd      	b.n	8007f86 <_dtoa_r+0x65e>
 800800a:	4b7b      	ldr	r3, [pc, #492]	@ (80081f8 <_dtoa_r+0x8d0>)
 800800c:	2200      	movs	r2, #0
 800800e:	f7f8 fb0b 	bl	8000628 <__aeabi_dmul>
 8008012:	2200      	movs	r2, #0
 8008014:	2300      	movs	r3, #0
 8008016:	4604      	mov	r4, r0
 8008018:	460d      	mov	r5, r1
 800801a:	f7f8 fd6d 	bl	8000af8 <__aeabi_dcmpeq>
 800801e:	2800      	cmp	r0, #0
 8008020:	f43f aebb 	beq.w	8007d9a <_dtoa_r+0x472>
 8008024:	e6f0      	b.n	8007e08 <_dtoa_r+0x4e0>
 8008026:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008028:	2a00      	cmp	r2, #0
 800802a:	f000 80db 	beq.w	80081e4 <_dtoa_r+0x8bc>
 800802e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008030:	2a01      	cmp	r2, #1
 8008032:	f300 80bf 	bgt.w	80081b4 <_dtoa_r+0x88c>
 8008036:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008038:	2a00      	cmp	r2, #0
 800803a:	f000 80b7 	beq.w	80081ac <_dtoa_r+0x884>
 800803e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008042:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008044:	4646      	mov	r6, r8
 8008046:	9a08      	ldr	r2, [sp, #32]
 8008048:	2101      	movs	r1, #1
 800804a:	441a      	add	r2, r3
 800804c:	4658      	mov	r0, fp
 800804e:	4498      	add	r8, r3
 8008050:	9208      	str	r2, [sp, #32]
 8008052:	f000 fc21 	bl	8008898 <__i2b>
 8008056:	4605      	mov	r5, r0
 8008058:	b15e      	cbz	r6, 8008072 <_dtoa_r+0x74a>
 800805a:	9b08      	ldr	r3, [sp, #32]
 800805c:	2b00      	cmp	r3, #0
 800805e:	dd08      	ble.n	8008072 <_dtoa_r+0x74a>
 8008060:	42b3      	cmp	r3, r6
 8008062:	9a08      	ldr	r2, [sp, #32]
 8008064:	bfa8      	it	ge
 8008066:	4633      	movge	r3, r6
 8008068:	eba8 0803 	sub.w	r8, r8, r3
 800806c:	1af6      	subs	r6, r6, r3
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	9308      	str	r3, [sp, #32]
 8008072:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008074:	b1f3      	cbz	r3, 80080b4 <_dtoa_r+0x78c>
 8008076:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008078:	2b00      	cmp	r3, #0
 800807a:	f000 80b7 	beq.w	80081ec <_dtoa_r+0x8c4>
 800807e:	b18c      	cbz	r4, 80080a4 <_dtoa_r+0x77c>
 8008080:	4629      	mov	r1, r5
 8008082:	4622      	mov	r2, r4
 8008084:	4658      	mov	r0, fp
 8008086:	f000 fcc7 	bl	8008a18 <__pow5mult>
 800808a:	464a      	mov	r2, r9
 800808c:	4601      	mov	r1, r0
 800808e:	4605      	mov	r5, r0
 8008090:	4658      	mov	r0, fp
 8008092:	f000 fc17 	bl	80088c4 <__multiply>
 8008096:	4649      	mov	r1, r9
 8008098:	9004      	str	r0, [sp, #16]
 800809a:	4658      	mov	r0, fp
 800809c:	f000 fb48 	bl	8008730 <_Bfree>
 80080a0:	9b04      	ldr	r3, [sp, #16]
 80080a2:	4699      	mov	r9, r3
 80080a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80080a6:	1b1a      	subs	r2, r3, r4
 80080a8:	d004      	beq.n	80080b4 <_dtoa_r+0x78c>
 80080aa:	4649      	mov	r1, r9
 80080ac:	4658      	mov	r0, fp
 80080ae:	f000 fcb3 	bl	8008a18 <__pow5mult>
 80080b2:	4681      	mov	r9, r0
 80080b4:	2101      	movs	r1, #1
 80080b6:	4658      	mov	r0, fp
 80080b8:	f000 fbee 	bl	8008898 <__i2b>
 80080bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080be:	4604      	mov	r4, r0
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	f000 81cf 	beq.w	8008464 <_dtoa_r+0xb3c>
 80080c6:	461a      	mov	r2, r3
 80080c8:	4601      	mov	r1, r0
 80080ca:	4658      	mov	r0, fp
 80080cc:	f000 fca4 	bl	8008a18 <__pow5mult>
 80080d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	4604      	mov	r4, r0
 80080d6:	f300 8095 	bgt.w	8008204 <_dtoa_r+0x8dc>
 80080da:	9b02      	ldr	r3, [sp, #8]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f040 8087 	bne.w	80081f0 <_dtoa_r+0x8c8>
 80080e2:	9b03      	ldr	r3, [sp, #12]
 80080e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f040 8089 	bne.w	8008200 <_dtoa_r+0x8d8>
 80080ee:	9b03      	ldr	r3, [sp, #12]
 80080f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080f4:	0d1b      	lsrs	r3, r3, #20
 80080f6:	051b      	lsls	r3, r3, #20
 80080f8:	b12b      	cbz	r3, 8008106 <_dtoa_r+0x7de>
 80080fa:	9b08      	ldr	r3, [sp, #32]
 80080fc:	3301      	adds	r3, #1
 80080fe:	9308      	str	r3, [sp, #32]
 8008100:	f108 0801 	add.w	r8, r8, #1
 8008104:	2301      	movs	r3, #1
 8008106:	930a      	str	r3, [sp, #40]	@ 0x28
 8008108:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800810a:	2b00      	cmp	r3, #0
 800810c:	f000 81b0 	beq.w	8008470 <_dtoa_r+0xb48>
 8008110:	6923      	ldr	r3, [r4, #16]
 8008112:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008116:	6918      	ldr	r0, [r3, #16]
 8008118:	f000 fb72 	bl	8008800 <__hi0bits>
 800811c:	f1c0 0020 	rsb	r0, r0, #32
 8008120:	9b08      	ldr	r3, [sp, #32]
 8008122:	4418      	add	r0, r3
 8008124:	f010 001f 	ands.w	r0, r0, #31
 8008128:	d077      	beq.n	800821a <_dtoa_r+0x8f2>
 800812a:	f1c0 0320 	rsb	r3, r0, #32
 800812e:	2b04      	cmp	r3, #4
 8008130:	dd6b      	ble.n	800820a <_dtoa_r+0x8e2>
 8008132:	9b08      	ldr	r3, [sp, #32]
 8008134:	f1c0 001c 	rsb	r0, r0, #28
 8008138:	4403      	add	r3, r0
 800813a:	4480      	add	r8, r0
 800813c:	4406      	add	r6, r0
 800813e:	9308      	str	r3, [sp, #32]
 8008140:	f1b8 0f00 	cmp.w	r8, #0
 8008144:	dd05      	ble.n	8008152 <_dtoa_r+0x82a>
 8008146:	4649      	mov	r1, r9
 8008148:	4642      	mov	r2, r8
 800814a:	4658      	mov	r0, fp
 800814c:	f000 fcbe 	bl	8008acc <__lshift>
 8008150:	4681      	mov	r9, r0
 8008152:	9b08      	ldr	r3, [sp, #32]
 8008154:	2b00      	cmp	r3, #0
 8008156:	dd05      	ble.n	8008164 <_dtoa_r+0x83c>
 8008158:	4621      	mov	r1, r4
 800815a:	461a      	mov	r2, r3
 800815c:	4658      	mov	r0, fp
 800815e:	f000 fcb5 	bl	8008acc <__lshift>
 8008162:	4604      	mov	r4, r0
 8008164:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008166:	2b00      	cmp	r3, #0
 8008168:	d059      	beq.n	800821e <_dtoa_r+0x8f6>
 800816a:	4621      	mov	r1, r4
 800816c:	4648      	mov	r0, r9
 800816e:	f000 fd19 	bl	8008ba4 <__mcmp>
 8008172:	2800      	cmp	r0, #0
 8008174:	da53      	bge.n	800821e <_dtoa_r+0x8f6>
 8008176:	1e7b      	subs	r3, r7, #1
 8008178:	9304      	str	r3, [sp, #16]
 800817a:	4649      	mov	r1, r9
 800817c:	2300      	movs	r3, #0
 800817e:	220a      	movs	r2, #10
 8008180:	4658      	mov	r0, fp
 8008182:	f000 faf7 	bl	8008774 <__multadd>
 8008186:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008188:	4681      	mov	r9, r0
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 8172 	beq.w	8008474 <_dtoa_r+0xb4c>
 8008190:	2300      	movs	r3, #0
 8008192:	4629      	mov	r1, r5
 8008194:	220a      	movs	r2, #10
 8008196:	4658      	mov	r0, fp
 8008198:	f000 faec 	bl	8008774 <__multadd>
 800819c:	9b00      	ldr	r3, [sp, #0]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	4605      	mov	r5, r0
 80081a2:	dc67      	bgt.n	8008274 <_dtoa_r+0x94c>
 80081a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a6:	2b02      	cmp	r3, #2
 80081a8:	dc41      	bgt.n	800822e <_dtoa_r+0x906>
 80081aa:	e063      	b.n	8008274 <_dtoa_r+0x94c>
 80081ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80081ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80081b2:	e746      	b.n	8008042 <_dtoa_r+0x71a>
 80081b4:	9b07      	ldr	r3, [sp, #28]
 80081b6:	1e5c      	subs	r4, r3, #1
 80081b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ba:	42a3      	cmp	r3, r4
 80081bc:	bfbf      	itttt	lt
 80081be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80081c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80081c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80081c4:	1ae3      	sublt	r3, r4, r3
 80081c6:	bfb4      	ite	lt
 80081c8:	18d2      	addlt	r2, r2, r3
 80081ca:	1b1c      	subge	r4, r3, r4
 80081cc:	9b07      	ldr	r3, [sp, #28]
 80081ce:	bfbc      	itt	lt
 80081d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80081d2:	2400      	movlt	r4, #0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	bfb5      	itete	lt
 80081d8:	eba8 0603 	sublt.w	r6, r8, r3
 80081dc:	9b07      	ldrge	r3, [sp, #28]
 80081de:	2300      	movlt	r3, #0
 80081e0:	4646      	movge	r6, r8
 80081e2:	e730      	b.n	8008046 <_dtoa_r+0x71e>
 80081e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80081e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80081e8:	4646      	mov	r6, r8
 80081ea:	e735      	b.n	8008058 <_dtoa_r+0x730>
 80081ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80081ee:	e75c      	b.n	80080aa <_dtoa_r+0x782>
 80081f0:	2300      	movs	r3, #0
 80081f2:	e788      	b.n	8008106 <_dtoa_r+0x7de>
 80081f4:	3fe00000 	.word	0x3fe00000
 80081f8:	40240000 	.word	0x40240000
 80081fc:	40140000 	.word	0x40140000
 8008200:	9b02      	ldr	r3, [sp, #8]
 8008202:	e780      	b.n	8008106 <_dtoa_r+0x7de>
 8008204:	2300      	movs	r3, #0
 8008206:	930a      	str	r3, [sp, #40]	@ 0x28
 8008208:	e782      	b.n	8008110 <_dtoa_r+0x7e8>
 800820a:	d099      	beq.n	8008140 <_dtoa_r+0x818>
 800820c:	9a08      	ldr	r2, [sp, #32]
 800820e:	331c      	adds	r3, #28
 8008210:	441a      	add	r2, r3
 8008212:	4498      	add	r8, r3
 8008214:	441e      	add	r6, r3
 8008216:	9208      	str	r2, [sp, #32]
 8008218:	e792      	b.n	8008140 <_dtoa_r+0x818>
 800821a:	4603      	mov	r3, r0
 800821c:	e7f6      	b.n	800820c <_dtoa_r+0x8e4>
 800821e:	9b07      	ldr	r3, [sp, #28]
 8008220:	9704      	str	r7, [sp, #16]
 8008222:	2b00      	cmp	r3, #0
 8008224:	dc20      	bgt.n	8008268 <_dtoa_r+0x940>
 8008226:	9300      	str	r3, [sp, #0]
 8008228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800822a:	2b02      	cmp	r3, #2
 800822c:	dd1e      	ble.n	800826c <_dtoa_r+0x944>
 800822e:	9b00      	ldr	r3, [sp, #0]
 8008230:	2b00      	cmp	r3, #0
 8008232:	f47f aec0 	bne.w	8007fb6 <_dtoa_r+0x68e>
 8008236:	4621      	mov	r1, r4
 8008238:	2205      	movs	r2, #5
 800823a:	4658      	mov	r0, fp
 800823c:	f000 fa9a 	bl	8008774 <__multadd>
 8008240:	4601      	mov	r1, r0
 8008242:	4604      	mov	r4, r0
 8008244:	4648      	mov	r0, r9
 8008246:	f000 fcad 	bl	8008ba4 <__mcmp>
 800824a:	2800      	cmp	r0, #0
 800824c:	f77f aeb3 	ble.w	8007fb6 <_dtoa_r+0x68e>
 8008250:	4656      	mov	r6, sl
 8008252:	2331      	movs	r3, #49	@ 0x31
 8008254:	f806 3b01 	strb.w	r3, [r6], #1
 8008258:	9b04      	ldr	r3, [sp, #16]
 800825a:	3301      	adds	r3, #1
 800825c:	9304      	str	r3, [sp, #16]
 800825e:	e6ae      	b.n	8007fbe <_dtoa_r+0x696>
 8008260:	9c07      	ldr	r4, [sp, #28]
 8008262:	9704      	str	r7, [sp, #16]
 8008264:	4625      	mov	r5, r4
 8008266:	e7f3      	b.n	8008250 <_dtoa_r+0x928>
 8008268:	9b07      	ldr	r3, [sp, #28]
 800826a:	9300      	str	r3, [sp, #0]
 800826c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800826e:	2b00      	cmp	r3, #0
 8008270:	f000 8104 	beq.w	800847c <_dtoa_r+0xb54>
 8008274:	2e00      	cmp	r6, #0
 8008276:	dd05      	ble.n	8008284 <_dtoa_r+0x95c>
 8008278:	4629      	mov	r1, r5
 800827a:	4632      	mov	r2, r6
 800827c:	4658      	mov	r0, fp
 800827e:	f000 fc25 	bl	8008acc <__lshift>
 8008282:	4605      	mov	r5, r0
 8008284:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008286:	2b00      	cmp	r3, #0
 8008288:	d05a      	beq.n	8008340 <_dtoa_r+0xa18>
 800828a:	6869      	ldr	r1, [r5, #4]
 800828c:	4658      	mov	r0, fp
 800828e:	f000 fa0f 	bl	80086b0 <_Balloc>
 8008292:	4606      	mov	r6, r0
 8008294:	b928      	cbnz	r0, 80082a2 <_dtoa_r+0x97a>
 8008296:	4b84      	ldr	r3, [pc, #528]	@ (80084a8 <_dtoa_r+0xb80>)
 8008298:	4602      	mov	r2, r0
 800829a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800829e:	f7ff bb5a 	b.w	8007956 <_dtoa_r+0x2e>
 80082a2:	692a      	ldr	r2, [r5, #16]
 80082a4:	3202      	adds	r2, #2
 80082a6:	0092      	lsls	r2, r2, #2
 80082a8:	f105 010c 	add.w	r1, r5, #12
 80082ac:	300c      	adds	r0, #12
 80082ae:	f000 ffc1 	bl	8009234 <memcpy>
 80082b2:	2201      	movs	r2, #1
 80082b4:	4631      	mov	r1, r6
 80082b6:	4658      	mov	r0, fp
 80082b8:	f000 fc08 	bl	8008acc <__lshift>
 80082bc:	f10a 0301 	add.w	r3, sl, #1
 80082c0:	9307      	str	r3, [sp, #28]
 80082c2:	9b00      	ldr	r3, [sp, #0]
 80082c4:	4453      	add	r3, sl
 80082c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082c8:	9b02      	ldr	r3, [sp, #8]
 80082ca:	f003 0301 	and.w	r3, r3, #1
 80082ce:	462f      	mov	r7, r5
 80082d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80082d2:	4605      	mov	r5, r0
 80082d4:	9b07      	ldr	r3, [sp, #28]
 80082d6:	4621      	mov	r1, r4
 80082d8:	3b01      	subs	r3, #1
 80082da:	4648      	mov	r0, r9
 80082dc:	9300      	str	r3, [sp, #0]
 80082de:	f7ff fa9b 	bl	8007818 <quorem>
 80082e2:	4639      	mov	r1, r7
 80082e4:	9002      	str	r0, [sp, #8]
 80082e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80082ea:	4648      	mov	r0, r9
 80082ec:	f000 fc5a 	bl	8008ba4 <__mcmp>
 80082f0:	462a      	mov	r2, r5
 80082f2:	9008      	str	r0, [sp, #32]
 80082f4:	4621      	mov	r1, r4
 80082f6:	4658      	mov	r0, fp
 80082f8:	f000 fc70 	bl	8008bdc <__mdiff>
 80082fc:	68c2      	ldr	r2, [r0, #12]
 80082fe:	4606      	mov	r6, r0
 8008300:	bb02      	cbnz	r2, 8008344 <_dtoa_r+0xa1c>
 8008302:	4601      	mov	r1, r0
 8008304:	4648      	mov	r0, r9
 8008306:	f000 fc4d 	bl	8008ba4 <__mcmp>
 800830a:	4602      	mov	r2, r0
 800830c:	4631      	mov	r1, r6
 800830e:	4658      	mov	r0, fp
 8008310:	920e      	str	r2, [sp, #56]	@ 0x38
 8008312:	f000 fa0d 	bl	8008730 <_Bfree>
 8008316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008318:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800831a:	9e07      	ldr	r6, [sp, #28]
 800831c:	ea43 0102 	orr.w	r1, r3, r2
 8008320:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008322:	4319      	orrs	r1, r3
 8008324:	d110      	bne.n	8008348 <_dtoa_r+0xa20>
 8008326:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800832a:	d029      	beq.n	8008380 <_dtoa_r+0xa58>
 800832c:	9b08      	ldr	r3, [sp, #32]
 800832e:	2b00      	cmp	r3, #0
 8008330:	dd02      	ble.n	8008338 <_dtoa_r+0xa10>
 8008332:	9b02      	ldr	r3, [sp, #8]
 8008334:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008338:	9b00      	ldr	r3, [sp, #0]
 800833a:	f883 8000 	strb.w	r8, [r3]
 800833e:	e63f      	b.n	8007fc0 <_dtoa_r+0x698>
 8008340:	4628      	mov	r0, r5
 8008342:	e7bb      	b.n	80082bc <_dtoa_r+0x994>
 8008344:	2201      	movs	r2, #1
 8008346:	e7e1      	b.n	800830c <_dtoa_r+0x9e4>
 8008348:	9b08      	ldr	r3, [sp, #32]
 800834a:	2b00      	cmp	r3, #0
 800834c:	db04      	blt.n	8008358 <_dtoa_r+0xa30>
 800834e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008350:	430b      	orrs	r3, r1
 8008352:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008354:	430b      	orrs	r3, r1
 8008356:	d120      	bne.n	800839a <_dtoa_r+0xa72>
 8008358:	2a00      	cmp	r2, #0
 800835a:	dded      	ble.n	8008338 <_dtoa_r+0xa10>
 800835c:	4649      	mov	r1, r9
 800835e:	2201      	movs	r2, #1
 8008360:	4658      	mov	r0, fp
 8008362:	f000 fbb3 	bl	8008acc <__lshift>
 8008366:	4621      	mov	r1, r4
 8008368:	4681      	mov	r9, r0
 800836a:	f000 fc1b 	bl	8008ba4 <__mcmp>
 800836e:	2800      	cmp	r0, #0
 8008370:	dc03      	bgt.n	800837a <_dtoa_r+0xa52>
 8008372:	d1e1      	bne.n	8008338 <_dtoa_r+0xa10>
 8008374:	f018 0f01 	tst.w	r8, #1
 8008378:	d0de      	beq.n	8008338 <_dtoa_r+0xa10>
 800837a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800837e:	d1d8      	bne.n	8008332 <_dtoa_r+0xa0a>
 8008380:	9a00      	ldr	r2, [sp, #0]
 8008382:	2339      	movs	r3, #57	@ 0x39
 8008384:	7013      	strb	r3, [r2, #0]
 8008386:	4633      	mov	r3, r6
 8008388:	461e      	mov	r6, r3
 800838a:	3b01      	subs	r3, #1
 800838c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008390:	2a39      	cmp	r2, #57	@ 0x39
 8008392:	d052      	beq.n	800843a <_dtoa_r+0xb12>
 8008394:	3201      	adds	r2, #1
 8008396:	701a      	strb	r2, [r3, #0]
 8008398:	e612      	b.n	8007fc0 <_dtoa_r+0x698>
 800839a:	2a00      	cmp	r2, #0
 800839c:	dd07      	ble.n	80083ae <_dtoa_r+0xa86>
 800839e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80083a2:	d0ed      	beq.n	8008380 <_dtoa_r+0xa58>
 80083a4:	9a00      	ldr	r2, [sp, #0]
 80083a6:	f108 0301 	add.w	r3, r8, #1
 80083aa:	7013      	strb	r3, [r2, #0]
 80083ac:	e608      	b.n	8007fc0 <_dtoa_r+0x698>
 80083ae:	9b07      	ldr	r3, [sp, #28]
 80083b0:	9a07      	ldr	r2, [sp, #28]
 80083b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80083b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d028      	beq.n	800840e <_dtoa_r+0xae6>
 80083bc:	4649      	mov	r1, r9
 80083be:	2300      	movs	r3, #0
 80083c0:	220a      	movs	r2, #10
 80083c2:	4658      	mov	r0, fp
 80083c4:	f000 f9d6 	bl	8008774 <__multadd>
 80083c8:	42af      	cmp	r7, r5
 80083ca:	4681      	mov	r9, r0
 80083cc:	f04f 0300 	mov.w	r3, #0
 80083d0:	f04f 020a 	mov.w	r2, #10
 80083d4:	4639      	mov	r1, r7
 80083d6:	4658      	mov	r0, fp
 80083d8:	d107      	bne.n	80083ea <_dtoa_r+0xac2>
 80083da:	f000 f9cb 	bl	8008774 <__multadd>
 80083de:	4607      	mov	r7, r0
 80083e0:	4605      	mov	r5, r0
 80083e2:	9b07      	ldr	r3, [sp, #28]
 80083e4:	3301      	adds	r3, #1
 80083e6:	9307      	str	r3, [sp, #28]
 80083e8:	e774      	b.n	80082d4 <_dtoa_r+0x9ac>
 80083ea:	f000 f9c3 	bl	8008774 <__multadd>
 80083ee:	4629      	mov	r1, r5
 80083f0:	4607      	mov	r7, r0
 80083f2:	2300      	movs	r3, #0
 80083f4:	220a      	movs	r2, #10
 80083f6:	4658      	mov	r0, fp
 80083f8:	f000 f9bc 	bl	8008774 <__multadd>
 80083fc:	4605      	mov	r5, r0
 80083fe:	e7f0      	b.n	80083e2 <_dtoa_r+0xaba>
 8008400:	9b00      	ldr	r3, [sp, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	bfcc      	ite	gt
 8008406:	461e      	movgt	r6, r3
 8008408:	2601      	movle	r6, #1
 800840a:	4456      	add	r6, sl
 800840c:	2700      	movs	r7, #0
 800840e:	4649      	mov	r1, r9
 8008410:	2201      	movs	r2, #1
 8008412:	4658      	mov	r0, fp
 8008414:	f000 fb5a 	bl	8008acc <__lshift>
 8008418:	4621      	mov	r1, r4
 800841a:	4681      	mov	r9, r0
 800841c:	f000 fbc2 	bl	8008ba4 <__mcmp>
 8008420:	2800      	cmp	r0, #0
 8008422:	dcb0      	bgt.n	8008386 <_dtoa_r+0xa5e>
 8008424:	d102      	bne.n	800842c <_dtoa_r+0xb04>
 8008426:	f018 0f01 	tst.w	r8, #1
 800842a:	d1ac      	bne.n	8008386 <_dtoa_r+0xa5e>
 800842c:	4633      	mov	r3, r6
 800842e:	461e      	mov	r6, r3
 8008430:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008434:	2a30      	cmp	r2, #48	@ 0x30
 8008436:	d0fa      	beq.n	800842e <_dtoa_r+0xb06>
 8008438:	e5c2      	b.n	8007fc0 <_dtoa_r+0x698>
 800843a:	459a      	cmp	sl, r3
 800843c:	d1a4      	bne.n	8008388 <_dtoa_r+0xa60>
 800843e:	9b04      	ldr	r3, [sp, #16]
 8008440:	3301      	adds	r3, #1
 8008442:	9304      	str	r3, [sp, #16]
 8008444:	2331      	movs	r3, #49	@ 0x31
 8008446:	f88a 3000 	strb.w	r3, [sl]
 800844a:	e5b9      	b.n	8007fc0 <_dtoa_r+0x698>
 800844c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800844e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80084ac <_dtoa_r+0xb84>
 8008452:	b11b      	cbz	r3, 800845c <_dtoa_r+0xb34>
 8008454:	f10a 0308 	add.w	r3, sl, #8
 8008458:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800845a:	6013      	str	r3, [r2, #0]
 800845c:	4650      	mov	r0, sl
 800845e:	b019      	add	sp, #100	@ 0x64
 8008460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008466:	2b01      	cmp	r3, #1
 8008468:	f77f ae37 	ble.w	80080da <_dtoa_r+0x7b2>
 800846c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800846e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008470:	2001      	movs	r0, #1
 8008472:	e655      	b.n	8008120 <_dtoa_r+0x7f8>
 8008474:	9b00      	ldr	r3, [sp, #0]
 8008476:	2b00      	cmp	r3, #0
 8008478:	f77f aed6 	ble.w	8008228 <_dtoa_r+0x900>
 800847c:	4656      	mov	r6, sl
 800847e:	4621      	mov	r1, r4
 8008480:	4648      	mov	r0, r9
 8008482:	f7ff f9c9 	bl	8007818 <quorem>
 8008486:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800848a:	f806 8b01 	strb.w	r8, [r6], #1
 800848e:	9b00      	ldr	r3, [sp, #0]
 8008490:	eba6 020a 	sub.w	r2, r6, sl
 8008494:	4293      	cmp	r3, r2
 8008496:	ddb3      	ble.n	8008400 <_dtoa_r+0xad8>
 8008498:	4649      	mov	r1, r9
 800849a:	2300      	movs	r3, #0
 800849c:	220a      	movs	r2, #10
 800849e:	4658      	mov	r0, fp
 80084a0:	f000 f968 	bl	8008774 <__multadd>
 80084a4:	4681      	mov	r9, r0
 80084a6:	e7ea      	b.n	800847e <_dtoa_r+0xb56>
 80084a8:	08009f0b 	.word	0x08009f0b
 80084ac:	08009ea6 	.word	0x08009ea6

080084b0 <_free_r>:
 80084b0:	b538      	push	{r3, r4, r5, lr}
 80084b2:	4605      	mov	r5, r0
 80084b4:	2900      	cmp	r1, #0
 80084b6:	d041      	beq.n	800853c <_free_r+0x8c>
 80084b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084bc:	1f0c      	subs	r4, r1, #4
 80084be:	2b00      	cmp	r3, #0
 80084c0:	bfb8      	it	lt
 80084c2:	18e4      	addlt	r4, r4, r3
 80084c4:	f000 f8e8 	bl	8008698 <__malloc_lock>
 80084c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008540 <_free_r+0x90>)
 80084ca:	6813      	ldr	r3, [r2, #0]
 80084cc:	b933      	cbnz	r3, 80084dc <_free_r+0x2c>
 80084ce:	6063      	str	r3, [r4, #4]
 80084d0:	6014      	str	r4, [r2, #0]
 80084d2:	4628      	mov	r0, r5
 80084d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084d8:	f000 b8e4 	b.w	80086a4 <__malloc_unlock>
 80084dc:	42a3      	cmp	r3, r4
 80084de:	d908      	bls.n	80084f2 <_free_r+0x42>
 80084e0:	6820      	ldr	r0, [r4, #0]
 80084e2:	1821      	adds	r1, r4, r0
 80084e4:	428b      	cmp	r3, r1
 80084e6:	bf01      	itttt	eq
 80084e8:	6819      	ldreq	r1, [r3, #0]
 80084ea:	685b      	ldreq	r3, [r3, #4]
 80084ec:	1809      	addeq	r1, r1, r0
 80084ee:	6021      	streq	r1, [r4, #0]
 80084f0:	e7ed      	b.n	80084ce <_free_r+0x1e>
 80084f2:	461a      	mov	r2, r3
 80084f4:	685b      	ldr	r3, [r3, #4]
 80084f6:	b10b      	cbz	r3, 80084fc <_free_r+0x4c>
 80084f8:	42a3      	cmp	r3, r4
 80084fa:	d9fa      	bls.n	80084f2 <_free_r+0x42>
 80084fc:	6811      	ldr	r1, [r2, #0]
 80084fe:	1850      	adds	r0, r2, r1
 8008500:	42a0      	cmp	r0, r4
 8008502:	d10b      	bne.n	800851c <_free_r+0x6c>
 8008504:	6820      	ldr	r0, [r4, #0]
 8008506:	4401      	add	r1, r0
 8008508:	1850      	adds	r0, r2, r1
 800850a:	4283      	cmp	r3, r0
 800850c:	6011      	str	r1, [r2, #0]
 800850e:	d1e0      	bne.n	80084d2 <_free_r+0x22>
 8008510:	6818      	ldr	r0, [r3, #0]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	6053      	str	r3, [r2, #4]
 8008516:	4408      	add	r0, r1
 8008518:	6010      	str	r0, [r2, #0]
 800851a:	e7da      	b.n	80084d2 <_free_r+0x22>
 800851c:	d902      	bls.n	8008524 <_free_r+0x74>
 800851e:	230c      	movs	r3, #12
 8008520:	602b      	str	r3, [r5, #0]
 8008522:	e7d6      	b.n	80084d2 <_free_r+0x22>
 8008524:	6820      	ldr	r0, [r4, #0]
 8008526:	1821      	adds	r1, r4, r0
 8008528:	428b      	cmp	r3, r1
 800852a:	bf04      	itt	eq
 800852c:	6819      	ldreq	r1, [r3, #0]
 800852e:	685b      	ldreq	r3, [r3, #4]
 8008530:	6063      	str	r3, [r4, #4]
 8008532:	bf04      	itt	eq
 8008534:	1809      	addeq	r1, r1, r0
 8008536:	6021      	streq	r1, [r4, #0]
 8008538:	6054      	str	r4, [r2, #4]
 800853a:	e7ca      	b.n	80084d2 <_free_r+0x22>
 800853c:	bd38      	pop	{r3, r4, r5, pc}
 800853e:	bf00      	nop
 8008540:	2000074c 	.word	0x2000074c

08008544 <malloc>:
 8008544:	4b02      	ldr	r3, [pc, #8]	@ (8008550 <malloc+0xc>)
 8008546:	4601      	mov	r1, r0
 8008548:	6818      	ldr	r0, [r3, #0]
 800854a:	f000 b825 	b.w	8008598 <_malloc_r>
 800854e:	bf00      	nop
 8008550:	2000009c 	.word	0x2000009c

08008554 <sbrk_aligned>:
 8008554:	b570      	push	{r4, r5, r6, lr}
 8008556:	4e0f      	ldr	r6, [pc, #60]	@ (8008594 <sbrk_aligned+0x40>)
 8008558:	460c      	mov	r4, r1
 800855a:	6831      	ldr	r1, [r6, #0]
 800855c:	4605      	mov	r5, r0
 800855e:	b911      	cbnz	r1, 8008566 <sbrk_aligned+0x12>
 8008560:	f000 fe58 	bl	8009214 <_sbrk_r>
 8008564:	6030      	str	r0, [r6, #0]
 8008566:	4621      	mov	r1, r4
 8008568:	4628      	mov	r0, r5
 800856a:	f000 fe53 	bl	8009214 <_sbrk_r>
 800856e:	1c43      	adds	r3, r0, #1
 8008570:	d103      	bne.n	800857a <sbrk_aligned+0x26>
 8008572:	f04f 34ff 	mov.w	r4, #4294967295
 8008576:	4620      	mov	r0, r4
 8008578:	bd70      	pop	{r4, r5, r6, pc}
 800857a:	1cc4      	adds	r4, r0, #3
 800857c:	f024 0403 	bic.w	r4, r4, #3
 8008580:	42a0      	cmp	r0, r4
 8008582:	d0f8      	beq.n	8008576 <sbrk_aligned+0x22>
 8008584:	1a21      	subs	r1, r4, r0
 8008586:	4628      	mov	r0, r5
 8008588:	f000 fe44 	bl	8009214 <_sbrk_r>
 800858c:	3001      	adds	r0, #1
 800858e:	d1f2      	bne.n	8008576 <sbrk_aligned+0x22>
 8008590:	e7ef      	b.n	8008572 <sbrk_aligned+0x1e>
 8008592:	bf00      	nop
 8008594:	20000748 	.word	0x20000748

08008598 <_malloc_r>:
 8008598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800859c:	1ccd      	adds	r5, r1, #3
 800859e:	f025 0503 	bic.w	r5, r5, #3
 80085a2:	3508      	adds	r5, #8
 80085a4:	2d0c      	cmp	r5, #12
 80085a6:	bf38      	it	cc
 80085a8:	250c      	movcc	r5, #12
 80085aa:	2d00      	cmp	r5, #0
 80085ac:	4606      	mov	r6, r0
 80085ae:	db01      	blt.n	80085b4 <_malloc_r+0x1c>
 80085b0:	42a9      	cmp	r1, r5
 80085b2:	d904      	bls.n	80085be <_malloc_r+0x26>
 80085b4:	230c      	movs	r3, #12
 80085b6:	6033      	str	r3, [r6, #0]
 80085b8:	2000      	movs	r0, #0
 80085ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008694 <_malloc_r+0xfc>
 80085c2:	f000 f869 	bl	8008698 <__malloc_lock>
 80085c6:	f8d8 3000 	ldr.w	r3, [r8]
 80085ca:	461c      	mov	r4, r3
 80085cc:	bb44      	cbnz	r4, 8008620 <_malloc_r+0x88>
 80085ce:	4629      	mov	r1, r5
 80085d0:	4630      	mov	r0, r6
 80085d2:	f7ff ffbf 	bl	8008554 <sbrk_aligned>
 80085d6:	1c43      	adds	r3, r0, #1
 80085d8:	4604      	mov	r4, r0
 80085da:	d158      	bne.n	800868e <_malloc_r+0xf6>
 80085dc:	f8d8 4000 	ldr.w	r4, [r8]
 80085e0:	4627      	mov	r7, r4
 80085e2:	2f00      	cmp	r7, #0
 80085e4:	d143      	bne.n	800866e <_malloc_r+0xd6>
 80085e6:	2c00      	cmp	r4, #0
 80085e8:	d04b      	beq.n	8008682 <_malloc_r+0xea>
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	4639      	mov	r1, r7
 80085ee:	4630      	mov	r0, r6
 80085f0:	eb04 0903 	add.w	r9, r4, r3
 80085f4:	f000 fe0e 	bl	8009214 <_sbrk_r>
 80085f8:	4581      	cmp	r9, r0
 80085fa:	d142      	bne.n	8008682 <_malloc_r+0xea>
 80085fc:	6821      	ldr	r1, [r4, #0]
 80085fe:	1a6d      	subs	r5, r5, r1
 8008600:	4629      	mov	r1, r5
 8008602:	4630      	mov	r0, r6
 8008604:	f7ff ffa6 	bl	8008554 <sbrk_aligned>
 8008608:	3001      	adds	r0, #1
 800860a:	d03a      	beq.n	8008682 <_malloc_r+0xea>
 800860c:	6823      	ldr	r3, [r4, #0]
 800860e:	442b      	add	r3, r5
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	f8d8 3000 	ldr.w	r3, [r8]
 8008616:	685a      	ldr	r2, [r3, #4]
 8008618:	bb62      	cbnz	r2, 8008674 <_malloc_r+0xdc>
 800861a:	f8c8 7000 	str.w	r7, [r8]
 800861e:	e00f      	b.n	8008640 <_malloc_r+0xa8>
 8008620:	6822      	ldr	r2, [r4, #0]
 8008622:	1b52      	subs	r2, r2, r5
 8008624:	d420      	bmi.n	8008668 <_malloc_r+0xd0>
 8008626:	2a0b      	cmp	r2, #11
 8008628:	d917      	bls.n	800865a <_malloc_r+0xc2>
 800862a:	1961      	adds	r1, r4, r5
 800862c:	42a3      	cmp	r3, r4
 800862e:	6025      	str	r5, [r4, #0]
 8008630:	bf18      	it	ne
 8008632:	6059      	strne	r1, [r3, #4]
 8008634:	6863      	ldr	r3, [r4, #4]
 8008636:	bf08      	it	eq
 8008638:	f8c8 1000 	streq.w	r1, [r8]
 800863c:	5162      	str	r2, [r4, r5]
 800863e:	604b      	str	r3, [r1, #4]
 8008640:	4630      	mov	r0, r6
 8008642:	f000 f82f 	bl	80086a4 <__malloc_unlock>
 8008646:	f104 000b 	add.w	r0, r4, #11
 800864a:	1d23      	adds	r3, r4, #4
 800864c:	f020 0007 	bic.w	r0, r0, #7
 8008650:	1ac2      	subs	r2, r0, r3
 8008652:	bf1c      	itt	ne
 8008654:	1a1b      	subne	r3, r3, r0
 8008656:	50a3      	strne	r3, [r4, r2]
 8008658:	e7af      	b.n	80085ba <_malloc_r+0x22>
 800865a:	6862      	ldr	r2, [r4, #4]
 800865c:	42a3      	cmp	r3, r4
 800865e:	bf0c      	ite	eq
 8008660:	f8c8 2000 	streq.w	r2, [r8]
 8008664:	605a      	strne	r2, [r3, #4]
 8008666:	e7eb      	b.n	8008640 <_malloc_r+0xa8>
 8008668:	4623      	mov	r3, r4
 800866a:	6864      	ldr	r4, [r4, #4]
 800866c:	e7ae      	b.n	80085cc <_malloc_r+0x34>
 800866e:	463c      	mov	r4, r7
 8008670:	687f      	ldr	r7, [r7, #4]
 8008672:	e7b6      	b.n	80085e2 <_malloc_r+0x4a>
 8008674:	461a      	mov	r2, r3
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	42a3      	cmp	r3, r4
 800867a:	d1fb      	bne.n	8008674 <_malloc_r+0xdc>
 800867c:	2300      	movs	r3, #0
 800867e:	6053      	str	r3, [r2, #4]
 8008680:	e7de      	b.n	8008640 <_malloc_r+0xa8>
 8008682:	230c      	movs	r3, #12
 8008684:	6033      	str	r3, [r6, #0]
 8008686:	4630      	mov	r0, r6
 8008688:	f000 f80c 	bl	80086a4 <__malloc_unlock>
 800868c:	e794      	b.n	80085b8 <_malloc_r+0x20>
 800868e:	6005      	str	r5, [r0, #0]
 8008690:	e7d6      	b.n	8008640 <_malloc_r+0xa8>
 8008692:	bf00      	nop
 8008694:	2000074c 	.word	0x2000074c

08008698 <__malloc_lock>:
 8008698:	4801      	ldr	r0, [pc, #4]	@ (80086a0 <__malloc_lock+0x8>)
 800869a:	f7ff b89c 	b.w	80077d6 <__retarget_lock_acquire_recursive>
 800869e:	bf00      	nop
 80086a0:	20000744 	.word	0x20000744

080086a4 <__malloc_unlock>:
 80086a4:	4801      	ldr	r0, [pc, #4]	@ (80086ac <__malloc_unlock+0x8>)
 80086a6:	f7ff b897 	b.w	80077d8 <__retarget_lock_release_recursive>
 80086aa:	bf00      	nop
 80086ac:	20000744 	.word	0x20000744

080086b0 <_Balloc>:
 80086b0:	b570      	push	{r4, r5, r6, lr}
 80086b2:	69c6      	ldr	r6, [r0, #28]
 80086b4:	4604      	mov	r4, r0
 80086b6:	460d      	mov	r5, r1
 80086b8:	b976      	cbnz	r6, 80086d8 <_Balloc+0x28>
 80086ba:	2010      	movs	r0, #16
 80086bc:	f7ff ff42 	bl	8008544 <malloc>
 80086c0:	4602      	mov	r2, r0
 80086c2:	61e0      	str	r0, [r4, #28]
 80086c4:	b920      	cbnz	r0, 80086d0 <_Balloc+0x20>
 80086c6:	4b18      	ldr	r3, [pc, #96]	@ (8008728 <_Balloc+0x78>)
 80086c8:	4818      	ldr	r0, [pc, #96]	@ (800872c <_Balloc+0x7c>)
 80086ca:	216b      	movs	r1, #107	@ 0x6b
 80086cc:	f7ff f886 	bl	80077dc <__assert_func>
 80086d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086d4:	6006      	str	r6, [r0, #0]
 80086d6:	60c6      	str	r6, [r0, #12]
 80086d8:	69e6      	ldr	r6, [r4, #28]
 80086da:	68f3      	ldr	r3, [r6, #12]
 80086dc:	b183      	cbz	r3, 8008700 <_Balloc+0x50>
 80086de:	69e3      	ldr	r3, [r4, #28]
 80086e0:	68db      	ldr	r3, [r3, #12]
 80086e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086e6:	b9b8      	cbnz	r0, 8008718 <_Balloc+0x68>
 80086e8:	2101      	movs	r1, #1
 80086ea:	fa01 f605 	lsl.w	r6, r1, r5
 80086ee:	1d72      	adds	r2, r6, #5
 80086f0:	0092      	lsls	r2, r2, #2
 80086f2:	4620      	mov	r0, r4
 80086f4:	f000 fdb3 	bl	800925e <_calloc_r>
 80086f8:	b160      	cbz	r0, 8008714 <_Balloc+0x64>
 80086fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086fe:	e00e      	b.n	800871e <_Balloc+0x6e>
 8008700:	2221      	movs	r2, #33	@ 0x21
 8008702:	2104      	movs	r1, #4
 8008704:	4620      	mov	r0, r4
 8008706:	f000 fdaa 	bl	800925e <_calloc_r>
 800870a:	69e3      	ldr	r3, [r4, #28]
 800870c:	60f0      	str	r0, [r6, #12]
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1e4      	bne.n	80086de <_Balloc+0x2e>
 8008714:	2000      	movs	r0, #0
 8008716:	bd70      	pop	{r4, r5, r6, pc}
 8008718:	6802      	ldr	r2, [r0, #0]
 800871a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800871e:	2300      	movs	r3, #0
 8008720:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008724:	e7f7      	b.n	8008716 <_Balloc+0x66>
 8008726:	bf00      	nop
 8008728:	08009df9 	.word	0x08009df9
 800872c:	08009f1c 	.word	0x08009f1c

08008730 <_Bfree>:
 8008730:	b570      	push	{r4, r5, r6, lr}
 8008732:	69c6      	ldr	r6, [r0, #28]
 8008734:	4605      	mov	r5, r0
 8008736:	460c      	mov	r4, r1
 8008738:	b976      	cbnz	r6, 8008758 <_Bfree+0x28>
 800873a:	2010      	movs	r0, #16
 800873c:	f7ff ff02 	bl	8008544 <malloc>
 8008740:	4602      	mov	r2, r0
 8008742:	61e8      	str	r0, [r5, #28]
 8008744:	b920      	cbnz	r0, 8008750 <_Bfree+0x20>
 8008746:	4b09      	ldr	r3, [pc, #36]	@ (800876c <_Bfree+0x3c>)
 8008748:	4809      	ldr	r0, [pc, #36]	@ (8008770 <_Bfree+0x40>)
 800874a:	218f      	movs	r1, #143	@ 0x8f
 800874c:	f7ff f846 	bl	80077dc <__assert_func>
 8008750:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008754:	6006      	str	r6, [r0, #0]
 8008756:	60c6      	str	r6, [r0, #12]
 8008758:	b13c      	cbz	r4, 800876a <_Bfree+0x3a>
 800875a:	69eb      	ldr	r3, [r5, #28]
 800875c:	6862      	ldr	r2, [r4, #4]
 800875e:	68db      	ldr	r3, [r3, #12]
 8008760:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008764:	6021      	str	r1, [r4, #0]
 8008766:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800876a:	bd70      	pop	{r4, r5, r6, pc}
 800876c:	08009df9 	.word	0x08009df9
 8008770:	08009f1c 	.word	0x08009f1c

08008774 <__multadd>:
 8008774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008778:	690d      	ldr	r5, [r1, #16]
 800877a:	4607      	mov	r7, r0
 800877c:	460c      	mov	r4, r1
 800877e:	461e      	mov	r6, r3
 8008780:	f101 0c14 	add.w	ip, r1, #20
 8008784:	2000      	movs	r0, #0
 8008786:	f8dc 3000 	ldr.w	r3, [ip]
 800878a:	b299      	uxth	r1, r3
 800878c:	fb02 6101 	mla	r1, r2, r1, r6
 8008790:	0c1e      	lsrs	r6, r3, #16
 8008792:	0c0b      	lsrs	r3, r1, #16
 8008794:	fb02 3306 	mla	r3, r2, r6, r3
 8008798:	b289      	uxth	r1, r1
 800879a:	3001      	adds	r0, #1
 800879c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80087a0:	4285      	cmp	r5, r0
 80087a2:	f84c 1b04 	str.w	r1, [ip], #4
 80087a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80087aa:	dcec      	bgt.n	8008786 <__multadd+0x12>
 80087ac:	b30e      	cbz	r6, 80087f2 <__multadd+0x7e>
 80087ae:	68a3      	ldr	r3, [r4, #8]
 80087b0:	42ab      	cmp	r3, r5
 80087b2:	dc19      	bgt.n	80087e8 <__multadd+0x74>
 80087b4:	6861      	ldr	r1, [r4, #4]
 80087b6:	4638      	mov	r0, r7
 80087b8:	3101      	adds	r1, #1
 80087ba:	f7ff ff79 	bl	80086b0 <_Balloc>
 80087be:	4680      	mov	r8, r0
 80087c0:	b928      	cbnz	r0, 80087ce <__multadd+0x5a>
 80087c2:	4602      	mov	r2, r0
 80087c4:	4b0c      	ldr	r3, [pc, #48]	@ (80087f8 <__multadd+0x84>)
 80087c6:	480d      	ldr	r0, [pc, #52]	@ (80087fc <__multadd+0x88>)
 80087c8:	21ba      	movs	r1, #186	@ 0xba
 80087ca:	f7ff f807 	bl	80077dc <__assert_func>
 80087ce:	6922      	ldr	r2, [r4, #16]
 80087d0:	3202      	adds	r2, #2
 80087d2:	f104 010c 	add.w	r1, r4, #12
 80087d6:	0092      	lsls	r2, r2, #2
 80087d8:	300c      	adds	r0, #12
 80087da:	f000 fd2b 	bl	8009234 <memcpy>
 80087de:	4621      	mov	r1, r4
 80087e0:	4638      	mov	r0, r7
 80087e2:	f7ff ffa5 	bl	8008730 <_Bfree>
 80087e6:	4644      	mov	r4, r8
 80087e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087ec:	3501      	adds	r5, #1
 80087ee:	615e      	str	r6, [r3, #20]
 80087f0:	6125      	str	r5, [r4, #16]
 80087f2:	4620      	mov	r0, r4
 80087f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087f8:	08009f0b 	.word	0x08009f0b
 80087fc:	08009f1c 	.word	0x08009f1c

08008800 <__hi0bits>:
 8008800:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008804:	4603      	mov	r3, r0
 8008806:	bf36      	itet	cc
 8008808:	0403      	lslcc	r3, r0, #16
 800880a:	2000      	movcs	r0, #0
 800880c:	2010      	movcc	r0, #16
 800880e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008812:	bf3c      	itt	cc
 8008814:	021b      	lslcc	r3, r3, #8
 8008816:	3008      	addcc	r0, #8
 8008818:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800881c:	bf3c      	itt	cc
 800881e:	011b      	lslcc	r3, r3, #4
 8008820:	3004      	addcc	r0, #4
 8008822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008826:	bf3c      	itt	cc
 8008828:	009b      	lslcc	r3, r3, #2
 800882a:	3002      	addcc	r0, #2
 800882c:	2b00      	cmp	r3, #0
 800882e:	db05      	blt.n	800883c <__hi0bits+0x3c>
 8008830:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008834:	f100 0001 	add.w	r0, r0, #1
 8008838:	bf08      	it	eq
 800883a:	2020      	moveq	r0, #32
 800883c:	4770      	bx	lr

0800883e <__lo0bits>:
 800883e:	6803      	ldr	r3, [r0, #0]
 8008840:	4602      	mov	r2, r0
 8008842:	f013 0007 	ands.w	r0, r3, #7
 8008846:	d00b      	beq.n	8008860 <__lo0bits+0x22>
 8008848:	07d9      	lsls	r1, r3, #31
 800884a:	d421      	bmi.n	8008890 <__lo0bits+0x52>
 800884c:	0798      	lsls	r0, r3, #30
 800884e:	bf49      	itett	mi
 8008850:	085b      	lsrmi	r3, r3, #1
 8008852:	089b      	lsrpl	r3, r3, #2
 8008854:	2001      	movmi	r0, #1
 8008856:	6013      	strmi	r3, [r2, #0]
 8008858:	bf5c      	itt	pl
 800885a:	6013      	strpl	r3, [r2, #0]
 800885c:	2002      	movpl	r0, #2
 800885e:	4770      	bx	lr
 8008860:	b299      	uxth	r1, r3
 8008862:	b909      	cbnz	r1, 8008868 <__lo0bits+0x2a>
 8008864:	0c1b      	lsrs	r3, r3, #16
 8008866:	2010      	movs	r0, #16
 8008868:	b2d9      	uxtb	r1, r3
 800886a:	b909      	cbnz	r1, 8008870 <__lo0bits+0x32>
 800886c:	3008      	adds	r0, #8
 800886e:	0a1b      	lsrs	r3, r3, #8
 8008870:	0719      	lsls	r1, r3, #28
 8008872:	bf04      	itt	eq
 8008874:	091b      	lsreq	r3, r3, #4
 8008876:	3004      	addeq	r0, #4
 8008878:	0799      	lsls	r1, r3, #30
 800887a:	bf04      	itt	eq
 800887c:	089b      	lsreq	r3, r3, #2
 800887e:	3002      	addeq	r0, #2
 8008880:	07d9      	lsls	r1, r3, #31
 8008882:	d403      	bmi.n	800888c <__lo0bits+0x4e>
 8008884:	085b      	lsrs	r3, r3, #1
 8008886:	f100 0001 	add.w	r0, r0, #1
 800888a:	d003      	beq.n	8008894 <__lo0bits+0x56>
 800888c:	6013      	str	r3, [r2, #0]
 800888e:	4770      	bx	lr
 8008890:	2000      	movs	r0, #0
 8008892:	4770      	bx	lr
 8008894:	2020      	movs	r0, #32
 8008896:	4770      	bx	lr

08008898 <__i2b>:
 8008898:	b510      	push	{r4, lr}
 800889a:	460c      	mov	r4, r1
 800889c:	2101      	movs	r1, #1
 800889e:	f7ff ff07 	bl	80086b0 <_Balloc>
 80088a2:	4602      	mov	r2, r0
 80088a4:	b928      	cbnz	r0, 80088b2 <__i2b+0x1a>
 80088a6:	4b05      	ldr	r3, [pc, #20]	@ (80088bc <__i2b+0x24>)
 80088a8:	4805      	ldr	r0, [pc, #20]	@ (80088c0 <__i2b+0x28>)
 80088aa:	f240 1145 	movw	r1, #325	@ 0x145
 80088ae:	f7fe ff95 	bl	80077dc <__assert_func>
 80088b2:	2301      	movs	r3, #1
 80088b4:	6144      	str	r4, [r0, #20]
 80088b6:	6103      	str	r3, [r0, #16]
 80088b8:	bd10      	pop	{r4, pc}
 80088ba:	bf00      	nop
 80088bc:	08009f0b 	.word	0x08009f0b
 80088c0:	08009f1c 	.word	0x08009f1c

080088c4 <__multiply>:
 80088c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088c8:	4614      	mov	r4, r2
 80088ca:	690a      	ldr	r2, [r1, #16]
 80088cc:	6923      	ldr	r3, [r4, #16]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	bfa8      	it	ge
 80088d2:	4623      	movge	r3, r4
 80088d4:	460f      	mov	r7, r1
 80088d6:	bfa4      	itt	ge
 80088d8:	460c      	movge	r4, r1
 80088da:	461f      	movge	r7, r3
 80088dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80088e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80088e4:	68a3      	ldr	r3, [r4, #8]
 80088e6:	6861      	ldr	r1, [r4, #4]
 80088e8:	eb0a 0609 	add.w	r6, sl, r9
 80088ec:	42b3      	cmp	r3, r6
 80088ee:	b085      	sub	sp, #20
 80088f0:	bfb8      	it	lt
 80088f2:	3101      	addlt	r1, #1
 80088f4:	f7ff fedc 	bl	80086b0 <_Balloc>
 80088f8:	b930      	cbnz	r0, 8008908 <__multiply+0x44>
 80088fa:	4602      	mov	r2, r0
 80088fc:	4b44      	ldr	r3, [pc, #272]	@ (8008a10 <__multiply+0x14c>)
 80088fe:	4845      	ldr	r0, [pc, #276]	@ (8008a14 <__multiply+0x150>)
 8008900:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008904:	f7fe ff6a 	bl	80077dc <__assert_func>
 8008908:	f100 0514 	add.w	r5, r0, #20
 800890c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008910:	462b      	mov	r3, r5
 8008912:	2200      	movs	r2, #0
 8008914:	4543      	cmp	r3, r8
 8008916:	d321      	bcc.n	800895c <__multiply+0x98>
 8008918:	f107 0114 	add.w	r1, r7, #20
 800891c:	f104 0214 	add.w	r2, r4, #20
 8008920:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008924:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008928:	9302      	str	r3, [sp, #8]
 800892a:	1b13      	subs	r3, r2, r4
 800892c:	3b15      	subs	r3, #21
 800892e:	f023 0303 	bic.w	r3, r3, #3
 8008932:	3304      	adds	r3, #4
 8008934:	f104 0715 	add.w	r7, r4, #21
 8008938:	42ba      	cmp	r2, r7
 800893a:	bf38      	it	cc
 800893c:	2304      	movcc	r3, #4
 800893e:	9301      	str	r3, [sp, #4]
 8008940:	9b02      	ldr	r3, [sp, #8]
 8008942:	9103      	str	r1, [sp, #12]
 8008944:	428b      	cmp	r3, r1
 8008946:	d80c      	bhi.n	8008962 <__multiply+0x9e>
 8008948:	2e00      	cmp	r6, #0
 800894a:	dd03      	ble.n	8008954 <__multiply+0x90>
 800894c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008950:	2b00      	cmp	r3, #0
 8008952:	d05b      	beq.n	8008a0c <__multiply+0x148>
 8008954:	6106      	str	r6, [r0, #16]
 8008956:	b005      	add	sp, #20
 8008958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800895c:	f843 2b04 	str.w	r2, [r3], #4
 8008960:	e7d8      	b.n	8008914 <__multiply+0x50>
 8008962:	f8b1 a000 	ldrh.w	sl, [r1]
 8008966:	f1ba 0f00 	cmp.w	sl, #0
 800896a:	d024      	beq.n	80089b6 <__multiply+0xf2>
 800896c:	f104 0e14 	add.w	lr, r4, #20
 8008970:	46a9      	mov	r9, r5
 8008972:	f04f 0c00 	mov.w	ip, #0
 8008976:	f85e 7b04 	ldr.w	r7, [lr], #4
 800897a:	f8d9 3000 	ldr.w	r3, [r9]
 800897e:	fa1f fb87 	uxth.w	fp, r7
 8008982:	b29b      	uxth	r3, r3
 8008984:	fb0a 330b 	mla	r3, sl, fp, r3
 8008988:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800898c:	f8d9 7000 	ldr.w	r7, [r9]
 8008990:	4463      	add	r3, ip
 8008992:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008996:	fb0a c70b 	mla	r7, sl, fp, ip
 800899a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800899e:	b29b      	uxth	r3, r3
 80089a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80089a4:	4572      	cmp	r2, lr
 80089a6:	f849 3b04 	str.w	r3, [r9], #4
 80089aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80089ae:	d8e2      	bhi.n	8008976 <__multiply+0xb2>
 80089b0:	9b01      	ldr	r3, [sp, #4]
 80089b2:	f845 c003 	str.w	ip, [r5, r3]
 80089b6:	9b03      	ldr	r3, [sp, #12]
 80089b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80089bc:	3104      	adds	r1, #4
 80089be:	f1b9 0f00 	cmp.w	r9, #0
 80089c2:	d021      	beq.n	8008a08 <__multiply+0x144>
 80089c4:	682b      	ldr	r3, [r5, #0]
 80089c6:	f104 0c14 	add.w	ip, r4, #20
 80089ca:	46ae      	mov	lr, r5
 80089cc:	f04f 0a00 	mov.w	sl, #0
 80089d0:	f8bc b000 	ldrh.w	fp, [ip]
 80089d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80089d8:	fb09 770b 	mla	r7, r9, fp, r7
 80089dc:	4457      	add	r7, sl
 80089de:	b29b      	uxth	r3, r3
 80089e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80089e4:	f84e 3b04 	str.w	r3, [lr], #4
 80089e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80089ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089f0:	f8be 3000 	ldrh.w	r3, [lr]
 80089f4:	fb09 330a 	mla	r3, r9, sl, r3
 80089f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80089fc:	4562      	cmp	r2, ip
 80089fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a02:	d8e5      	bhi.n	80089d0 <__multiply+0x10c>
 8008a04:	9f01      	ldr	r7, [sp, #4]
 8008a06:	51eb      	str	r3, [r5, r7]
 8008a08:	3504      	adds	r5, #4
 8008a0a:	e799      	b.n	8008940 <__multiply+0x7c>
 8008a0c:	3e01      	subs	r6, #1
 8008a0e:	e79b      	b.n	8008948 <__multiply+0x84>
 8008a10:	08009f0b 	.word	0x08009f0b
 8008a14:	08009f1c 	.word	0x08009f1c

08008a18 <__pow5mult>:
 8008a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a1c:	4615      	mov	r5, r2
 8008a1e:	f012 0203 	ands.w	r2, r2, #3
 8008a22:	4607      	mov	r7, r0
 8008a24:	460e      	mov	r6, r1
 8008a26:	d007      	beq.n	8008a38 <__pow5mult+0x20>
 8008a28:	4c25      	ldr	r4, [pc, #148]	@ (8008ac0 <__pow5mult+0xa8>)
 8008a2a:	3a01      	subs	r2, #1
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a32:	f7ff fe9f 	bl	8008774 <__multadd>
 8008a36:	4606      	mov	r6, r0
 8008a38:	10ad      	asrs	r5, r5, #2
 8008a3a:	d03d      	beq.n	8008ab8 <__pow5mult+0xa0>
 8008a3c:	69fc      	ldr	r4, [r7, #28]
 8008a3e:	b97c      	cbnz	r4, 8008a60 <__pow5mult+0x48>
 8008a40:	2010      	movs	r0, #16
 8008a42:	f7ff fd7f 	bl	8008544 <malloc>
 8008a46:	4602      	mov	r2, r0
 8008a48:	61f8      	str	r0, [r7, #28]
 8008a4a:	b928      	cbnz	r0, 8008a58 <__pow5mult+0x40>
 8008a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8008ac4 <__pow5mult+0xac>)
 8008a4e:	481e      	ldr	r0, [pc, #120]	@ (8008ac8 <__pow5mult+0xb0>)
 8008a50:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008a54:	f7fe fec2 	bl	80077dc <__assert_func>
 8008a58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a5c:	6004      	str	r4, [r0, #0]
 8008a5e:	60c4      	str	r4, [r0, #12]
 8008a60:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008a64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a68:	b94c      	cbnz	r4, 8008a7e <__pow5mult+0x66>
 8008a6a:	f240 2171 	movw	r1, #625	@ 0x271
 8008a6e:	4638      	mov	r0, r7
 8008a70:	f7ff ff12 	bl	8008898 <__i2b>
 8008a74:	2300      	movs	r3, #0
 8008a76:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a7a:	4604      	mov	r4, r0
 8008a7c:	6003      	str	r3, [r0, #0]
 8008a7e:	f04f 0900 	mov.w	r9, #0
 8008a82:	07eb      	lsls	r3, r5, #31
 8008a84:	d50a      	bpl.n	8008a9c <__pow5mult+0x84>
 8008a86:	4631      	mov	r1, r6
 8008a88:	4622      	mov	r2, r4
 8008a8a:	4638      	mov	r0, r7
 8008a8c:	f7ff ff1a 	bl	80088c4 <__multiply>
 8008a90:	4631      	mov	r1, r6
 8008a92:	4680      	mov	r8, r0
 8008a94:	4638      	mov	r0, r7
 8008a96:	f7ff fe4b 	bl	8008730 <_Bfree>
 8008a9a:	4646      	mov	r6, r8
 8008a9c:	106d      	asrs	r5, r5, #1
 8008a9e:	d00b      	beq.n	8008ab8 <__pow5mult+0xa0>
 8008aa0:	6820      	ldr	r0, [r4, #0]
 8008aa2:	b938      	cbnz	r0, 8008ab4 <__pow5mult+0x9c>
 8008aa4:	4622      	mov	r2, r4
 8008aa6:	4621      	mov	r1, r4
 8008aa8:	4638      	mov	r0, r7
 8008aaa:	f7ff ff0b 	bl	80088c4 <__multiply>
 8008aae:	6020      	str	r0, [r4, #0]
 8008ab0:	f8c0 9000 	str.w	r9, [r0]
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	e7e4      	b.n	8008a82 <__pow5mult+0x6a>
 8008ab8:	4630      	mov	r0, r6
 8008aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008abe:	bf00      	nop
 8008ac0:	08009f78 	.word	0x08009f78
 8008ac4:	08009df9 	.word	0x08009df9
 8008ac8:	08009f1c 	.word	0x08009f1c

08008acc <__lshift>:
 8008acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad0:	460c      	mov	r4, r1
 8008ad2:	6849      	ldr	r1, [r1, #4]
 8008ad4:	6923      	ldr	r3, [r4, #16]
 8008ad6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ada:	68a3      	ldr	r3, [r4, #8]
 8008adc:	4607      	mov	r7, r0
 8008ade:	4691      	mov	r9, r2
 8008ae0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ae4:	f108 0601 	add.w	r6, r8, #1
 8008ae8:	42b3      	cmp	r3, r6
 8008aea:	db0b      	blt.n	8008b04 <__lshift+0x38>
 8008aec:	4638      	mov	r0, r7
 8008aee:	f7ff fddf 	bl	80086b0 <_Balloc>
 8008af2:	4605      	mov	r5, r0
 8008af4:	b948      	cbnz	r0, 8008b0a <__lshift+0x3e>
 8008af6:	4602      	mov	r2, r0
 8008af8:	4b28      	ldr	r3, [pc, #160]	@ (8008b9c <__lshift+0xd0>)
 8008afa:	4829      	ldr	r0, [pc, #164]	@ (8008ba0 <__lshift+0xd4>)
 8008afc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008b00:	f7fe fe6c 	bl	80077dc <__assert_func>
 8008b04:	3101      	adds	r1, #1
 8008b06:	005b      	lsls	r3, r3, #1
 8008b08:	e7ee      	b.n	8008ae8 <__lshift+0x1c>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	f100 0114 	add.w	r1, r0, #20
 8008b10:	f100 0210 	add.w	r2, r0, #16
 8008b14:	4618      	mov	r0, r3
 8008b16:	4553      	cmp	r3, sl
 8008b18:	db33      	blt.n	8008b82 <__lshift+0xb6>
 8008b1a:	6920      	ldr	r0, [r4, #16]
 8008b1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b20:	f104 0314 	add.w	r3, r4, #20
 8008b24:	f019 091f 	ands.w	r9, r9, #31
 8008b28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b30:	d02b      	beq.n	8008b8a <__lshift+0xbe>
 8008b32:	f1c9 0e20 	rsb	lr, r9, #32
 8008b36:	468a      	mov	sl, r1
 8008b38:	2200      	movs	r2, #0
 8008b3a:	6818      	ldr	r0, [r3, #0]
 8008b3c:	fa00 f009 	lsl.w	r0, r0, r9
 8008b40:	4310      	orrs	r0, r2
 8008b42:	f84a 0b04 	str.w	r0, [sl], #4
 8008b46:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b4a:	459c      	cmp	ip, r3
 8008b4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008b50:	d8f3      	bhi.n	8008b3a <__lshift+0x6e>
 8008b52:	ebac 0304 	sub.w	r3, ip, r4
 8008b56:	3b15      	subs	r3, #21
 8008b58:	f023 0303 	bic.w	r3, r3, #3
 8008b5c:	3304      	adds	r3, #4
 8008b5e:	f104 0015 	add.w	r0, r4, #21
 8008b62:	4584      	cmp	ip, r0
 8008b64:	bf38      	it	cc
 8008b66:	2304      	movcc	r3, #4
 8008b68:	50ca      	str	r2, [r1, r3]
 8008b6a:	b10a      	cbz	r2, 8008b70 <__lshift+0xa4>
 8008b6c:	f108 0602 	add.w	r6, r8, #2
 8008b70:	3e01      	subs	r6, #1
 8008b72:	4638      	mov	r0, r7
 8008b74:	612e      	str	r6, [r5, #16]
 8008b76:	4621      	mov	r1, r4
 8008b78:	f7ff fdda 	bl	8008730 <_Bfree>
 8008b7c:	4628      	mov	r0, r5
 8008b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b82:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b86:	3301      	adds	r3, #1
 8008b88:	e7c5      	b.n	8008b16 <__lshift+0x4a>
 8008b8a:	3904      	subs	r1, #4
 8008b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b90:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b94:	459c      	cmp	ip, r3
 8008b96:	d8f9      	bhi.n	8008b8c <__lshift+0xc0>
 8008b98:	e7ea      	b.n	8008b70 <__lshift+0xa4>
 8008b9a:	bf00      	nop
 8008b9c:	08009f0b 	.word	0x08009f0b
 8008ba0:	08009f1c 	.word	0x08009f1c

08008ba4 <__mcmp>:
 8008ba4:	690a      	ldr	r2, [r1, #16]
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	6900      	ldr	r0, [r0, #16]
 8008baa:	1a80      	subs	r0, r0, r2
 8008bac:	b530      	push	{r4, r5, lr}
 8008bae:	d10e      	bne.n	8008bce <__mcmp+0x2a>
 8008bb0:	3314      	adds	r3, #20
 8008bb2:	3114      	adds	r1, #20
 8008bb4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008bb8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008bbc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008bc0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008bc4:	4295      	cmp	r5, r2
 8008bc6:	d003      	beq.n	8008bd0 <__mcmp+0x2c>
 8008bc8:	d205      	bcs.n	8008bd6 <__mcmp+0x32>
 8008bca:	f04f 30ff 	mov.w	r0, #4294967295
 8008bce:	bd30      	pop	{r4, r5, pc}
 8008bd0:	42a3      	cmp	r3, r4
 8008bd2:	d3f3      	bcc.n	8008bbc <__mcmp+0x18>
 8008bd4:	e7fb      	b.n	8008bce <__mcmp+0x2a>
 8008bd6:	2001      	movs	r0, #1
 8008bd8:	e7f9      	b.n	8008bce <__mcmp+0x2a>
	...

08008bdc <__mdiff>:
 8008bdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be0:	4689      	mov	r9, r1
 8008be2:	4606      	mov	r6, r0
 8008be4:	4611      	mov	r1, r2
 8008be6:	4648      	mov	r0, r9
 8008be8:	4614      	mov	r4, r2
 8008bea:	f7ff ffdb 	bl	8008ba4 <__mcmp>
 8008bee:	1e05      	subs	r5, r0, #0
 8008bf0:	d112      	bne.n	8008c18 <__mdiff+0x3c>
 8008bf2:	4629      	mov	r1, r5
 8008bf4:	4630      	mov	r0, r6
 8008bf6:	f7ff fd5b 	bl	80086b0 <_Balloc>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	b928      	cbnz	r0, 8008c0a <__mdiff+0x2e>
 8008bfe:	4b3f      	ldr	r3, [pc, #252]	@ (8008cfc <__mdiff+0x120>)
 8008c00:	f240 2137 	movw	r1, #567	@ 0x237
 8008c04:	483e      	ldr	r0, [pc, #248]	@ (8008d00 <__mdiff+0x124>)
 8008c06:	f7fe fde9 	bl	80077dc <__assert_func>
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008c10:	4610      	mov	r0, r2
 8008c12:	b003      	add	sp, #12
 8008c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c18:	bfbc      	itt	lt
 8008c1a:	464b      	movlt	r3, r9
 8008c1c:	46a1      	movlt	r9, r4
 8008c1e:	4630      	mov	r0, r6
 8008c20:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008c24:	bfba      	itte	lt
 8008c26:	461c      	movlt	r4, r3
 8008c28:	2501      	movlt	r5, #1
 8008c2a:	2500      	movge	r5, #0
 8008c2c:	f7ff fd40 	bl	80086b0 <_Balloc>
 8008c30:	4602      	mov	r2, r0
 8008c32:	b918      	cbnz	r0, 8008c3c <__mdiff+0x60>
 8008c34:	4b31      	ldr	r3, [pc, #196]	@ (8008cfc <__mdiff+0x120>)
 8008c36:	f240 2145 	movw	r1, #581	@ 0x245
 8008c3a:	e7e3      	b.n	8008c04 <__mdiff+0x28>
 8008c3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008c40:	6926      	ldr	r6, [r4, #16]
 8008c42:	60c5      	str	r5, [r0, #12]
 8008c44:	f109 0310 	add.w	r3, r9, #16
 8008c48:	f109 0514 	add.w	r5, r9, #20
 8008c4c:	f104 0e14 	add.w	lr, r4, #20
 8008c50:	f100 0b14 	add.w	fp, r0, #20
 8008c54:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008c58:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008c5c:	9301      	str	r3, [sp, #4]
 8008c5e:	46d9      	mov	r9, fp
 8008c60:	f04f 0c00 	mov.w	ip, #0
 8008c64:	9b01      	ldr	r3, [sp, #4]
 8008c66:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008c6a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008c6e:	9301      	str	r3, [sp, #4]
 8008c70:	fa1f f38a 	uxth.w	r3, sl
 8008c74:	4619      	mov	r1, r3
 8008c76:	b283      	uxth	r3, r0
 8008c78:	1acb      	subs	r3, r1, r3
 8008c7a:	0c00      	lsrs	r0, r0, #16
 8008c7c:	4463      	add	r3, ip
 8008c7e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008c82:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008c86:	b29b      	uxth	r3, r3
 8008c88:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008c8c:	4576      	cmp	r6, lr
 8008c8e:	f849 3b04 	str.w	r3, [r9], #4
 8008c92:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c96:	d8e5      	bhi.n	8008c64 <__mdiff+0x88>
 8008c98:	1b33      	subs	r3, r6, r4
 8008c9a:	3b15      	subs	r3, #21
 8008c9c:	f023 0303 	bic.w	r3, r3, #3
 8008ca0:	3415      	adds	r4, #21
 8008ca2:	3304      	adds	r3, #4
 8008ca4:	42a6      	cmp	r6, r4
 8008ca6:	bf38      	it	cc
 8008ca8:	2304      	movcc	r3, #4
 8008caa:	441d      	add	r5, r3
 8008cac:	445b      	add	r3, fp
 8008cae:	461e      	mov	r6, r3
 8008cb0:	462c      	mov	r4, r5
 8008cb2:	4544      	cmp	r4, r8
 8008cb4:	d30e      	bcc.n	8008cd4 <__mdiff+0xf8>
 8008cb6:	f108 0103 	add.w	r1, r8, #3
 8008cba:	1b49      	subs	r1, r1, r5
 8008cbc:	f021 0103 	bic.w	r1, r1, #3
 8008cc0:	3d03      	subs	r5, #3
 8008cc2:	45a8      	cmp	r8, r5
 8008cc4:	bf38      	it	cc
 8008cc6:	2100      	movcc	r1, #0
 8008cc8:	440b      	add	r3, r1
 8008cca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008cce:	b191      	cbz	r1, 8008cf6 <__mdiff+0x11a>
 8008cd0:	6117      	str	r7, [r2, #16]
 8008cd2:	e79d      	b.n	8008c10 <__mdiff+0x34>
 8008cd4:	f854 1b04 	ldr.w	r1, [r4], #4
 8008cd8:	46e6      	mov	lr, ip
 8008cda:	0c08      	lsrs	r0, r1, #16
 8008cdc:	fa1c fc81 	uxtah	ip, ip, r1
 8008ce0:	4471      	add	r1, lr
 8008ce2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008ce6:	b289      	uxth	r1, r1
 8008ce8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008cec:	f846 1b04 	str.w	r1, [r6], #4
 8008cf0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008cf4:	e7dd      	b.n	8008cb2 <__mdiff+0xd6>
 8008cf6:	3f01      	subs	r7, #1
 8008cf8:	e7e7      	b.n	8008cca <__mdiff+0xee>
 8008cfa:	bf00      	nop
 8008cfc:	08009f0b 	.word	0x08009f0b
 8008d00:	08009f1c 	.word	0x08009f1c

08008d04 <__d2b>:
 8008d04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d08:	460f      	mov	r7, r1
 8008d0a:	2101      	movs	r1, #1
 8008d0c:	ec59 8b10 	vmov	r8, r9, d0
 8008d10:	4616      	mov	r6, r2
 8008d12:	f7ff fccd 	bl	80086b0 <_Balloc>
 8008d16:	4604      	mov	r4, r0
 8008d18:	b930      	cbnz	r0, 8008d28 <__d2b+0x24>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	4b23      	ldr	r3, [pc, #140]	@ (8008dac <__d2b+0xa8>)
 8008d1e:	4824      	ldr	r0, [pc, #144]	@ (8008db0 <__d2b+0xac>)
 8008d20:	f240 310f 	movw	r1, #783	@ 0x30f
 8008d24:	f7fe fd5a 	bl	80077dc <__assert_func>
 8008d28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008d2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d30:	b10d      	cbz	r5, 8008d36 <__d2b+0x32>
 8008d32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d36:	9301      	str	r3, [sp, #4]
 8008d38:	f1b8 0300 	subs.w	r3, r8, #0
 8008d3c:	d023      	beq.n	8008d86 <__d2b+0x82>
 8008d3e:	4668      	mov	r0, sp
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	f7ff fd7c 	bl	800883e <__lo0bits>
 8008d46:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008d4a:	b1d0      	cbz	r0, 8008d82 <__d2b+0x7e>
 8008d4c:	f1c0 0320 	rsb	r3, r0, #32
 8008d50:	fa02 f303 	lsl.w	r3, r2, r3
 8008d54:	430b      	orrs	r3, r1
 8008d56:	40c2      	lsrs	r2, r0
 8008d58:	6163      	str	r3, [r4, #20]
 8008d5a:	9201      	str	r2, [sp, #4]
 8008d5c:	9b01      	ldr	r3, [sp, #4]
 8008d5e:	61a3      	str	r3, [r4, #24]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	bf0c      	ite	eq
 8008d64:	2201      	moveq	r2, #1
 8008d66:	2202      	movne	r2, #2
 8008d68:	6122      	str	r2, [r4, #16]
 8008d6a:	b1a5      	cbz	r5, 8008d96 <__d2b+0x92>
 8008d6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008d70:	4405      	add	r5, r0
 8008d72:	603d      	str	r5, [r7, #0]
 8008d74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008d78:	6030      	str	r0, [r6, #0]
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	b003      	add	sp, #12
 8008d7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d82:	6161      	str	r1, [r4, #20]
 8008d84:	e7ea      	b.n	8008d5c <__d2b+0x58>
 8008d86:	a801      	add	r0, sp, #4
 8008d88:	f7ff fd59 	bl	800883e <__lo0bits>
 8008d8c:	9b01      	ldr	r3, [sp, #4]
 8008d8e:	6163      	str	r3, [r4, #20]
 8008d90:	3020      	adds	r0, #32
 8008d92:	2201      	movs	r2, #1
 8008d94:	e7e8      	b.n	8008d68 <__d2b+0x64>
 8008d96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008d9e:	6038      	str	r0, [r7, #0]
 8008da0:	6918      	ldr	r0, [r3, #16]
 8008da2:	f7ff fd2d 	bl	8008800 <__hi0bits>
 8008da6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008daa:	e7e5      	b.n	8008d78 <__d2b+0x74>
 8008dac:	08009f0b 	.word	0x08009f0b
 8008db0:	08009f1c 	.word	0x08009f1c

08008db4 <__ssputs_r>:
 8008db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008db8:	688e      	ldr	r6, [r1, #8]
 8008dba:	461f      	mov	r7, r3
 8008dbc:	42be      	cmp	r6, r7
 8008dbe:	680b      	ldr	r3, [r1, #0]
 8008dc0:	4682      	mov	sl, r0
 8008dc2:	460c      	mov	r4, r1
 8008dc4:	4690      	mov	r8, r2
 8008dc6:	d82d      	bhi.n	8008e24 <__ssputs_r+0x70>
 8008dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008dcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008dd0:	d026      	beq.n	8008e20 <__ssputs_r+0x6c>
 8008dd2:	6965      	ldr	r5, [r4, #20]
 8008dd4:	6909      	ldr	r1, [r1, #16]
 8008dd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008dda:	eba3 0901 	sub.w	r9, r3, r1
 8008dde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008de2:	1c7b      	adds	r3, r7, #1
 8008de4:	444b      	add	r3, r9
 8008de6:	106d      	asrs	r5, r5, #1
 8008de8:	429d      	cmp	r5, r3
 8008dea:	bf38      	it	cc
 8008dec:	461d      	movcc	r5, r3
 8008dee:	0553      	lsls	r3, r2, #21
 8008df0:	d527      	bpl.n	8008e42 <__ssputs_r+0x8e>
 8008df2:	4629      	mov	r1, r5
 8008df4:	f7ff fbd0 	bl	8008598 <_malloc_r>
 8008df8:	4606      	mov	r6, r0
 8008dfa:	b360      	cbz	r0, 8008e56 <__ssputs_r+0xa2>
 8008dfc:	6921      	ldr	r1, [r4, #16]
 8008dfe:	464a      	mov	r2, r9
 8008e00:	f000 fa18 	bl	8009234 <memcpy>
 8008e04:	89a3      	ldrh	r3, [r4, #12]
 8008e06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e0e:	81a3      	strh	r3, [r4, #12]
 8008e10:	6126      	str	r6, [r4, #16]
 8008e12:	6165      	str	r5, [r4, #20]
 8008e14:	444e      	add	r6, r9
 8008e16:	eba5 0509 	sub.w	r5, r5, r9
 8008e1a:	6026      	str	r6, [r4, #0]
 8008e1c:	60a5      	str	r5, [r4, #8]
 8008e1e:	463e      	mov	r6, r7
 8008e20:	42be      	cmp	r6, r7
 8008e22:	d900      	bls.n	8008e26 <__ssputs_r+0x72>
 8008e24:	463e      	mov	r6, r7
 8008e26:	6820      	ldr	r0, [r4, #0]
 8008e28:	4632      	mov	r2, r6
 8008e2a:	4641      	mov	r1, r8
 8008e2c:	f000 f9d8 	bl	80091e0 <memmove>
 8008e30:	68a3      	ldr	r3, [r4, #8]
 8008e32:	1b9b      	subs	r3, r3, r6
 8008e34:	60a3      	str	r3, [r4, #8]
 8008e36:	6823      	ldr	r3, [r4, #0]
 8008e38:	4433      	add	r3, r6
 8008e3a:	6023      	str	r3, [r4, #0]
 8008e3c:	2000      	movs	r0, #0
 8008e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e42:	462a      	mov	r2, r5
 8008e44:	f000 fa31 	bl	80092aa <_realloc_r>
 8008e48:	4606      	mov	r6, r0
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	d1e0      	bne.n	8008e10 <__ssputs_r+0x5c>
 8008e4e:	6921      	ldr	r1, [r4, #16]
 8008e50:	4650      	mov	r0, sl
 8008e52:	f7ff fb2d 	bl	80084b0 <_free_r>
 8008e56:	230c      	movs	r3, #12
 8008e58:	f8ca 3000 	str.w	r3, [sl]
 8008e5c:	89a3      	ldrh	r3, [r4, #12]
 8008e5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e62:	81a3      	strh	r3, [r4, #12]
 8008e64:	f04f 30ff 	mov.w	r0, #4294967295
 8008e68:	e7e9      	b.n	8008e3e <__ssputs_r+0x8a>
	...

08008e6c <_svfiprintf_r>:
 8008e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e70:	4698      	mov	r8, r3
 8008e72:	898b      	ldrh	r3, [r1, #12]
 8008e74:	061b      	lsls	r3, r3, #24
 8008e76:	b09d      	sub	sp, #116	@ 0x74
 8008e78:	4607      	mov	r7, r0
 8008e7a:	460d      	mov	r5, r1
 8008e7c:	4614      	mov	r4, r2
 8008e7e:	d510      	bpl.n	8008ea2 <_svfiprintf_r+0x36>
 8008e80:	690b      	ldr	r3, [r1, #16]
 8008e82:	b973      	cbnz	r3, 8008ea2 <_svfiprintf_r+0x36>
 8008e84:	2140      	movs	r1, #64	@ 0x40
 8008e86:	f7ff fb87 	bl	8008598 <_malloc_r>
 8008e8a:	6028      	str	r0, [r5, #0]
 8008e8c:	6128      	str	r0, [r5, #16]
 8008e8e:	b930      	cbnz	r0, 8008e9e <_svfiprintf_r+0x32>
 8008e90:	230c      	movs	r3, #12
 8008e92:	603b      	str	r3, [r7, #0]
 8008e94:	f04f 30ff 	mov.w	r0, #4294967295
 8008e98:	b01d      	add	sp, #116	@ 0x74
 8008e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9e:	2340      	movs	r3, #64	@ 0x40
 8008ea0:	616b      	str	r3, [r5, #20]
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ea6:	2320      	movs	r3, #32
 8008ea8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008eac:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eb0:	2330      	movs	r3, #48	@ 0x30
 8008eb2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009050 <_svfiprintf_r+0x1e4>
 8008eb6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008eba:	f04f 0901 	mov.w	r9, #1
 8008ebe:	4623      	mov	r3, r4
 8008ec0:	469a      	mov	sl, r3
 8008ec2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ec6:	b10a      	cbz	r2, 8008ecc <_svfiprintf_r+0x60>
 8008ec8:	2a25      	cmp	r2, #37	@ 0x25
 8008eca:	d1f9      	bne.n	8008ec0 <_svfiprintf_r+0x54>
 8008ecc:	ebba 0b04 	subs.w	fp, sl, r4
 8008ed0:	d00b      	beq.n	8008eea <_svfiprintf_r+0x7e>
 8008ed2:	465b      	mov	r3, fp
 8008ed4:	4622      	mov	r2, r4
 8008ed6:	4629      	mov	r1, r5
 8008ed8:	4638      	mov	r0, r7
 8008eda:	f7ff ff6b 	bl	8008db4 <__ssputs_r>
 8008ede:	3001      	adds	r0, #1
 8008ee0:	f000 80a7 	beq.w	8009032 <_svfiprintf_r+0x1c6>
 8008ee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ee6:	445a      	add	r2, fp
 8008ee8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008eea:	f89a 3000 	ldrb.w	r3, [sl]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	f000 809f 	beq.w	8009032 <_svfiprintf_r+0x1c6>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8008efa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008efe:	f10a 0a01 	add.w	sl, sl, #1
 8008f02:	9304      	str	r3, [sp, #16]
 8008f04:	9307      	str	r3, [sp, #28]
 8008f06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f0c:	4654      	mov	r4, sl
 8008f0e:	2205      	movs	r2, #5
 8008f10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f14:	484e      	ldr	r0, [pc, #312]	@ (8009050 <_svfiprintf_r+0x1e4>)
 8008f16:	f7f7 f973 	bl	8000200 <memchr>
 8008f1a:	9a04      	ldr	r2, [sp, #16]
 8008f1c:	b9d8      	cbnz	r0, 8008f56 <_svfiprintf_r+0xea>
 8008f1e:	06d0      	lsls	r0, r2, #27
 8008f20:	bf44      	itt	mi
 8008f22:	2320      	movmi	r3, #32
 8008f24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f28:	0711      	lsls	r1, r2, #28
 8008f2a:	bf44      	itt	mi
 8008f2c:	232b      	movmi	r3, #43	@ 0x2b
 8008f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f32:	f89a 3000 	ldrb.w	r3, [sl]
 8008f36:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f38:	d015      	beq.n	8008f66 <_svfiprintf_r+0xfa>
 8008f3a:	9a07      	ldr	r2, [sp, #28]
 8008f3c:	4654      	mov	r4, sl
 8008f3e:	2000      	movs	r0, #0
 8008f40:	f04f 0c0a 	mov.w	ip, #10
 8008f44:	4621      	mov	r1, r4
 8008f46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f4a:	3b30      	subs	r3, #48	@ 0x30
 8008f4c:	2b09      	cmp	r3, #9
 8008f4e:	d94b      	bls.n	8008fe8 <_svfiprintf_r+0x17c>
 8008f50:	b1b0      	cbz	r0, 8008f80 <_svfiprintf_r+0x114>
 8008f52:	9207      	str	r2, [sp, #28]
 8008f54:	e014      	b.n	8008f80 <_svfiprintf_r+0x114>
 8008f56:	eba0 0308 	sub.w	r3, r0, r8
 8008f5a:	fa09 f303 	lsl.w	r3, r9, r3
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	9304      	str	r3, [sp, #16]
 8008f62:	46a2      	mov	sl, r4
 8008f64:	e7d2      	b.n	8008f0c <_svfiprintf_r+0xa0>
 8008f66:	9b03      	ldr	r3, [sp, #12]
 8008f68:	1d19      	adds	r1, r3, #4
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	9103      	str	r1, [sp, #12]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	bfbb      	ittet	lt
 8008f72:	425b      	neglt	r3, r3
 8008f74:	f042 0202 	orrlt.w	r2, r2, #2
 8008f78:	9307      	strge	r3, [sp, #28]
 8008f7a:	9307      	strlt	r3, [sp, #28]
 8008f7c:	bfb8      	it	lt
 8008f7e:	9204      	strlt	r2, [sp, #16]
 8008f80:	7823      	ldrb	r3, [r4, #0]
 8008f82:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f84:	d10a      	bne.n	8008f9c <_svfiprintf_r+0x130>
 8008f86:	7863      	ldrb	r3, [r4, #1]
 8008f88:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f8a:	d132      	bne.n	8008ff2 <_svfiprintf_r+0x186>
 8008f8c:	9b03      	ldr	r3, [sp, #12]
 8008f8e:	1d1a      	adds	r2, r3, #4
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	9203      	str	r2, [sp, #12]
 8008f94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f98:	3402      	adds	r4, #2
 8008f9a:	9305      	str	r3, [sp, #20]
 8008f9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009060 <_svfiprintf_r+0x1f4>
 8008fa0:	7821      	ldrb	r1, [r4, #0]
 8008fa2:	2203      	movs	r2, #3
 8008fa4:	4650      	mov	r0, sl
 8008fa6:	f7f7 f92b 	bl	8000200 <memchr>
 8008faa:	b138      	cbz	r0, 8008fbc <_svfiprintf_r+0x150>
 8008fac:	9b04      	ldr	r3, [sp, #16]
 8008fae:	eba0 000a 	sub.w	r0, r0, sl
 8008fb2:	2240      	movs	r2, #64	@ 0x40
 8008fb4:	4082      	lsls	r2, r0
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	3401      	adds	r4, #1
 8008fba:	9304      	str	r3, [sp, #16]
 8008fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fc0:	4824      	ldr	r0, [pc, #144]	@ (8009054 <_svfiprintf_r+0x1e8>)
 8008fc2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008fc6:	2206      	movs	r2, #6
 8008fc8:	f7f7 f91a 	bl	8000200 <memchr>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	d036      	beq.n	800903e <_svfiprintf_r+0x1d2>
 8008fd0:	4b21      	ldr	r3, [pc, #132]	@ (8009058 <_svfiprintf_r+0x1ec>)
 8008fd2:	bb1b      	cbnz	r3, 800901c <_svfiprintf_r+0x1b0>
 8008fd4:	9b03      	ldr	r3, [sp, #12]
 8008fd6:	3307      	adds	r3, #7
 8008fd8:	f023 0307 	bic.w	r3, r3, #7
 8008fdc:	3308      	adds	r3, #8
 8008fde:	9303      	str	r3, [sp, #12]
 8008fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fe2:	4433      	add	r3, r6
 8008fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fe6:	e76a      	b.n	8008ebe <_svfiprintf_r+0x52>
 8008fe8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fec:	460c      	mov	r4, r1
 8008fee:	2001      	movs	r0, #1
 8008ff0:	e7a8      	b.n	8008f44 <_svfiprintf_r+0xd8>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	3401      	adds	r4, #1
 8008ff6:	9305      	str	r3, [sp, #20]
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	f04f 0c0a 	mov.w	ip, #10
 8008ffe:	4620      	mov	r0, r4
 8009000:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009004:	3a30      	subs	r2, #48	@ 0x30
 8009006:	2a09      	cmp	r2, #9
 8009008:	d903      	bls.n	8009012 <_svfiprintf_r+0x1a6>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d0c6      	beq.n	8008f9c <_svfiprintf_r+0x130>
 800900e:	9105      	str	r1, [sp, #20]
 8009010:	e7c4      	b.n	8008f9c <_svfiprintf_r+0x130>
 8009012:	fb0c 2101 	mla	r1, ip, r1, r2
 8009016:	4604      	mov	r4, r0
 8009018:	2301      	movs	r3, #1
 800901a:	e7f0      	b.n	8008ffe <_svfiprintf_r+0x192>
 800901c:	ab03      	add	r3, sp, #12
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	462a      	mov	r2, r5
 8009022:	4b0e      	ldr	r3, [pc, #56]	@ (800905c <_svfiprintf_r+0x1f0>)
 8009024:	a904      	add	r1, sp, #16
 8009026:	4638      	mov	r0, r7
 8009028:	f7fd fdfe 	bl	8006c28 <_printf_float>
 800902c:	1c42      	adds	r2, r0, #1
 800902e:	4606      	mov	r6, r0
 8009030:	d1d6      	bne.n	8008fe0 <_svfiprintf_r+0x174>
 8009032:	89ab      	ldrh	r3, [r5, #12]
 8009034:	065b      	lsls	r3, r3, #25
 8009036:	f53f af2d 	bmi.w	8008e94 <_svfiprintf_r+0x28>
 800903a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800903c:	e72c      	b.n	8008e98 <_svfiprintf_r+0x2c>
 800903e:	ab03      	add	r3, sp, #12
 8009040:	9300      	str	r3, [sp, #0]
 8009042:	462a      	mov	r2, r5
 8009044:	4b05      	ldr	r3, [pc, #20]	@ (800905c <_svfiprintf_r+0x1f0>)
 8009046:	a904      	add	r1, sp, #16
 8009048:	4638      	mov	r0, r7
 800904a:	f7fe f885 	bl	8007158 <_printf_i>
 800904e:	e7ed      	b.n	800902c <_svfiprintf_r+0x1c0>
 8009050:	0800a078 	.word	0x0800a078
 8009054:	0800a082 	.word	0x0800a082
 8009058:	08006c29 	.word	0x08006c29
 800905c:	08008db5 	.word	0x08008db5
 8009060:	0800a07e 	.word	0x0800a07e

08009064 <__sflush_r>:
 8009064:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800906c:	0716      	lsls	r6, r2, #28
 800906e:	4605      	mov	r5, r0
 8009070:	460c      	mov	r4, r1
 8009072:	d454      	bmi.n	800911e <__sflush_r+0xba>
 8009074:	684b      	ldr	r3, [r1, #4]
 8009076:	2b00      	cmp	r3, #0
 8009078:	dc02      	bgt.n	8009080 <__sflush_r+0x1c>
 800907a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800907c:	2b00      	cmp	r3, #0
 800907e:	dd48      	ble.n	8009112 <__sflush_r+0xae>
 8009080:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009082:	2e00      	cmp	r6, #0
 8009084:	d045      	beq.n	8009112 <__sflush_r+0xae>
 8009086:	2300      	movs	r3, #0
 8009088:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800908c:	682f      	ldr	r7, [r5, #0]
 800908e:	6a21      	ldr	r1, [r4, #32]
 8009090:	602b      	str	r3, [r5, #0]
 8009092:	d030      	beq.n	80090f6 <__sflush_r+0x92>
 8009094:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009096:	89a3      	ldrh	r3, [r4, #12]
 8009098:	0759      	lsls	r1, r3, #29
 800909a:	d505      	bpl.n	80090a8 <__sflush_r+0x44>
 800909c:	6863      	ldr	r3, [r4, #4]
 800909e:	1ad2      	subs	r2, r2, r3
 80090a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80090a2:	b10b      	cbz	r3, 80090a8 <__sflush_r+0x44>
 80090a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80090a6:	1ad2      	subs	r2, r2, r3
 80090a8:	2300      	movs	r3, #0
 80090aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80090ac:	6a21      	ldr	r1, [r4, #32]
 80090ae:	4628      	mov	r0, r5
 80090b0:	47b0      	blx	r6
 80090b2:	1c43      	adds	r3, r0, #1
 80090b4:	89a3      	ldrh	r3, [r4, #12]
 80090b6:	d106      	bne.n	80090c6 <__sflush_r+0x62>
 80090b8:	6829      	ldr	r1, [r5, #0]
 80090ba:	291d      	cmp	r1, #29
 80090bc:	d82b      	bhi.n	8009116 <__sflush_r+0xb2>
 80090be:	4a2a      	ldr	r2, [pc, #168]	@ (8009168 <__sflush_r+0x104>)
 80090c0:	410a      	asrs	r2, r1
 80090c2:	07d6      	lsls	r6, r2, #31
 80090c4:	d427      	bmi.n	8009116 <__sflush_r+0xb2>
 80090c6:	2200      	movs	r2, #0
 80090c8:	6062      	str	r2, [r4, #4]
 80090ca:	04d9      	lsls	r1, r3, #19
 80090cc:	6922      	ldr	r2, [r4, #16]
 80090ce:	6022      	str	r2, [r4, #0]
 80090d0:	d504      	bpl.n	80090dc <__sflush_r+0x78>
 80090d2:	1c42      	adds	r2, r0, #1
 80090d4:	d101      	bne.n	80090da <__sflush_r+0x76>
 80090d6:	682b      	ldr	r3, [r5, #0]
 80090d8:	b903      	cbnz	r3, 80090dc <__sflush_r+0x78>
 80090da:	6560      	str	r0, [r4, #84]	@ 0x54
 80090dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090de:	602f      	str	r7, [r5, #0]
 80090e0:	b1b9      	cbz	r1, 8009112 <__sflush_r+0xae>
 80090e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090e6:	4299      	cmp	r1, r3
 80090e8:	d002      	beq.n	80090f0 <__sflush_r+0x8c>
 80090ea:	4628      	mov	r0, r5
 80090ec:	f7ff f9e0 	bl	80084b0 <_free_r>
 80090f0:	2300      	movs	r3, #0
 80090f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80090f4:	e00d      	b.n	8009112 <__sflush_r+0xae>
 80090f6:	2301      	movs	r3, #1
 80090f8:	4628      	mov	r0, r5
 80090fa:	47b0      	blx	r6
 80090fc:	4602      	mov	r2, r0
 80090fe:	1c50      	adds	r0, r2, #1
 8009100:	d1c9      	bne.n	8009096 <__sflush_r+0x32>
 8009102:	682b      	ldr	r3, [r5, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d0c6      	beq.n	8009096 <__sflush_r+0x32>
 8009108:	2b1d      	cmp	r3, #29
 800910a:	d001      	beq.n	8009110 <__sflush_r+0xac>
 800910c:	2b16      	cmp	r3, #22
 800910e:	d11e      	bne.n	800914e <__sflush_r+0xea>
 8009110:	602f      	str	r7, [r5, #0]
 8009112:	2000      	movs	r0, #0
 8009114:	e022      	b.n	800915c <__sflush_r+0xf8>
 8009116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800911a:	b21b      	sxth	r3, r3
 800911c:	e01b      	b.n	8009156 <__sflush_r+0xf2>
 800911e:	690f      	ldr	r7, [r1, #16]
 8009120:	2f00      	cmp	r7, #0
 8009122:	d0f6      	beq.n	8009112 <__sflush_r+0xae>
 8009124:	0793      	lsls	r3, r2, #30
 8009126:	680e      	ldr	r6, [r1, #0]
 8009128:	bf08      	it	eq
 800912a:	694b      	ldreq	r3, [r1, #20]
 800912c:	600f      	str	r7, [r1, #0]
 800912e:	bf18      	it	ne
 8009130:	2300      	movne	r3, #0
 8009132:	eba6 0807 	sub.w	r8, r6, r7
 8009136:	608b      	str	r3, [r1, #8]
 8009138:	f1b8 0f00 	cmp.w	r8, #0
 800913c:	dde9      	ble.n	8009112 <__sflush_r+0xae>
 800913e:	6a21      	ldr	r1, [r4, #32]
 8009140:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009142:	4643      	mov	r3, r8
 8009144:	463a      	mov	r2, r7
 8009146:	4628      	mov	r0, r5
 8009148:	47b0      	blx	r6
 800914a:	2800      	cmp	r0, #0
 800914c:	dc08      	bgt.n	8009160 <__sflush_r+0xfc>
 800914e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009152:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009156:	81a3      	strh	r3, [r4, #12]
 8009158:	f04f 30ff 	mov.w	r0, #4294967295
 800915c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009160:	4407      	add	r7, r0
 8009162:	eba8 0800 	sub.w	r8, r8, r0
 8009166:	e7e7      	b.n	8009138 <__sflush_r+0xd4>
 8009168:	dfbffffe 	.word	0xdfbffffe

0800916c <_fflush_r>:
 800916c:	b538      	push	{r3, r4, r5, lr}
 800916e:	690b      	ldr	r3, [r1, #16]
 8009170:	4605      	mov	r5, r0
 8009172:	460c      	mov	r4, r1
 8009174:	b913      	cbnz	r3, 800917c <_fflush_r+0x10>
 8009176:	2500      	movs	r5, #0
 8009178:	4628      	mov	r0, r5
 800917a:	bd38      	pop	{r3, r4, r5, pc}
 800917c:	b118      	cbz	r0, 8009186 <_fflush_r+0x1a>
 800917e:	6a03      	ldr	r3, [r0, #32]
 8009180:	b90b      	cbnz	r3, 8009186 <_fflush_r+0x1a>
 8009182:	f7fe f995 	bl	80074b0 <__sinit>
 8009186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d0f3      	beq.n	8009176 <_fflush_r+0xa>
 800918e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009190:	07d0      	lsls	r0, r2, #31
 8009192:	d404      	bmi.n	800919e <_fflush_r+0x32>
 8009194:	0599      	lsls	r1, r3, #22
 8009196:	d402      	bmi.n	800919e <_fflush_r+0x32>
 8009198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800919a:	f7fe fb1c 	bl	80077d6 <__retarget_lock_acquire_recursive>
 800919e:	4628      	mov	r0, r5
 80091a0:	4621      	mov	r1, r4
 80091a2:	f7ff ff5f 	bl	8009064 <__sflush_r>
 80091a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091a8:	07da      	lsls	r2, r3, #31
 80091aa:	4605      	mov	r5, r0
 80091ac:	d4e4      	bmi.n	8009178 <_fflush_r+0xc>
 80091ae:	89a3      	ldrh	r3, [r4, #12]
 80091b0:	059b      	lsls	r3, r3, #22
 80091b2:	d4e1      	bmi.n	8009178 <_fflush_r+0xc>
 80091b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091b6:	f7fe fb0f 	bl	80077d8 <__retarget_lock_release_recursive>
 80091ba:	e7dd      	b.n	8009178 <_fflush_r+0xc>

080091bc <fiprintf>:
 80091bc:	b40e      	push	{r1, r2, r3}
 80091be:	b503      	push	{r0, r1, lr}
 80091c0:	4601      	mov	r1, r0
 80091c2:	ab03      	add	r3, sp, #12
 80091c4:	4805      	ldr	r0, [pc, #20]	@ (80091dc <fiprintf+0x20>)
 80091c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091ca:	6800      	ldr	r0, [r0, #0]
 80091cc:	9301      	str	r3, [sp, #4]
 80091ce:	f000 f8d1 	bl	8009374 <_vfiprintf_r>
 80091d2:	b002      	add	sp, #8
 80091d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091d8:	b003      	add	sp, #12
 80091da:	4770      	bx	lr
 80091dc:	2000009c 	.word	0x2000009c

080091e0 <memmove>:
 80091e0:	4288      	cmp	r0, r1
 80091e2:	b510      	push	{r4, lr}
 80091e4:	eb01 0402 	add.w	r4, r1, r2
 80091e8:	d902      	bls.n	80091f0 <memmove+0x10>
 80091ea:	4284      	cmp	r4, r0
 80091ec:	4623      	mov	r3, r4
 80091ee:	d807      	bhi.n	8009200 <memmove+0x20>
 80091f0:	1e43      	subs	r3, r0, #1
 80091f2:	42a1      	cmp	r1, r4
 80091f4:	d008      	beq.n	8009208 <memmove+0x28>
 80091f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80091fe:	e7f8      	b.n	80091f2 <memmove+0x12>
 8009200:	4402      	add	r2, r0
 8009202:	4601      	mov	r1, r0
 8009204:	428a      	cmp	r2, r1
 8009206:	d100      	bne.n	800920a <memmove+0x2a>
 8009208:	bd10      	pop	{r4, pc}
 800920a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800920e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009212:	e7f7      	b.n	8009204 <memmove+0x24>

08009214 <_sbrk_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4d06      	ldr	r5, [pc, #24]	@ (8009230 <_sbrk_r+0x1c>)
 8009218:	2300      	movs	r3, #0
 800921a:	4604      	mov	r4, r0
 800921c:	4608      	mov	r0, r1
 800921e:	602b      	str	r3, [r5, #0]
 8009220:	f7f8 ff58 	bl	80020d4 <_sbrk>
 8009224:	1c43      	adds	r3, r0, #1
 8009226:	d102      	bne.n	800922e <_sbrk_r+0x1a>
 8009228:	682b      	ldr	r3, [r5, #0]
 800922a:	b103      	cbz	r3, 800922e <_sbrk_r+0x1a>
 800922c:	6023      	str	r3, [r4, #0]
 800922e:	bd38      	pop	{r3, r4, r5, pc}
 8009230:	20000740 	.word	0x20000740

08009234 <memcpy>:
 8009234:	440a      	add	r2, r1
 8009236:	4291      	cmp	r1, r2
 8009238:	f100 33ff 	add.w	r3, r0, #4294967295
 800923c:	d100      	bne.n	8009240 <memcpy+0xc>
 800923e:	4770      	bx	lr
 8009240:	b510      	push	{r4, lr}
 8009242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009246:	f803 4f01 	strb.w	r4, [r3, #1]!
 800924a:	4291      	cmp	r1, r2
 800924c:	d1f9      	bne.n	8009242 <memcpy+0xe>
 800924e:	bd10      	pop	{r4, pc}

08009250 <abort>:
 8009250:	b508      	push	{r3, lr}
 8009252:	2006      	movs	r0, #6
 8009254:	f000 fa62 	bl	800971c <raise>
 8009258:	2001      	movs	r0, #1
 800925a:	f7f8 fec3 	bl	8001fe4 <_exit>

0800925e <_calloc_r>:
 800925e:	b570      	push	{r4, r5, r6, lr}
 8009260:	fba1 5402 	umull	r5, r4, r1, r2
 8009264:	b93c      	cbnz	r4, 8009276 <_calloc_r+0x18>
 8009266:	4629      	mov	r1, r5
 8009268:	f7ff f996 	bl	8008598 <_malloc_r>
 800926c:	4606      	mov	r6, r0
 800926e:	b928      	cbnz	r0, 800927c <_calloc_r+0x1e>
 8009270:	2600      	movs	r6, #0
 8009272:	4630      	mov	r0, r6
 8009274:	bd70      	pop	{r4, r5, r6, pc}
 8009276:	220c      	movs	r2, #12
 8009278:	6002      	str	r2, [r0, #0]
 800927a:	e7f9      	b.n	8009270 <_calloc_r+0x12>
 800927c:	462a      	mov	r2, r5
 800927e:	4621      	mov	r1, r4
 8009280:	f7fe f9d0 	bl	8007624 <memset>
 8009284:	e7f5      	b.n	8009272 <_calloc_r+0x14>

08009286 <__ascii_mbtowc>:
 8009286:	b082      	sub	sp, #8
 8009288:	b901      	cbnz	r1, 800928c <__ascii_mbtowc+0x6>
 800928a:	a901      	add	r1, sp, #4
 800928c:	b142      	cbz	r2, 80092a0 <__ascii_mbtowc+0x1a>
 800928e:	b14b      	cbz	r3, 80092a4 <__ascii_mbtowc+0x1e>
 8009290:	7813      	ldrb	r3, [r2, #0]
 8009292:	600b      	str	r3, [r1, #0]
 8009294:	7812      	ldrb	r2, [r2, #0]
 8009296:	1e10      	subs	r0, r2, #0
 8009298:	bf18      	it	ne
 800929a:	2001      	movne	r0, #1
 800929c:	b002      	add	sp, #8
 800929e:	4770      	bx	lr
 80092a0:	4610      	mov	r0, r2
 80092a2:	e7fb      	b.n	800929c <__ascii_mbtowc+0x16>
 80092a4:	f06f 0001 	mvn.w	r0, #1
 80092a8:	e7f8      	b.n	800929c <__ascii_mbtowc+0x16>

080092aa <_realloc_r>:
 80092aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092ae:	4680      	mov	r8, r0
 80092b0:	4615      	mov	r5, r2
 80092b2:	460c      	mov	r4, r1
 80092b4:	b921      	cbnz	r1, 80092c0 <_realloc_r+0x16>
 80092b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092ba:	4611      	mov	r1, r2
 80092bc:	f7ff b96c 	b.w	8008598 <_malloc_r>
 80092c0:	b92a      	cbnz	r2, 80092ce <_realloc_r+0x24>
 80092c2:	f7ff f8f5 	bl	80084b0 <_free_r>
 80092c6:	2400      	movs	r4, #0
 80092c8:	4620      	mov	r0, r4
 80092ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092ce:	f000 fa41 	bl	8009754 <_malloc_usable_size_r>
 80092d2:	4285      	cmp	r5, r0
 80092d4:	4606      	mov	r6, r0
 80092d6:	d802      	bhi.n	80092de <_realloc_r+0x34>
 80092d8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80092dc:	d8f4      	bhi.n	80092c8 <_realloc_r+0x1e>
 80092de:	4629      	mov	r1, r5
 80092e0:	4640      	mov	r0, r8
 80092e2:	f7ff f959 	bl	8008598 <_malloc_r>
 80092e6:	4607      	mov	r7, r0
 80092e8:	2800      	cmp	r0, #0
 80092ea:	d0ec      	beq.n	80092c6 <_realloc_r+0x1c>
 80092ec:	42b5      	cmp	r5, r6
 80092ee:	462a      	mov	r2, r5
 80092f0:	4621      	mov	r1, r4
 80092f2:	bf28      	it	cs
 80092f4:	4632      	movcs	r2, r6
 80092f6:	f7ff ff9d 	bl	8009234 <memcpy>
 80092fa:	4621      	mov	r1, r4
 80092fc:	4640      	mov	r0, r8
 80092fe:	f7ff f8d7 	bl	80084b0 <_free_r>
 8009302:	463c      	mov	r4, r7
 8009304:	e7e0      	b.n	80092c8 <_realloc_r+0x1e>

08009306 <__ascii_wctomb>:
 8009306:	4603      	mov	r3, r0
 8009308:	4608      	mov	r0, r1
 800930a:	b141      	cbz	r1, 800931e <__ascii_wctomb+0x18>
 800930c:	2aff      	cmp	r2, #255	@ 0xff
 800930e:	d904      	bls.n	800931a <__ascii_wctomb+0x14>
 8009310:	228a      	movs	r2, #138	@ 0x8a
 8009312:	601a      	str	r2, [r3, #0]
 8009314:	f04f 30ff 	mov.w	r0, #4294967295
 8009318:	4770      	bx	lr
 800931a:	700a      	strb	r2, [r1, #0]
 800931c:	2001      	movs	r0, #1
 800931e:	4770      	bx	lr

08009320 <__sfputc_r>:
 8009320:	6893      	ldr	r3, [r2, #8]
 8009322:	3b01      	subs	r3, #1
 8009324:	2b00      	cmp	r3, #0
 8009326:	b410      	push	{r4}
 8009328:	6093      	str	r3, [r2, #8]
 800932a:	da08      	bge.n	800933e <__sfputc_r+0x1e>
 800932c:	6994      	ldr	r4, [r2, #24]
 800932e:	42a3      	cmp	r3, r4
 8009330:	db01      	blt.n	8009336 <__sfputc_r+0x16>
 8009332:	290a      	cmp	r1, #10
 8009334:	d103      	bne.n	800933e <__sfputc_r+0x1e>
 8009336:	f85d 4b04 	ldr.w	r4, [sp], #4
 800933a:	f000 b933 	b.w	80095a4 <__swbuf_r>
 800933e:	6813      	ldr	r3, [r2, #0]
 8009340:	1c58      	adds	r0, r3, #1
 8009342:	6010      	str	r0, [r2, #0]
 8009344:	7019      	strb	r1, [r3, #0]
 8009346:	4608      	mov	r0, r1
 8009348:	f85d 4b04 	ldr.w	r4, [sp], #4
 800934c:	4770      	bx	lr

0800934e <__sfputs_r>:
 800934e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009350:	4606      	mov	r6, r0
 8009352:	460f      	mov	r7, r1
 8009354:	4614      	mov	r4, r2
 8009356:	18d5      	adds	r5, r2, r3
 8009358:	42ac      	cmp	r4, r5
 800935a:	d101      	bne.n	8009360 <__sfputs_r+0x12>
 800935c:	2000      	movs	r0, #0
 800935e:	e007      	b.n	8009370 <__sfputs_r+0x22>
 8009360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009364:	463a      	mov	r2, r7
 8009366:	4630      	mov	r0, r6
 8009368:	f7ff ffda 	bl	8009320 <__sfputc_r>
 800936c:	1c43      	adds	r3, r0, #1
 800936e:	d1f3      	bne.n	8009358 <__sfputs_r+0xa>
 8009370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009374 <_vfiprintf_r>:
 8009374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009378:	460d      	mov	r5, r1
 800937a:	b09d      	sub	sp, #116	@ 0x74
 800937c:	4614      	mov	r4, r2
 800937e:	4698      	mov	r8, r3
 8009380:	4606      	mov	r6, r0
 8009382:	b118      	cbz	r0, 800938c <_vfiprintf_r+0x18>
 8009384:	6a03      	ldr	r3, [r0, #32]
 8009386:	b90b      	cbnz	r3, 800938c <_vfiprintf_r+0x18>
 8009388:	f7fe f892 	bl	80074b0 <__sinit>
 800938c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800938e:	07d9      	lsls	r1, r3, #31
 8009390:	d405      	bmi.n	800939e <_vfiprintf_r+0x2a>
 8009392:	89ab      	ldrh	r3, [r5, #12]
 8009394:	059a      	lsls	r2, r3, #22
 8009396:	d402      	bmi.n	800939e <_vfiprintf_r+0x2a>
 8009398:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800939a:	f7fe fa1c 	bl	80077d6 <__retarget_lock_acquire_recursive>
 800939e:	89ab      	ldrh	r3, [r5, #12]
 80093a0:	071b      	lsls	r3, r3, #28
 80093a2:	d501      	bpl.n	80093a8 <_vfiprintf_r+0x34>
 80093a4:	692b      	ldr	r3, [r5, #16]
 80093a6:	b99b      	cbnz	r3, 80093d0 <_vfiprintf_r+0x5c>
 80093a8:	4629      	mov	r1, r5
 80093aa:	4630      	mov	r0, r6
 80093ac:	f000 f938 	bl	8009620 <__swsetup_r>
 80093b0:	b170      	cbz	r0, 80093d0 <_vfiprintf_r+0x5c>
 80093b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093b4:	07dc      	lsls	r4, r3, #31
 80093b6:	d504      	bpl.n	80093c2 <_vfiprintf_r+0x4e>
 80093b8:	f04f 30ff 	mov.w	r0, #4294967295
 80093bc:	b01d      	add	sp, #116	@ 0x74
 80093be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093c2:	89ab      	ldrh	r3, [r5, #12]
 80093c4:	0598      	lsls	r0, r3, #22
 80093c6:	d4f7      	bmi.n	80093b8 <_vfiprintf_r+0x44>
 80093c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093ca:	f7fe fa05 	bl	80077d8 <__retarget_lock_release_recursive>
 80093ce:	e7f3      	b.n	80093b8 <_vfiprintf_r+0x44>
 80093d0:	2300      	movs	r3, #0
 80093d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80093d4:	2320      	movs	r3, #32
 80093d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093da:	f8cd 800c 	str.w	r8, [sp, #12]
 80093de:	2330      	movs	r3, #48	@ 0x30
 80093e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009590 <_vfiprintf_r+0x21c>
 80093e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093e8:	f04f 0901 	mov.w	r9, #1
 80093ec:	4623      	mov	r3, r4
 80093ee:	469a      	mov	sl, r3
 80093f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093f4:	b10a      	cbz	r2, 80093fa <_vfiprintf_r+0x86>
 80093f6:	2a25      	cmp	r2, #37	@ 0x25
 80093f8:	d1f9      	bne.n	80093ee <_vfiprintf_r+0x7a>
 80093fa:	ebba 0b04 	subs.w	fp, sl, r4
 80093fe:	d00b      	beq.n	8009418 <_vfiprintf_r+0xa4>
 8009400:	465b      	mov	r3, fp
 8009402:	4622      	mov	r2, r4
 8009404:	4629      	mov	r1, r5
 8009406:	4630      	mov	r0, r6
 8009408:	f7ff ffa1 	bl	800934e <__sfputs_r>
 800940c:	3001      	adds	r0, #1
 800940e:	f000 80a7 	beq.w	8009560 <_vfiprintf_r+0x1ec>
 8009412:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009414:	445a      	add	r2, fp
 8009416:	9209      	str	r2, [sp, #36]	@ 0x24
 8009418:	f89a 3000 	ldrb.w	r3, [sl]
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 809f 	beq.w	8009560 <_vfiprintf_r+0x1ec>
 8009422:	2300      	movs	r3, #0
 8009424:	f04f 32ff 	mov.w	r2, #4294967295
 8009428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800942c:	f10a 0a01 	add.w	sl, sl, #1
 8009430:	9304      	str	r3, [sp, #16]
 8009432:	9307      	str	r3, [sp, #28]
 8009434:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009438:	931a      	str	r3, [sp, #104]	@ 0x68
 800943a:	4654      	mov	r4, sl
 800943c:	2205      	movs	r2, #5
 800943e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009442:	4853      	ldr	r0, [pc, #332]	@ (8009590 <_vfiprintf_r+0x21c>)
 8009444:	f7f6 fedc 	bl	8000200 <memchr>
 8009448:	9a04      	ldr	r2, [sp, #16]
 800944a:	b9d8      	cbnz	r0, 8009484 <_vfiprintf_r+0x110>
 800944c:	06d1      	lsls	r1, r2, #27
 800944e:	bf44      	itt	mi
 8009450:	2320      	movmi	r3, #32
 8009452:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009456:	0713      	lsls	r3, r2, #28
 8009458:	bf44      	itt	mi
 800945a:	232b      	movmi	r3, #43	@ 0x2b
 800945c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009460:	f89a 3000 	ldrb.w	r3, [sl]
 8009464:	2b2a      	cmp	r3, #42	@ 0x2a
 8009466:	d015      	beq.n	8009494 <_vfiprintf_r+0x120>
 8009468:	9a07      	ldr	r2, [sp, #28]
 800946a:	4654      	mov	r4, sl
 800946c:	2000      	movs	r0, #0
 800946e:	f04f 0c0a 	mov.w	ip, #10
 8009472:	4621      	mov	r1, r4
 8009474:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009478:	3b30      	subs	r3, #48	@ 0x30
 800947a:	2b09      	cmp	r3, #9
 800947c:	d94b      	bls.n	8009516 <_vfiprintf_r+0x1a2>
 800947e:	b1b0      	cbz	r0, 80094ae <_vfiprintf_r+0x13a>
 8009480:	9207      	str	r2, [sp, #28]
 8009482:	e014      	b.n	80094ae <_vfiprintf_r+0x13a>
 8009484:	eba0 0308 	sub.w	r3, r0, r8
 8009488:	fa09 f303 	lsl.w	r3, r9, r3
 800948c:	4313      	orrs	r3, r2
 800948e:	9304      	str	r3, [sp, #16]
 8009490:	46a2      	mov	sl, r4
 8009492:	e7d2      	b.n	800943a <_vfiprintf_r+0xc6>
 8009494:	9b03      	ldr	r3, [sp, #12]
 8009496:	1d19      	adds	r1, r3, #4
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	9103      	str	r1, [sp, #12]
 800949c:	2b00      	cmp	r3, #0
 800949e:	bfbb      	ittet	lt
 80094a0:	425b      	neglt	r3, r3
 80094a2:	f042 0202 	orrlt.w	r2, r2, #2
 80094a6:	9307      	strge	r3, [sp, #28]
 80094a8:	9307      	strlt	r3, [sp, #28]
 80094aa:	bfb8      	it	lt
 80094ac:	9204      	strlt	r2, [sp, #16]
 80094ae:	7823      	ldrb	r3, [r4, #0]
 80094b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80094b2:	d10a      	bne.n	80094ca <_vfiprintf_r+0x156>
 80094b4:	7863      	ldrb	r3, [r4, #1]
 80094b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80094b8:	d132      	bne.n	8009520 <_vfiprintf_r+0x1ac>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	1d1a      	adds	r2, r3, #4
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	9203      	str	r2, [sp, #12]
 80094c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094c6:	3402      	adds	r4, #2
 80094c8:	9305      	str	r3, [sp, #20]
 80094ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80095a0 <_vfiprintf_r+0x22c>
 80094ce:	7821      	ldrb	r1, [r4, #0]
 80094d0:	2203      	movs	r2, #3
 80094d2:	4650      	mov	r0, sl
 80094d4:	f7f6 fe94 	bl	8000200 <memchr>
 80094d8:	b138      	cbz	r0, 80094ea <_vfiprintf_r+0x176>
 80094da:	9b04      	ldr	r3, [sp, #16]
 80094dc:	eba0 000a 	sub.w	r0, r0, sl
 80094e0:	2240      	movs	r2, #64	@ 0x40
 80094e2:	4082      	lsls	r2, r0
 80094e4:	4313      	orrs	r3, r2
 80094e6:	3401      	adds	r4, #1
 80094e8:	9304      	str	r3, [sp, #16]
 80094ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ee:	4829      	ldr	r0, [pc, #164]	@ (8009594 <_vfiprintf_r+0x220>)
 80094f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094f4:	2206      	movs	r2, #6
 80094f6:	f7f6 fe83 	bl	8000200 <memchr>
 80094fa:	2800      	cmp	r0, #0
 80094fc:	d03f      	beq.n	800957e <_vfiprintf_r+0x20a>
 80094fe:	4b26      	ldr	r3, [pc, #152]	@ (8009598 <_vfiprintf_r+0x224>)
 8009500:	bb1b      	cbnz	r3, 800954a <_vfiprintf_r+0x1d6>
 8009502:	9b03      	ldr	r3, [sp, #12]
 8009504:	3307      	adds	r3, #7
 8009506:	f023 0307 	bic.w	r3, r3, #7
 800950a:	3308      	adds	r3, #8
 800950c:	9303      	str	r3, [sp, #12]
 800950e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009510:	443b      	add	r3, r7
 8009512:	9309      	str	r3, [sp, #36]	@ 0x24
 8009514:	e76a      	b.n	80093ec <_vfiprintf_r+0x78>
 8009516:	fb0c 3202 	mla	r2, ip, r2, r3
 800951a:	460c      	mov	r4, r1
 800951c:	2001      	movs	r0, #1
 800951e:	e7a8      	b.n	8009472 <_vfiprintf_r+0xfe>
 8009520:	2300      	movs	r3, #0
 8009522:	3401      	adds	r4, #1
 8009524:	9305      	str	r3, [sp, #20]
 8009526:	4619      	mov	r1, r3
 8009528:	f04f 0c0a 	mov.w	ip, #10
 800952c:	4620      	mov	r0, r4
 800952e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009532:	3a30      	subs	r2, #48	@ 0x30
 8009534:	2a09      	cmp	r2, #9
 8009536:	d903      	bls.n	8009540 <_vfiprintf_r+0x1cc>
 8009538:	2b00      	cmp	r3, #0
 800953a:	d0c6      	beq.n	80094ca <_vfiprintf_r+0x156>
 800953c:	9105      	str	r1, [sp, #20]
 800953e:	e7c4      	b.n	80094ca <_vfiprintf_r+0x156>
 8009540:	fb0c 2101 	mla	r1, ip, r1, r2
 8009544:	4604      	mov	r4, r0
 8009546:	2301      	movs	r3, #1
 8009548:	e7f0      	b.n	800952c <_vfiprintf_r+0x1b8>
 800954a:	ab03      	add	r3, sp, #12
 800954c:	9300      	str	r3, [sp, #0]
 800954e:	462a      	mov	r2, r5
 8009550:	4b12      	ldr	r3, [pc, #72]	@ (800959c <_vfiprintf_r+0x228>)
 8009552:	a904      	add	r1, sp, #16
 8009554:	4630      	mov	r0, r6
 8009556:	f7fd fb67 	bl	8006c28 <_printf_float>
 800955a:	4607      	mov	r7, r0
 800955c:	1c78      	adds	r0, r7, #1
 800955e:	d1d6      	bne.n	800950e <_vfiprintf_r+0x19a>
 8009560:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009562:	07d9      	lsls	r1, r3, #31
 8009564:	d405      	bmi.n	8009572 <_vfiprintf_r+0x1fe>
 8009566:	89ab      	ldrh	r3, [r5, #12]
 8009568:	059a      	lsls	r2, r3, #22
 800956a:	d402      	bmi.n	8009572 <_vfiprintf_r+0x1fe>
 800956c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800956e:	f7fe f933 	bl	80077d8 <__retarget_lock_release_recursive>
 8009572:	89ab      	ldrh	r3, [r5, #12]
 8009574:	065b      	lsls	r3, r3, #25
 8009576:	f53f af1f 	bmi.w	80093b8 <_vfiprintf_r+0x44>
 800957a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800957c:	e71e      	b.n	80093bc <_vfiprintf_r+0x48>
 800957e:	ab03      	add	r3, sp, #12
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	462a      	mov	r2, r5
 8009584:	4b05      	ldr	r3, [pc, #20]	@ (800959c <_vfiprintf_r+0x228>)
 8009586:	a904      	add	r1, sp, #16
 8009588:	4630      	mov	r0, r6
 800958a:	f7fd fde5 	bl	8007158 <_printf_i>
 800958e:	e7e4      	b.n	800955a <_vfiprintf_r+0x1e6>
 8009590:	0800a078 	.word	0x0800a078
 8009594:	0800a082 	.word	0x0800a082
 8009598:	08006c29 	.word	0x08006c29
 800959c:	0800934f 	.word	0x0800934f
 80095a0:	0800a07e 	.word	0x0800a07e

080095a4 <__swbuf_r>:
 80095a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095a6:	460e      	mov	r6, r1
 80095a8:	4614      	mov	r4, r2
 80095aa:	4605      	mov	r5, r0
 80095ac:	b118      	cbz	r0, 80095b6 <__swbuf_r+0x12>
 80095ae:	6a03      	ldr	r3, [r0, #32]
 80095b0:	b90b      	cbnz	r3, 80095b6 <__swbuf_r+0x12>
 80095b2:	f7fd ff7d 	bl	80074b0 <__sinit>
 80095b6:	69a3      	ldr	r3, [r4, #24]
 80095b8:	60a3      	str	r3, [r4, #8]
 80095ba:	89a3      	ldrh	r3, [r4, #12]
 80095bc:	071a      	lsls	r2, r3, #28
 80095be:	d501      	bpl.n	80095c4 <__swbuf_r+0x20>
 80095c0:	6923      	ldr	r3, [r4, #16]
 80095c2:	b943      	cbnz	r3, 80095d6 <__swbuf_r+0x32>
 80095c4:	4621      	mov	r1, r4
 80095c6:	4628      	mov	r0, r5
 80095c8:	f000 f82a 	bl	8009620 <__swsetup_r>
 80095cc:	b118      	cbz	r0, 80095d6 <__swbuf_r+0x32>
 80095ce:	f04f 37ff 	mov.w	r7, #4294967295
 80095d2:	4638      	mov	r0, r7
 80095d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095d6:	6823      	ldr	r3, [r4, #0]
 80095d8:	6922      	ldr	r2, [r4, #16]
 80095da:	1a98      	subs	r0, r3, r2
 80095dc:	6963      	ldr	r3, [r4, #20]
 80095de:	b2f6      	uxtb	r6, r6
 80095e0:	4283      	cmp	r3, r0
 80095e2:	4637      	mov	r7, r6
 80095e4:	dc05      	bgt.n	80095f2 <__swbuf_r+0x4e>
 80095e6:	4621      	mov	r1, r4
 80095e8:	4628      	mov	r0, r5
 80095ea:	f7ff fdbf 	bl	800916c <_fflush_r>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d1ed      	bne.n	80095ce <__swbuf_r+0x2a>
 80095f2:	68a3      	ldr	r3, [r4, #8]
 80095f4:	3b01      	subs	r3, #1
 80095f6:	60a3      	str	r3, [r4, #8]
 80095f8:	6823      	ldr	r3, [r4, #0]
 80095fa:	1c5a      	adds	r2, r3, #1
 80095fc:	6022      	str	r2, [r4, #0]
 80095fe:	701e      	strb	r6, [r3, #0]
 8009600:	6962      	ldr	r2, [r4, #20]
 8009602:	1c43      	adds	r3, r0, #1
 8009604:	429a      	cmp	r2, r3
 8009606:	d004      	beq.n	8009612 <__swbuf_r+0x6e>
 8009608:	89a3      	ldrh	r3, [r4, #12]
 800960a:	07db      	lsls	r3, r3, #31
 800960c:	d5e1      	bpl.n	80095d2 <__swbuf_r+0x2e>
 800960e:	2e0a      	cmp	r6, #10
 8009610:	d1df      	bne.n	80095d2 <__swbuf_r+0x2e>
 8009612:	4621      	mov	r1, r4
 8009614:	4628      	mov	r0, r5
 8009616:	f7ff fda9 	bl	800916c <_fflush_r>
 800961a:	2800      	cmp	r0, #0
 800961c:	d0d9      	beq.n	80095d2 <__swbuf_r+0x2e>
 800961e:	e7d6      	b.n	80095ce <__swbuf_r+0x2a>

08009620 <__swsetup_r>:
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	4b29      	ldr	r3, [pc, #164]	@ (80096c8 <__swsetup_r+0xa8>)
 8009624:	4605      	mov	r5, r0
 8009626:	6818      	ldr	r0, [r3, #0]
 8009628:	460c      	mov	r4, r1
 800962a:	b118      	cbz	r0, 8009634 <__swsetup_r+0x14>
 800962c:	6a03      	ldr	r3, [r0, #32]
 800962e:	b90b      	cbnz	r3, 8009634 <__swsetup_r+0x14>
 8009630:	f7fd ff3e 	bl	80074b0 <__sinit>
 8009634:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009638:	0719      	lsls	r1, r3, #28
 800963a:	d422      	bmi.n	8009682 <__swsetup_r+0x62>
 800963c:	06da      	lsls	r2, r3, #27
 800963e:	d407      	bmi.n	8009650 <__swsetup_r+0x30>
 8009640:	2209      	movs	r2, #9
 8009642:	602a      	str	r2, [r5, #0]
 8009644:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009648:	81a3      	strh	r3, [r4, #12]
 800964a:	f04f 30ff 	mov.w	r0, #4294967295
 800964e:	e033      	b.n	80096b8 <__swsetup_r+0x98>
 8009650:	0758      	lsls	r0, r3, #29
 8009652:	d512      	bpl.n	800967a <__swsetup_r+0x5a>
 8009654:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009656:	b141      	cbz	r1, 800966a <__swsetup_r+0x4a>
 8009658:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800965c:	4299      	cmp	r1, r3
 800965e:	d002      	beq.n	8009666 <__swsetup_r+0x46>
 8009660:	4628      	mov	r0, r5
 8009662:	f7fe ff25 	bl	80084b0 <_free_r>
 8009666:	2300      	movs	r3, #0
 8009668:	6363      	str	r3, [r4, #52]	@ 0x34
 800966a:	89a3      	ldrh	r3, [r4, #12]
 800966c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009670:	81a3      	strh	r3, [r4, #12]
 8009672:	2300      	movs	r3, #0
 8009674:	6063      	str	r3, [r4, #4]
 8009676:	6923      	ldr	r3, [r4, #16]
 8009678:	6023      	str	r3, [r4, #0]
 800967a:	89a3      	ldrh	r3, [r4, #12]
 800967c:	f043 0308 	orr.w	r3, r3, #8
 8009680:	81a3      	strh	r3, [r4, #12]
 8009682:	6923      	ldr	r3, [r4, #16]
 8009684:	b94b      	cbnz	r3, 800969a <__swsetup_r+0x7a>
 8009686:	89a3      	ldrh	r3, [r4, #12]
 8009688:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800968c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009690:	d003      	beq.n	800969a <__swsetup_r+0x7a>
 8009692:	4621      	mov	r1, r4
 8009694:	4628      	mov	r0, r5
 8009696:	f000 f88b 	bl	80097b0 <__smakebuf_r>
 800969a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800969e:	f013 0201 	ands.w	r2, r3, #1
 80096a2:	d00a      	beq.n	80096ba <__swsetup_r+0x9a>
 80096a4:	2200      	movs	r2, #0
 80096a6:	60a2      	str	r2, [r4, #8]
 80096a8:	6962      	ldr	r2, [r4, #20]
 80096aa:	4252      	negs	r2, r2
 80096ac:	61a2      	str	r2, [r4, #24]
 80096ae:	6922      	ldr	r2, [r4, #16]
 80096b0:	b942      	cbnz	r2, 80096c4 <__swsetup_r+0xa4>
 80096b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80096b6:	d1c5      	bne.n	8009644 <__swsetup_r+0x24>
 80096b8:	bd38      	pop	{r3, r4, r5, pc}
 80096ba:	0799      	lsls	r1, r3, #30
 80096bc:	bf58      	it	pl
 80096be:	6962      	ldrpl	r2, [r4, #20]
 80096c0:	60a2      	str	r2, [r4, #8]
 80096c2:	e7f4      	b.n	80096ae <__swsetup_r+0x8e>
 80096c4:	2000      	movs	r0, #0
 80096c6:	e7f7      	b.n	80096b8 <__swsetup_r+0x98>
 80096c8:	2000009c 	.word	0x2000009c

080096cc <_raise_r>:
 80096cc:	291f      	cmp	r1, #31
 80096ce:	b538      	push	{r3, r4, r5, lr}
 80096d0:	4605      	mov	r5, r0
 80096d2:	460c      	mov	r4, r1
 80096d4:	d904      	bls.n	80096e0 <_raise_r+0x14>
 80096d6:	2316      	movs	r3, #22
 80096d8:	6003      	str	r3, [r0, #0]
 80096da:	f04f 30ff 	mov.w	r0, #4294967295
 80096de:	bd38      	pop	{r3, r4, r5, pc}
 80096e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80096e2:	b112      	cbz	r2, 80096ea <_raise_r+0x1e>
 80096e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096e8:	b94b      	cbnz	r3, 80096fe <_raise_r+0x32>
 80096ea:	4628      	mov	r0, r5
 80096ec:	f000 f830 	bl	8009750 <_getpid_r>
 80096f0:	4622      	mov	r2, r4
 80096f2:	4601      	mov	r1, r0
 80096f4:	4628      	mov	r0, r5
 80096f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096fa:	f000 b817 	b.w	800972c <_kill_r>
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d00a      	beq.n	8009718 <_raise_r+0x4c>
 8009702:	1c59      	adds	r1, r3, #1
 8009704:	d103      	bne.n	800970e <_raise_r+0x42>
 8009706:	2316      	movs	r3, #22
 8009708:	6003      	str	r3, [r0, #0]
 800970a:	2001      	movs	r0, #1
 800970c:	e7e7      	b.n	80096de <_raise_r+0x12>
 800970e:	2100      	movs	r1, #0
 8009710:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009714:	4620      	mov	r0, r4
 8009716:	4798      	blx	r3
 8009718:	2000      	movs	r0, #0
 800971a:	e7e0      	b.n	80096de <_raise_r+0x12>

0800971c <raise>:
 800971c:	4b02      	ldr	r3, [pc, #8]	@ (8009728 <raise+0xc>)
 800971e:	4601      	mov	r1, r0
 8009720:	6818      	ldr	r0, [r3, #0]
 8009722:	f7ff bfd3 	b.w	80096cc <_raise_r>
 8009726:	bf00      	nop
 8009728:	2000009c 	.word	0x2000009c

0800972c <_kill_r>:
 800972c:	b538      	push	{r3, r4, r5, lr}
 800972e:	4d07      	ldr	r5, [pc, #28]	@ (800974c <_kill_r+0x20>)
 8009730:	2300      	movs	r3, #0
 8009732:	4604      	mov	r4, r0
 8009734:	4608      	mov	r0, r1
 8009736:	4611      	mov	r1, r2
 8009738:	602b      	str	r3, [r5, #0]
 800973a:	f7f8 fc43 	bl	8001fc4 <_kill>
 800973e:	1c43      	adds	r3, r0, #1
 8009740:	d102      	bne.n	8009748 <_kill_r+0x1c>
 8009742:	682b      	ldr	r3, [r5, #0]
 8009744:	b103      	cbz	r3, 8009748 <_kill_r+0x1c>
 8009746:	6023      	str	r3, [r4, #0]
 8009748:	bd38      	pop	{r3, r4, r5, pc}
 800974a:	bf00      	nop
 800974c:	20000740 	.word	0x20000740

08009750 <_getpid_r>:
 8009750:	f7f8 bc30 	b.w	8001fb4 <_getpid>

08009754 <_malloc_usable_size_r>:
 8009754:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009758:	1f18      	subs	r0, r3, #4
 800975a:	2b00      	cmp	r3, #0
 800975c:	bfbc      	itt	lt
 800975e:	580b      	ldrlt	r3, [r1, r0]
 8009760:	18c0      	addlt	r0, r0, r3
 8009762:	4770      	bx	lr

08009764 <__swhatbuf_r>:
 8009764:	b570      	push	{r4, r5, r6, lr}
 8009766:	460c      	mov	r4, r1
 8009768:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800976c:	2900      	cmp	r1, #0
 800976e:	b096      	sub	sp, #88	@ 0x58
 8009770:	4615      	mov	r5, r2
 8009772:	461e      	mov	r6, r3
 8009774:	da0d      	bge.n	8009792 <__swhatbuf_r+0x2e>
 8009776:	89a3      	ldrh	r3, [r4, #12]
 8009778:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800977c:	f04f 0100 	mov.w	r1, #0
 8009780:	bf14      	ite	ne
 8009782:	2340      	movne	r3, #64	@ 0x40
 8009784:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009788:	2000      	movs	r0, #0
 800978a:	6031      	str	r1, [r6, #0]
 800978c:	602b      	str	r3, [r5, #0]
 800978e:	b016      	add	sp, #88	@ 0x58
 8009790:	bd70      	pop	{r4, r5, r6, pc}
 8009792:	466a      	mov	r2, sp
 8009794:	f000 f848 	bl	8009828 <_fstat_r>
 8009798:	2800      	cmp	r0, #0
 800979a:	dbec      	blt.n	8009776 <__swhatbuf_r+0x12>
 800979c:	9901      	ldr	r1, [sp, #4]
 800979e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80097a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80097a6:	4259      	negs	r1, r3
 80097a8:	4159      	adcs	r1, r3
 80097aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80097ae:	e7eb      	b.n	8009788 <__swhatbuf_r+0x24>

080097b0 <__smakebuf_r>:
 80097b0:	898b      	ldrh	r3, [r1, #12]
 80097b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097b4:	079d      	lsls	r5, r3, #30
 80097b6:	4606      	mov	r6, r0
 80097b8:	460c      	mov	r4, r1
 80097ba:	d507      	bpl.n	80097cc <__smakebuf_r+0x1c>
 80097bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80097c0:	6023      	str	r3, [r4, #0]
 80097c2:	6123      	str	r3, [r4, #16]
 80097c4:	2301      	movs	r3, #1
 80097c6:	6163      	str	r3, [r4, #20]
 80097c8:	b003      	add	sp, #12
 80097ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097cc:	ab01      	add	r3, sp, #4
 80097ce:	466a      	mov	r2, sp
 80097d0:	f7ff ffc8 	bl	8009764 <__swhatbuf_r>
 80097d4:	9f00      	ldr	r7, [sp, #0]
 80097d6:	4605      	mov	r5, r0
 80097d8:	4639      	mov	r1, r7
 80097da:	4630      	mov	r0, r6
 80097dc:	f7fe fedc 	bl	8008598 <_malloc_r>
 80097e0:	b948      	cbnz	r0, 80097f6 <__smakebuf_r+0x46>
 80097e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097e6:	059a      	lsls	r2, r3, #22
 80097e8:	d4ee      	bmi.n	80097c8 <__smakebuf_r+0x18>
 80097ea:	f023 0303 	bic.w	r3, r3, #3
 80097ee:	f043 0302 	orr.w	r3, r3, #2
 80097f2:	81a3      	strh	r3, [r4, #12]
 80097f4:	e7e2      	b.n	80097bc <__smakebuf_r+0xc>
 80097f6:	89a3      	ldrh	r3, [r4, #12]
 80097f8:	6020      	str	r0, [r4, #0]
 80097fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097fe:	81a3      	strh	r3, [r4, #12]
 8009800:	9b01      	ldr	r3, [sp, #4]
 8009802:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009806:	b15b      	cbz	r3, 8009820 <__smakebuf_r+0x70>
 8009808:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800980c:	4630      	mov	r0, r6
 800980e:	f000 f81d 	bl	800984c <_isatty_r>
 8009812:	b128      	cbz	r0, 8009820 <__smakebuf_r+0x70>
 8009814:	89a3      	ldrh	r3, [r4, #12]
 8009816:	f023 0303 	bic.w	r3, r3, #3
 800981a:	f043 0301 	orr.w	r3, r3, #1
 800981e:	81a3      	strh	r3, [r4, #12]
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	431d      	orrs	r5, r3
 8009824:	81a5      	strh	r5, [r4, #12]
 8009826:	e7cf      	b.n	80097c8 <__smakebuf_r+0x18>

08009828 <_fstat_r>:
 8009828:	b538      	push	{r3, r4, r5, lr}
 800982a:	4d07      	ldr	r5, [pc, #28]	@ (8009848 <_fstat_r+0x20>)
 800982c:	2300      	movs	r3, #0
 800982e:	4604      	mov	r4, r0
 8009830:	4608      	mov	r0, r1
 8009832:	4611      	mov	r1, r2
 8009834:	602b      	str	r3, [r5, #0]
 8009836:	f7f8 fc25 	bl	8002084 <_fstat>
 800983a:	1c43      	adds	r3, r0, #1
 800983c:	d102      	bne.n	8009844 <_fstat_r+0x1c>
 800983e:	682b      	ldr	r3, [r5, #0]
 8009840:	b103      	cbz	r3, 8009844 <_fstat_r+0x1c>
 8009842:	6023      	str	r3, [r4, #0]
 8009844:	bd38      	pop	{r3, r4, r5, pc}
 8009846:	bf00      	nop
 8009848:	20000740 	.word	0x20000740

0800984c <_isatty_r>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	4d06      	ldr	r5, [pc, #24]	@ (8009868 <_isatty_r+0x1c>)
 8009850:	2300      	movs	r3, #0
 8009852:	4604      	mov	r4, r0
 8009854:	4608      	mov	r0, r1
 8009856:	602b      	str	r3, [r5, #0]
 8009858:	f7f8 fc24 	bl	80020a4 <_isatty>
 800985c:	1c43      	adds	r3, r0, #1
 800985e:	d102      	bne.n	8009866 <_isatty_r+0x1a>
 8009860:	682b      	ldr	r3, [r5, #0]
 8009862:	b103      	cbz	r3, 8009866 <_isatty_r+0x1a>
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	bd38      	pop	{r3, r4, r5, pc}
 8009868:	20000740 	.word	0x20000740

0800986c <_init>:
 800986c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800986e:	bf00      	nop
 8009870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009872:	bc08      	pop	{r3}
 8009874:	469e      	mov	lr, r3
 8009876:	4770      	bx	lr

08009878 <_fini>:
 8009878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800987a:	bf00      	nop
 800987c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800987e:	bc08      	pop	{r3}
 8009880:	469e      	mov	lr, r3
 8009882:	4770      	bx	lr
