/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  reg [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  reg [7:0] celloutsig_0_16z;
  wire [27:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [24:0] celloutsig_0_24z;
  reg [15:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [12:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_53z;
  wire [18:0] celloutsig_0_5z;
  reg [12:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [28:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [27:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = !(celloutsig_0_14z ? celloutsig_0_2z : celloutsig_0_6z);
  assign celloutsig_0_48z = ~((celloutsig_0_47z | celloutsig_0_35z) & (celloutsig_0_36z | celloutsig_0_16z[1]));
  assign celloutsig_0_4z = ~((in_data[25] | in_data[18]) & (in_data[25] | celloutsig_0_1z[4]));
  assign celloutsig_0_19z = ~((celloutsig_0_7z | celloutsig_0_14z) & (celloutsig_0_17z[6] | celloutsig_0_18z[12]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[8] | in_data[13]) & (celloutsig_0_0z[6] | celloutsig_0_0z[1]));
  assign celloutsig_1_1z = in_data[182] ^ celloutsig_1_0z[6];
  assign celloutsig_1_9z = celloutsig_1_1z ^ in_data[135];
  assign celloutsig_1_19z = celloutsig_1_10z ^ celloutsig_1_1z;
  assign celloutsig_0_12z = in_data[95] ^ celloutsig_0_3z;
  assign celloutsig_0_27z = celloutsig_0_23z ^ celloutsig_0_15z[7];
  assign celloutsig_0_15z = { in_data[26:24], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z } + { celloutsig_0_0z[5:1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_17z = { celloutsig_0_10z[9:8], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z } + { celloutsig_0_5z[13:0], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_32z = celloutsig_0_25z[10:0] / { 1'h1, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_16z };
  assign celloutsig_0_34z = { celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_29z } / { 1'h1, celloutsig_0_1z[3:1] };
  assign celloutsig_0_37z = in_data[31:19] / { 1'h1, celloutsig_0_1z[3:0], celloutsig_0_15z };
  assign celloutsig_1_15z = { celloutsig_1_2z[3:1], celloutsig_1_9z, celloutsig_1_10z } / { 1'h1, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_6z = in_data[65:48] == { celloutsig_0_5z[17:3], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[75:73], celloutsig_0_6z } == celloutsig_0_1z[3:0];
  assign celloutsig_0_9z = celloutsig_0_0z[8:2] == { in_data[92], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_20z = in_data[15:2] == in_data[13:0];
  assign celloutsig_0_35z = { celloutsig_0_18z[12:10], celloutsig_0_28z } > { celloutsig_0_34z[1:0], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_36z = { celloutsig_0_17z[25:20], celloutsig_0_19z } > celloutsig_0_0z[8:2];
  assign celloutsig_1_8z = { in_data[120:117], celloutsig_1_7z } > { celloutsig_1_4z[8:5], celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_0z[4:3], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z } > { celloutsig_1_4z[15:10], celloutsig_1_8z };
  assign celloutsig_0_23z = { celloutsig_0_4z, celloutsig_0_1z } > { celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_43z = { celloutsig_0_25z[2:0], celloutsig_0_15z } < celloutsig_0_37z[10:0];
  assign celloutsig_0_29z = { celloutsig_0_1z[2:0], celloutsig_0_27z } < { celloutsig_0_5z[17:15], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[42:34] % { 1'h1, in_data[81:74] };
  assign celloutsig_0_53z = { celloutsig_0_5z[12:5], celloutsig_0_38z } % { 1'h1, celloutsig_0_16z[6:2], celloutsig_0_43z, celloutsig_0_36z, celloutsig_0_23z };
  assign celloutsig_0_5z = { in_data[87:86], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, in_data[39:23], celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_5z[12:5], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z } != { celloutsig_0_5z[13:2], celloutsig_0_4z };
  assign celloutsig_1_2z = - celloutsig_1_0z[8:0];
  assign celloutsig_1_4z = - { in_data[157:149], celloutsig_1_2z };
  assign celloutsig_1_6z = - { celloutsig_1_2z[7], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_18z = - { celloutsig_1_4z[9:5], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_17z };
  assign celloutsig_0_18z = - { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_24z = - { celloutsig_0_10z[3:0], celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_1_5z = in_data[134:127] !== celloutsig_1_4z[15:8];
  assign celloutsig_0_8z = { celloutsig_0_5z[16:7], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z } !== { celloutsig_0_0z[7:5], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[64:48], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z } !== { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_0z[7:4] !== { celloutsig_0_1z[4:2], celloutsig_0_4z };
  assign celloutsig_0_38z = & celloutsig_0_32z;
  assign celloutsig_0_47z = & { celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_0z[8:1] };
  assign celloutsig_1_3z = & celloutsig_1_2z[6:1];
  assign celloutsig_0_3z = celloutsig_0_2z & celloutsig_0_1z[1];
  assign celloutsig_0_68z = | celloutsig_0_24z[3:0];
  assign celloutsig_1_7z = | { celloutsig_1_4z[13:0], celloutsig_1_3z };
  assign celloutsig_1_17z = | celloutsig_1_6z[17:13];
  assign celloutsig_0_28z = | { celloutsig_0_24z[11:8], celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z };
  always_latch
    if (clkin_data[128]) celloutsig_0_67z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_67z = { in_data[73:71], celloutsig_0_48z, celloutsig_0_53z };
  always_latch
    if (clkin_data[160]) celloutsig_1_0z = 14'h0000;
    else if (clkin_data[64]) celloutsig_1_0z = in_data[164:151];
  always_latch
    if (clkin_data[128]) celloutsig_0_10z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[52:41], celloutsig_0_9z };
  always_latch
    if (clkin_data[96]) celloutsig_0_1z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[5:1];
  always_latch
    if (clkin_data[128]) celloutsig_0_16z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_16z = celloutsig_0_0z[8:1];
  always_latch
    if (!clkin_data[128]) celloutsig_0_25z = 16'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_4z };
  assign { out_data[156:128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
