// Seed: 2440233205
module module_0 (
    output wire id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  assign id_0[1+:1] = 1;
endmodule
