
<!DOCTYPE html>
<html>
<meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
<head>
<title>cps_cu Overview</title>
<style type="text/css">
body         { font-family:Verdana,Helvetica,sans-serif; }
.module    { background-color:#EEEEEE; }
.amregnor  { background-color:#C0F0C0; }
.amregseq  { background-color:#B0F0E0; }
.ammulnor  { background-color:#E0F0B0; }
.ammulseq  { background-color:#F0F0C0; }
.ammemnor  { background-color:#C0C040; }
.ammemseq  { background-color:#C0F040; }
.ammasnor  { background-color:#F080F0; }
.ammarker  { background-color:#E0E0E0; color:#000090; }
.ammarend  { background-color:#FFFF00; color:#000090; }
.ammmrmem  { background-color:#C0D080; }
.itemfalse { background-color:#B0F0B0; }
.itemtrue  { background-color:#F0B0B0; }
.itemcond  { background-color:#F0F0B0; }
.itemspec  { background-color:#F0D0B0; }
.itemint   { background-color:#B0B0F0; }
.addr      { font-family:Courier; }
.courier   { font-family:Courier; }
.warng       { color:#F0A000; }
.error       { color:#F00000; }
.bftitl    { background-color:#C0C0C0; }
.bfrval    { background-color:#E0E040; }
.bfgap     { background-color:#F0F0F0; }
.bfhi      { background-color:#40E040; }
.bflo      { background-color:#E04040; }
.bfnorm    { background-color:#C0C0F0; }
.bfseq     { background-color:#C0F0F0; }
.bfres     { background-color:#C080F0; }
.ifslanor  { background-color:#C0F0C0; }
.ifslamir  { background-color:#B0F0E0; }
.ifmasnor  { background-color:#C0C040; }
.ifmasmir  { background-color:#C0F040; }
.ifsysnor  { background-color:#C040C0; }
.ifsysmir  { background-color:#C040F0; }
.ifmonnor  { background-color:#C040C0; }
.ifmonmir  { background-color:#C040F0; }
.ifnonnor  { background-color:#C0C0C0; }
.ifintnor  { background-color:#E0E0E0; }
.viloc     { background-color:#C0E0E0; }
.viifd     { background-color:#C0C0E0; }
.xrefx     { color:#006060; font-size:80%; }
</style>
</head>
<body>
<h1 class="error">Intel Confidential</h1>
<h1 id="TOPOFDOC">Module: cps_cu</h1>
<h3>Checksum: 0x2EE79703</h3>
<!-- --><b>Generated by Essence Version: 2.1.39</b>
<h2>Contents</h2>
  <h3><a href="#G_GENRL">General Information</a></h3>
  <h3><a href="#G_RMSO">RegMemSet Overview</a></h3>
  <h3><a href="#G_ADDR">Address Map</a></h3>
  <h3><a href="#G_REGS">Register Overview</a></h3>
  <h3><a href="#G_INTF">Interfaces Overview</a></h3>
  <h3><a href="#G_PORTS">Ports Overview</a></h3>
<hr/>
<h2 id="G_GENRL">General Info</h2>
<h3>cps_cu</h3>
<p><i></i></p>
<p>
TopspinClkStyle: ASYNCHRONOUS
</p>


    <hr/>
<h2 id="G_RMSO">RegMemSet Overview</h2>
  <table>
    <tr>
      <th bgcolor="E0C0C0">Type</th>
      <th bgcolor="E0C0C0">Name</th>
      <th bgcolor="E0C0C0">Offset</th>
      <th bgcolor="E0C0C0">Interface</th>
    </tr>
    <tr>
      <td>Regs</td>
      <td>ClockControlRegisters</td>
      <td>0x00300000</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>TopspinShellRegisters</td>
      <td>0x00300000</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>FIFORegisters</td>
      <td>0x00300000</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>InterruptAndDMARegisters</td>
      <td>0x00300000</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>CPS_UM0</td>
      <td>0x00300400</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>CPS_UM1</td>
      <td>0x00300500</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>SPCU_ProfilU_CORE0</td>
      <td>0x00300600</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>SPCU_ProfilU_CORE1</td>
      <td>0x00300700</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>SPCU_ProfilU_CORE2</td>
      <td>0x00300800</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>SPCU_ProfilU_CORE3</td>
      <td>0x00300900</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>CGU</td>
      <td>0x00300A00</td>
      <td>cps_cu_ahb</td>
    </tr>
    <tr>
      <td>Regs</td>
      <td>CPS_Misc</td>
      <td>0x00300B00</td>
      <td>cps_cu_ahb</td>
    </tr>
  </table>
<span id="G_ADDR"/>
<hr/>
<span id="G_ADDR_00000090"/>
<h2>Address Map for Interface: cps_cu_ahb (SLAVE)</h2>
  <table>
    <tr style="background-color:#E0C0C0">
      <th>Offset</th>
      <th>End</th>
      <th>Name</th>
      <th>Description</th>
      <th>Parent</th>
    </tr>
    <tr class="ammarker" id="EID_00300000">
      <td class="addr">0x00300000</td>
      <td class="addr"></td>
      <td>
Base Address of Interface <a href="#SID_00000090_cps_cu">cps_cu_ahb</a>
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300000">
      <td class="addr">0x00300000</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300000095090_cps_cu">CLC</a></b>
      </td>
      <td style="font-size:80%"><i>
Clock Control Register
      </i></td>
      <td style="font-size:60%">
ClockControlRegisters
      </td>
    </tr>
    <tr class="" id="EID_00300004">
      <td class="addr">0x00300004</td>
      <td class="addr">0x00300007</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300008">
      <td class="addr">0x00300008</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3000080AB090_cps_cu">CLC_STAT</a></b>
      </td>
      <td style="font-size:80%"><i>
Clock Control Status Register
      </i></td>
      <td style="font-size:60%">
ClockControlRegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030000C">
      <td class="addr">0x0030000C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30000C0C2090_cps_cu">ID</a></b>
      </td>
      <td style="font-size:80%"><i>
Module Identification Register
      </i></td>
      <td style="font-size:60%">
TopspinShellRegisters
      </td>
    </tr>
    <tr class="" id="EID_00300010">
      <td class="addr">0x00300010</td>
      <td class="addr">0x0030001B</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030001C">
      <td class="addr">0x0030001C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30001C0C7090_cps_cu">SWCID</a></b>
      </td>
      <td style="font-size:80%"><i>
Module Configuration ID Register
      </i></td>
      <td style="font-size:60%">
TopspinShellRegisters
      </td>
    </tr>
    <tr class="" id="EID_00300020">
      <td class="addr">0x00300020</td>
      <td class="addr">0x003001FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300200">
      <td class="addr">0x00300200</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300200143090_cps_cu">RIS_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Raw Interrupt Status Register 0 in Address Range 0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300204">
      <td class="addr">0x00300204</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300204148090_cps_cu">ISR_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Interrupt Set Register 0 in Address Range 0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300208">
      <td class="addr">0x00300208</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30020814D090_cps_cu">ICR_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Interrupt Clear Register 0 in Address Range 0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030020C">
      <td class="addr">0x0030020C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30020C152090_cps_cu">IMSC_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Interrupt Mask Control Register 0 in Address Range 0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300210">
      <td class="addr">0x00300210</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300210157090_cps_cu">IMSCSR_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Interrupt Mask Set Register 0 in Address Range 0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300214">
      <td class="addr">0x00300214</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30021415C090_cps_cu">IMSCCR_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Interrupt Mask Clear Register 0 in Address Range 0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300218">
      <td class="addr">0x00300218</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300218161090_cps_cu">MIS_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Masked Interrupt Status Register 0 in Address Range 0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="" id="EID_0030021C">
      <td class="addr">0x0030021C</td>
      <td class="addr">0x003002FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300300">
      <td class="addr">0x00300300</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3003001A3090_cps_cu">MSRIS_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Multiple Source Raw Interrupt Status Register 0 of SRB_p0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="" id="EID_00300304">
      <td class="addr">0x00300304</td>
      <td class="addr">0x00300307</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300308">
      <td class="addr">0x00300308</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3003081A8090_cps_cu">MSICR_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Multiple Source Interrupt Clear Register 0 of SRB_p0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030030C">
      <td class="addr">0x0030030C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30030C1AD090_cps_cu">MSIMSC_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Multiple Source Interrupt Mask Control Register 0 of SRB_p0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300310">
      <td class="addr">0x00300310</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3003101B2090_cps_cu">MSIMSCSR_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Multiple Source Interrupt Mask Set Register 0 of SRB_p0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300314">
      <td class="addr">0x00300314</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3003141B7090_cps_cu">MSIMSCCR_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Multiple Source Interrupt Mask Clear Register 0 of SRB_p0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300318">
      <td class="addr">0x00300318</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3003181BC090_cps_cu">MSMIS_0_0</a></b>
      </td>
      <td style="font-size:80%"><i>
Multiple Source Masked Interrupt Status Register 0 of SRB_p0
      </i></td>
      <td style="font-size:60%">
InterruptAndDMARegisters
      </td>
    </tr>
    <tr class="" id="EID_0030031C">
      <td class="addr">0x0030031C</td>
      <td class="addr">0x003003FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300400">
      <td class="addr">0x00300400</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300407D0A090_cps_cu">SpcuUM0Conf0</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Configuration Register 0
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300404">
      <td class="addr">0x00300404</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300403D1C090_cps_cu">SpcuUM0Conf1</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Configuration Register 1
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300408">
      <td class="addr">0x00300408</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30040FD3C090_cps_cu">SpcuUM0Conf2</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Configuration Register 2
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030040C">
      <td class="addr">0x0030040C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30040BD4D090_cps_cu">SpcuUM0Conf3</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Configuration Register 3
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300410">
      <td class="addr">0x00300410</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300417D54090_cps_cu">SpcuUM0St0</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Status Register 0
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300414">
      <td class="addr">0x00300414</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300413D59090_cps_cu">SpcuUM0St1</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Status Register 1
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300418">
      <td class="addr">0x00300418</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30041FD5D090_cps_cu">SpcuUM0St2</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Status Register 2
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030041C">
      <td class="addr">0x0030041C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30041BD69090_cps_cu">SpcuUM0Ctrl0</a></b>
      </td>
      <td style="font-size:80%"><i>
UM0 Control Register 0
      </i></td>
      <td style="font-size:60%">
CPS_UM0
      </td>
    </tr>
    <tr class="" id="EID_00300420">
      <td class="addr">0x00300420</td>
      <td class="addr">0x003004FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300500">
      <td class="addr">0x00300500</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300507DC7090_cps_cu">SpcuUM1Conf0</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Configuration Register 0
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300504">
      <td class="addr">0x00300504</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300503DD9090_cps_cu">SpcuUM1Conf1</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Configuration Register 1
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300508">
      <td class="addr">0x00300508</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30050FDF9090_cps_cu">SpcuUM1Conf2</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Configuration Register 2
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030050C">
      <td class="addr">0x0030050C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30050BE0A090_cps_cu">SpcuUM1Conf3</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Configuration Register 3
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300510">
      <td class="addr">0x00300510</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300517E11090_cps_cu">SpcuUM1St0</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Status Register 0
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300514">
      <td class="addr">0x00300514</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300513E16090_cps_cu">SpcuUM1St1</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Status Register 1
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300518">
      <td class="addr">0x00300518</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30051FE1A090_cps_cu">SpcuUM1St2</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Status Register 2
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030051C">
      <td class="addr">0x0030051C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30051BE26090_cps_cu">SpcuUM1Ctrl0</a></b>
      </td>
      <td style="font-size:80%"><i>
UM1 Control Register 0
      </i></td>
      <td style="font-size:60%">
CPS_UM1
      </td>
    </tr>
    <tr class="" id="EID_00300520">
      <td class="addr">0x00300520</td>
      <td class="addr">0x003005FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300600">
      <td class="addr">0x00300600</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30060B711090_cps_cu">Profiling0Ctrl</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Ctrl_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300604">
      <td class="addr">0x00300604</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30060F72D090_cps_cu">Profiling0MonLength</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Mon_Length_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300608">
      <td class="addr">0x00300608</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300603730090_cps_cu">Profiling0Preset</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Preset_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030060C">
      <td class="addr">0x0030060C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300607733090_cps_cu">Profiling0CounterStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Counter_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300610">
      <td class="addr">0x00300610</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30061B737090_cps_cu">Profiling0Status</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300614">
      <td class="addr">0x00300614</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30061F73C090_cps_cu">Profiling0LastIACStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Last_IAC_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300618">
      <td class="addr">0x00300618</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30061373F090_cps_cu">Profiling0ConfigLowPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Config_Low_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030061C">
      <td class="addr">0x0030061C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300617743090_cps_cu">Profiling0ConfigMedPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Config_Med_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300620">
      <td class="addr">0x00300620</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30062B746090_cps_cu">Profiling0StatusPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Status_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300624">
      <td class="addr">0x00300624</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30062F749090_cps_cu">Profiling0ConfigLowUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Config_Low_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300628">
      <td class="addr">0x00300628</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30062374D090_cps_cu">Profiling0ConfigMedUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Config_Med_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030062C">
      <td class="addr">0x0030062C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300627750090_cps_cu">Profiling0StatusUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Status_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300630">
      <td class="addr">0x00300630</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30063B753090_cps_cu">Profiling0ConfigHighDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Config_High_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300634">
      <td class="addr">0x00300634</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30063F757090_cps_cu">Profiling0ConfigMedDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Config_Med_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300638">
      <td class="addr">0x00300638</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30063375A090_cps_cu">Profiling0StatusDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling0_Status_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE0
      </td>
    </tr>
    <tr class="" id="EID_0030063C">
      <td class="addr">0x0030063C</td>
      <td class="addr">0x003006FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300700">
      <td class="addr">0x00300700</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30070B79A090_cps_cu">Profiling1Ctrl</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Ctrl_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300704">
      <td class="addr">0x00300704</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30070F7B6090_cps_cu">Profiling1MonLength</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Mon_Length_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300708">
      <td class="addr">0x00300708</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3007037B9090_cps_cu">Profiling1Preset</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Preset_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030070C">
      <td class="addr">0x0030070C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3007077BC090_cps_cu">Profiling1CounterStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Counter_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300710">
      <td class="addr">0x00300710</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30071B7C0090_cps_cu">Profiling1Status</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300714">
      <td class="addr">0x00300714</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30071F7C5090_cps_cu">Profiling1LastIACStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Last_IAC_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300718">
      <td class="addr">0x00300718</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3007137C8090_cps_cu">Profiling1ConfigLowPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Config_Low_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030071C">
      <td class="addr">0x0030071C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3007177CC090_cps_cu">Profiling1ConfigMedPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Config_Med_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300720">
      <td class="addr">0x00300720</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30072B7CF090_cps_cu">Profiling1StatusPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Status_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300724">
      <td class="addr">0x00300724</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30072F7D2090_cps_cu">Profiling1ConfigLowUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Config_Low_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300728">
      <td class="addr">0x00300728</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3007237D6090_cps_cu">Profiling1ConfigMedUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Config_Med_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030072C">
      <td class="addr">0x0030072C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3007277D9090_cps_cu">Profiling1StatusUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Status_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300730">
      <td class="addr">0x00300730</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30073B7DC090_cps_cu">Profiling1ConfigHighDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Config_High_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300734">
      <td class="addr">0x00300734</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30073F7E0090_cps_cu">Profiling1ConfigMedDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Config_Med_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300738">
      <td class="addr">0x00300738</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3007337E3090_cps_cu">Profiling1StatusDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling1_Status_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE1
      </td>
    </tr>
    <tr class="" id="EID_0030073C">
      <td class="addr">0x0030073C</td>
      <td class="addr">0x003007FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300800">
      <td class="addr">0x00300800</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30080B823090_cps_cu">Profiling2Ctrl</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Ctrl_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300804">
      <td class="addr">0x00300804</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30080F83F090_cps_cu">Profiling2MonLength</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Mon_Length_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300808">
      <td class="addr">0x00300808</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300803842090_cps_cu">Profiling2Preset</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Preset_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030080C">
      <td class="addr">0x0030080C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300807845090_cps_cu">Profiling2CounterStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Counter_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300810">
      <td class="addr">0x00300810</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30081B849090_cps_cu">Profiling2Status</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300814">
      <td class="addr">0x00300814</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30081F84E090_cps_cu">Profiling2LastIACStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Last_IAC_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300818">
      <td class="addr">0x00300818</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300813851090_cps_cu">Profiling2ConfigLowPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Config_Low_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030081C">
      <td class="addr">0x0030081C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300817855090_cps_cu">Profiling2ConfigMedPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Config_Med_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300820">
      <td class="addr">0x00300820</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30082B858090_cps_cu">Profiling2StatusPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Status_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300824">
      <td class="addr">0x00300824</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30082F85B090_cps_cu">Profiling2ConfigLowUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Config_Low_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300828">
      <td class="addr">0x00300828</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30082385F090_cps_cu">Profiling2ConfigMedUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Config_Med_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030082C">
      <td class="addr">0x0030082C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300827862090_cps_cu">Profiling2StatusUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Status_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300830">
      <td class="addr">0x00300830</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30083B865090_cps_cu">Profiling2ConfigHighDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Config_High_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300834">
      <td class="addr">0x00300834</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30083F869090_cps_cu">Profiling2ConfigMedDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Config_Med_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300838">
      <td class="addr">0x00300838</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30083386C090_cps_cu">Profiling2StatusDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling2_Status_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE2
      </td>
    </tr>
    <tr class="" id="EID_0030083C">
      <td class="addr">0x0030083C</td>
      <td class="addr">0x003008FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300900">
      <td class="addr">0x00300900</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30090B8AC090_cps_cu">Profiling3Ctrl</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Ctrl_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300904">
      <td class="addr">0x00300904</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30090F8C8090_cps_cu">Profiling3MonLength</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Mon_Length_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300908">
      <td class="addr">0x00300908</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009038CB090_cps_cu">Profiling3Preset</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Preset_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030090C">
      <td class="addr">0x0030090C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009078CE090_cps_cu">Profiling3CounterStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Counter_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300910">
      <td class="addr">0x00300910</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30091B8D2090_cps_cu">Profiling3Status</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300914">
      <td class="addr">0x00300914</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30091F8D7090_cps_cu">Profiling3LastIACStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Last_IAC_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300918">
      <td class="addr">0x00300918</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009138DA090_cps_cu">Profiling3ConfigLowPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Config_Low_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030091C">
      <td class="addr">0x0030091C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009178DE090_cps_cu">Profiling3ConfigMedPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Config_Med_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300920">
      <td class="addr">0x00300920</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30092B8E1090_cps_cu">Profiling3StatusPush</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Status_Push_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300924">
      <td class="addr">0x00300924</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30092F8E4090_cps_cu">Profiling3ConfigLowUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Config_Low_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300928">
      <td class="addr">0x00300928</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009238E8090_cps_cu">Profiling3ConfigMedUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Config_Med_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030092C">
      <td class="addr">0x0030092C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009278EB090_cps_cu">Profiling3StatusUp</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Status_Up_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300930">
      <td class="addr">0x00300930</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30093B8EE090_cps_cu">Profiling3ConfigHighDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Config_High_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300934">
      <td class="addr">0x00300934</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30093F8F2090_cps_cu">Profiling3ConfigMedDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Config_Med_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300938">
      <td class="addr">0x00300938</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009338F5090_cps_cu">Profiling3StatusDown</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling3_Status_Down_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_0030093C">
      <td class="addr">0x0030093C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_3009378F8090_cps_cu">PerformanceCtrl</a></b>
      </td>
      <td style="font-size:80%"><i>
Performance_Ctrl_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300940">
      <td class="addr">0x00300940</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30094B90D090_cps_cu">PerformanceStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Performance_Status_Register
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300944">
      <td class="addr">0x00300944</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_30094F912090_cps_cu">ProfilU_Ovr_Ctrl</a></b>
      </td>
      <td style="font-size:80%"><i>

      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300948">
      <td class="addr">0x00300948</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300943918090_cps_cu">ProfilU_Status</a></b>
      </td>
      <td style="font-size:80%"><i>
Profiling Unit Status
      </i></td>
      <td style="font-size:60%">
SPCU_ProfilU_CORE3
      </td>
    </tr>
    <tr class="" id="EID_0030094C">
      <td class="addr">0x0030094C</td>
      <td class="addr">0x003009FF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A00">
      <td class="addr">0x00300A00</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A07195090_cps_cu">ClockEnableSet0</a></b>
      </td>
      <td style="font-size:80%"><i>
Clock_Enable_Set_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A04">
      <td class="addr">0x00300A04</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A0319B090_cps_cu">ClockEnableStatus0</a></b>
      </td>
      <td style="font-size:80%"><i>
Clock_Enable_Status_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A08">
      <td class="addr">0x00300A08</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A0F1A1090_cps_cu">MuxUpdate0</a></b>
      </td>
      <td style="font-size:80%"><i>
MUX_Update_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A0C">
      <td class="addr">0x00300A0C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A0B1A4090_cps_cu">MuxStatus0</a></b>
      </td>
      <td style="font-size:80%"><i>
MUX_Status_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A10">
      <td class="addr">0x00300A10</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A171AE090_cps_cu">ClockEnableClear0</a></b>
      </td>
      <td style="font-size:80%"><i>
Clock_Clear_Set_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A14">
      <td class="addr">0x00300A14</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A131B4090_cps_cu">MuxCp</a></b>
      </td>
      <td style="font-size:80%"><i>
MuxCp_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A18">
      <td class="addr">0x00300A18</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A1F1D8090_cps_cu">SelStatus0</a></b>
      </td>
      <td style="font-size:80%"><i>
Sel_Status_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A1C">
      <td class="addr">0x00300A1C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A1B234090_cps_cu">ClockSelectAct0</a></b>
      </td>
      <td style="font-size:80%"><i>
Clock_Select_Act_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A20">
      <td class="addr">0x00300A20</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A27239090_cps_cu">MuxCp1</a></b>
      </td>
      <td style="font-size:80%"><i>
MuxCp1_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A24">
      <td class="addr">0x00300A24</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A2323C090_cps_cu">DivFix0</a></b>
      </td>
      <td style="font-size:80%"><i>
Div_Fix_0_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A28">
      <td class="addr">0x00300A28</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A2F23F090_cps_cu">SelCpKernel</a></b>
      </td>
      <td style="font-size:80%"><i>
SelCpKernel_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A2C">
      <td class="addr">0x00300A2C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A2B257090_cps_cu">CguPllBControl</a></b>
      </td>
      <td style="font-size:80%"><i>
CGU_PLL_B_Control_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A30">
      <td class="addr">0x00300A30</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A3726C090_cps_cu">SelCpAclk</a></b>
      </td>
      <td style="font-size:80%"><i>
SelCpAclk_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A34">
      <td class="addr">0x00300A34</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A33277090_cps_cu">SelCpsAhbPer</a></b>
      </td>
      <td style="font-size:80%"><i>
SelCpsAhbPer_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A38">
      <td class="addr">0x00300A38</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A3F282090_cps_cu">CguStatus1</a></b>
      </td>
      <td style="font-size:80%"><i>
CGU_Status_1_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A3C">
      <td class="addr">0x00300A3C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A3B2B7090_cps_cu">SPCUGateDisable</a></b>
      </td>
      <td style="font-size:80%"><i>
SPCUGateDisable
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A40">
      <td class="addr">0x00300A40</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A47313090_cps_cu">IdleControlCPS</a></b>
      </td>
      <td style="font-size:80%"><i>
Idle_control_CPS_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="" id="EID_00300A44">
      <td class="addr">0x00300A44</td>
      <td class="addr">0x00300A47</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A48">
      <td class="addr">0x00300A48</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A4F32A090_cps_cu">CguControl</a></b>
      </td>
      <td style="font-size:80%"><i>
CGU_Control_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A4C">
      <td class="addr">0x00300A4C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A4B358090_cps_cu">IdleControlTstStatus</a></b>
      </td>
      <td style="font-size:80%"><i>
Idle_control_Tst_Status_Register
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A50">
      <td class="addr">0x00300A50</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A46EF4090_cps_cu">WDT_Conf</a></b>
      </td>
      <td style="font-size:80%"><i>
WDT_Conf
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300A54">
      <td class="addr">0x00300A54</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300A4EAD6090_cps_cu">CguPllBStat</a></b>
      </td>
      <td style="font-size:80%"><i>
WDT_Conf
      </i></td>
      <td style="font-size:60%">
CGU
      </td>
    </tr>
    <tr class="" id="EID_00300A58">
      <td class="addr">0x00300A58</td>
      <td class="addr">0x00300AFF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B00">
      <td class="addr">0x00300B00</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B0F1FC090_cps_cu">CPS_NocPokStat</a></b>
      </td>
      <td style="font-size:80%"><i>
CPS_NocPok
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B04">
      <td class="addr">0x00300B04</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B11055090_cps_cu">CPS_ResReqCtrl</a></b>
      </td>
      <td style="font-size:80%"><i>
CPS Resource Request Control Register
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B08">
      <td class="addr">0x00300B08</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B1D09F090_cps_cu">CPS_ResAckStat</a></b>
      </td>
      <td style="font-size:80%"><i>
CPS Resource Request Control Register
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B0C">
      <td class="addr">0x00300B0C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B114CF090_cps_cu">ARM_BOOT_FLAG</a></b>
      </td>
      <td style="font-size:80%"><i>
Reset status register
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B10">
      <td class="addr">0x00300B10</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B0F211090_cps_cu">TPCU_SleepStat</a></b>
      </td>
      <td style="font-size:80%"><i>
Reset status register
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B14">
      <td class="addr">0x00300B14</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B355FE090_cps_cu">TPCU_PWR_CTRL_DBG</a></b>
      </td>
      <td style="font-size:80%"><i>
Reset status register
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B18">
      <td class="addr">0x00300B18</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B3AD68090_cps_cu">CPS_SpareCtrl</a></b>
      </td>
      <td style="font-size:80%"><i>
Main CPU memory power configuration register
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="amregnor" id="EID_00300B1C">
      <td class="addr">0x00300B1C</td>
      <td class="addr"></td>
      <td>
<b><a href="#SID_300B3ED6D090_cps_cu">CPS_SpareStat</a></b>
      </td>
      <td style="font-size:80%"><i>
core sleep status
      </i></td>
      <td style="font-size:60%">
CPS_Misc
      </td>
    </tr>
    <tr class="" id="EID_00300B20">
      <td class="addr">0x00300B20</td>
      <td class="addr">0x003FFFFF</td>
      <td>
(Not allocated)
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="ammarker" id="EID_00400000">
      <td class="addr">0x00400000</td>
      <td class="addr"></td>
      <td>
Range of Interface <a href="#SID_00000090_cps_cu">cps_cu_ahb</a>
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
    <tr class="ammarend" id="EID_00400000">
      <td class="addr">0x00400000</td>
      <td class="addr"></td>
      <td>
End of Addressmap
      </td>
      <td style="font-size:80%"><i>
      </i></td>
      <td style="font-size:60%">
      </td>
    </tr>
  </table>
  <br/>&#x000A0;<br/>
  <a href="#TOPOFDOC">Back to top</a>
<span id="G_REGS"/>
<hr/>
<h2>Register Overview for Interface: cps_cu_ahb (SLAVE)</h2>
<h3>RegMemSet: ClockControlRegisters</h3>
  <p class="amregnor" id="SID_300000095090_cps_cu">
    <span class="courier" >
      <b>0x00300000 : </b>
    </span>
    <b>CLC</b>
    <br/>
    <span style="font-size:80%">
      <i>Clock Control Register</i>
    </span>
  </p>
  <table>
    <tr>
      <td>Reset Value:</td>
      <td class="courier">0x00000AAA ( 2730 / 0b00000000000000000000101010101010)</td>
    </tr>
    <tr>
      <td>Reset Mask:</td>
      <td class="courier">0xFFFFFFFF</td>
    </tr>
    <tr>
      <td>Reset Type:</td>
      <td class="courier">ASYNCHRONOUS, ACTIVE_LOW</td>
    </tr>
    <tr>
      <td>Topspin Type:</td>
      <td class="courier">CLC</td>
    </tr>
  </table>
<table border="1">
<tr><td>
<p style="margin-top: 0">This register controls switching of the kernel_clk, incl. OCDS support.</p>
        <p>It is clocked with bus_clk.</p>
</td></tr></table>
<br/>
<table  border="1" style="font-size:80%">
  <tr>
    <td>Bit</td>
    <td class="bftitl" align="center">
        31
    </td>
    <td class="bftitl" align="center">
        30
    </td>
    <td class="bftitl" align="center">
        29
    </td>
    <td class="bftitl" align="center">
        28
    </td>
    <td class="bftitl" align="center">
        27
    </td>
    <td class="bftitl" align="center">
        26
    </td>
    <td class="bftitl" align="center">
        25
    </td>
    <td class="bftitl" align="center">
        24
    </td>
    <td class="bftitl" align="center">
        23
    </td>
    <td class="bftitl" align="center">
        22
    </td>
    <td class="bftitl" align="center">
        21
    </td>
    <td class="bftitl" align="center">
        20
    </td>
    <td class="bftitl" align="center">
        19
    </td>
    <td class="bftitl" align="center">
        18
    </td>
    <td class="bftitl" align="center">
        17
    </td>
    <td class="bftitl" align="center">
        16
    </td>
    <td class="bftitl" align="center">
        15
    </td>
    <td class="bftitl" align="center">
        14
    </td>
    <td class="bftitl" align="center">
        13
    </td>
    <td class="bftitl" align="center">
        12
    </td>
    <td class="bftitl" align="center">
        11
    </td>
    <td class="bftitl" align="center">
        10
    </td>
    <td class="bftitl" align="center">
        09
    </td>
    <td class="bftitl" align="center">
        08
    </td>
    <td class="bftitl" align="center">
        07
    </td>
    <td class="bftitl" align="center">
        06
    </td>
    <td class="bftitl" align="center">
        05
    </td>
    <td class="bftitl" align="center">
        04
    </td>
    <td class="bftitl" align="center">
        03
    </td>
    <td class="bftitl" align="center">
        02
    </td>
    <td class="bftitl" align="center">
        01
    </td>
    <td class="bftitl" align="center">
        00
    </td>
  </tr>
  <tr>
    <td>Reset Val/Mask</td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        1
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        1
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        1
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        1
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        1
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        1
    </td>
    <td class="bfrval" align="center">
        0
    </td>
  </tr>
  <tr>
    <td>Name</td>
    <td colspan="22" align="center">-</td>
    <td class="bfnorm" colspan="2" align="center">
        IDREN
    </td>
    <td class="bfnorm" colspan="2" align="center">
        EDREN
    </td>
    <td class="bfnorm" colspan="2" align="center">
        FSOE
    </td>
    <td class="bfnorm" colspan="2" align="center">
        SPEN
    </td>
    <td class="bfnorm" colspan="2" align="center">
        MOD_EN
    </td>
  </tr>
  <tr>
    <td>External</td>
    <td colspan="22" align="center">-</td>

    <td style="background-color:#80C080" colspan="2" align="center">
        w
    </td>

    <td style="background-color:#80C080" colspan="2" align="center">
        w
    </td>

    <td style="background-color:#80C080" colspan="2" align="center">
        w
    </td>

    <td style="background-color:#80C080" colspan="2" align="center">
        w
    </td>

    <td style="background-color:#80C080" colspan="2" align="center">
        w
    </td>
  </tr>
  <tr>
    <td>Internal</td>
    <td colspan="22" align="center">-</td>

    <td style="background-color:#C08080" colspan="2" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="2" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="2" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="2" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="2" align="center">
        r
    </td>
  </tr>
</table>
<br/>
  <table width="100%" border="1" >
  <tr id="SID_00000097_cps_cu">
  <td >IDREN<p>[09:08],WV</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>IDREN</b></td>
        <td style="font-size:60%">
        <i>WRITE (HW: READ)</i>
    , Implicit unsigned range: 0...3, Virtuality type: TRUE
    <br/>
    Reset: 0x2 /
        2 /
        0b10
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Internal Disable Request Enable</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The status after reset is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">NO_CHANGE</td>
        <td width="10%">00<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          No change, also for 0b11
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">IDR_EN</td>
        <td width="10%">01<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Internal Clock Disable Request is enabled: when fifo_idle and kernel_idle are indicated, the peripheral enters power down mode without SW interaction.
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">IDR_DIS</td>
        <td width="10%">10<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Internal Clock Disable Request is disabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_0000009B_cps_cu">
  <td >EDREN<p>[07:06],WV</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>EDREN</b></td>
        <td style="font-size:60%">
        <i>WRITE (HW: READ)</i>
    , Implicit unsigned range: 0...3, Virtuality type: TRUE
    <br/>
    Reset: 0x2 /
        2 /
        0b10
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>External Disable Request Enable</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The status after reset is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">NO_CHANGE</td>
        <td width="10%">00<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          No change, also for 0b11
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">EDR_EN</td>
        <td width="10%">01<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          External Clock Disable Request via input signal bus_disable is enabled
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">EDR_DIS</td>
        <td width="10%">10<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          External Clock Disable Request via input signal bus_disable is disabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_0000009F_cps_cu">
  <td >FSOE<p>[05:04],WV</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>FSOE</b></td>
        <td style="font-size:60%">
        <i>WRITE (HW: READ)</i>
    , Implicit unsigned range: 0...3, Virtuality type: TRUE
    <br/>
    Reset: 0x2 /
        2 /
        0b10
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Fast Switch Off Enable</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The status after reset is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">NO_CHANGE</td>
        <td width="10%">00<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          No change, also for 0b11
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">FSOE_EN</td>
        <td width="10%">01<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Fast clock switch off in OCDS suspend mode
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">FSOE_DIS</td>
        <td width="10%">10<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Secure clock switch off in OCDS suspend mode
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000A3_cps_cu">
  <td >SPEN<p>[03:02],WV</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>SPEN</b></td>
        <td style="font-size:60%">
        <i>WRITE (HW: READ)</i>
    , Implicit unsigned range: 0...3, Virtuality type: TRUE
    <br/>
    Reset: 0x2 /
        2 /
        0b10
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Module Suspend Enable Bit for OCDS</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The status after reset is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">NO_CHANGE</td>
        <td width="10%">00<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          No change, also for 0b11
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">SPEN_EN</td>
        <td width="10%">01<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module suspend enabled
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">SPEN_DIS</td>
        <td width="10%">10<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module suspend disabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000A7_cps_cu">
  <td >MOD_EN<p>[01:00],WV</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>MOD_EN</b></td>
        <td style="font-size:60%">
        <i>WRITE (HW: READ)</i>
    , Implicit unsigned range: 0...3, Virtuality type: TRUE
    <br/>
    Reset: 0x2 /
        2 /
        0b10
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Module Enable Request Bit</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The status after reset is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">NO_CHANGE</td>
        <td width="10%">00<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          No change, also for 0b11
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">EN_REQ</td>
        <td width="10%">01<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module enable requested
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">DIS_REQ</td>
        <td width="10%">10<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module disable requested
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  </table>


<br/>&#x000A0;<br/>
<a href="#G_ADDR_00000090">Back to Addressmap</a><br/>
<a href="#TOPOFDOC">Back to top</a>
<br/>&#x000A0;<br/>

  <p class="amregnor" id="SID_3000080AB090_cps_cu">
    <span class="courier" >
      <b>0x00300008 : </b>
    </span>
    <b>CLC_STAT</b>
    <br/>
    <span style="font-size:80%">
      <i>Clock Control Status Register</i>
    </span>
  </p>
  <table>
    <tr>
      <td>Reset Value:</td>
      <td class="courier">0x00000040 ( 64 / 0b00000000000000000000000001000000)</td>
    </tr>
    <tr>
      <td>Reset Mask:</td>
      <td class="courier">0xFFFFFFDF</td>
    </tr>
    <tr>
      <td>Reset Type:</td>
      <td class="courier">ASYNCHRONOUS, ACTIVE_LOW</td>
    </tr>
    <tr>
      <td>Topspin Type:</td>
      <td class="courier">CLCSTAT</td>
    </tr>
  </table>
<table border="1">
<tr><td>
<p style="margin-top: 0">This register shows the status of the clock control settings.</p>
        <p>It is clocked with bus_clk.</p>
</td></tr></table>
<br/>
<table  border="1" style="font-size:80%">
  <tr>
    <td>Bit</td>
    <td class="bftitl" align="center">
        31
    </td>
    <td class="bftitl" align="center">
        30
    </td>
    <td class="bftitl" align="center">
        29
    </td>
    <td class="bftitl" align="center">
        28
    </td>
    <td class="bftitl" align="center">
        27
    </td>
    <td class="bftitl" align="center">
        26
    </td>
    <td class="bftitl" align="center">
        25
    </td>
    <td class="bftitl" align="center">
        24
    </td>
    <td class="bftitl" align="center">
        23
    </td>
    <td class="bftitl" align="center">
        22
    </td>
    <td class="bftitl" align="center">
        21
    </td>
    <td class="bftitl" align="center">
        20
    </td>
    <td class="bftitl" align="center">
        19
    </td>
    <td class="bftitl" align="center">
        18
    </td>
    <td class="bftitl" align="center">
        17
    </td>
    <td class="bftitl" align="center">
        16
    </td>
    <td class="bftitl" align="center">
        15
    </td>
    <td class="bftitl" align="center">
        14
    </td>
    <td class="bftitl" align="center">
        13
    </td>
    <td class="bftitl" align="center">
        12
    </td>
    <td class="bftitl" align="center">
        11
    </td>
    <td class="bftitl" align="center">
        10
    </td>
    <td class="bftitl" align="center">
        09
    </td>
    <td class="bftitl" align="center">
        08
    </td>
    <td class="bftitl" align="center">
        07
    </td>
    <td class="bftitl" align="center">
        06
    </td>
    <td class="bftitl" align="center">
        05
    </td>
    <td class="bftitl" align="center">
        04
    </td>
    <td class="bftitl" align="center">
        03
    </td>
    <td class="bftitl" align="center">
        02
    </td>
    <td class="bftitl" align="center">
        01
    </td>
    <td class="bftitl" align="center">
        00
    </td>
  </tr>
  <tr>
    <td>Reset Val/Mask</td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        1
    </td>
    <td class="bfgap" align="center">
        -
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
    <td class="bfrval" align="center">
        0
    </td>
  </tr>
  <tr>
    <td>Name</td>
    <td colspan="25" align="center">-</td>
    <td class="bfnorm" colspan="1" align="center">
        FIDLE
    </td>
    <td class="bfnorm" colspan="1" align="center">
        KIDLE
    </td>
    <td class="bfnorm" colspan="1" align="center">
        IDRE
    </td>
    <td class="bfnorm" colspan="1" align="center">
        EDRE
    </td>
    <td class="bfnorm" colspan="1" align="center">
        FSOE
    </td>
    <td class="bfnorm" colspan="1" align="center">
        SPEN
    </td>
    <td class="bfnorm" colspan="1" align="center">
        MODEN
    </td>
  </tr>
  <tr>
    <td>External</td>
    <td colspan="25" align="center">-</td>

    <td style="background-color:#C08080" colspan="1" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="1" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="1" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="1" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="1" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="1" align="center">
        r
    </td>

    <td style="background-color:#C08080" colspan="1" align="center">
        r
    </td>
  </tr>
  <tr>
    <td>Internal</td>
    <td colspan="25" align="center">-</td>

    <td style="background-color:#C0C080" colspan="1" align="center">
        rw
    </td>

    <td style="background-color:#C0C080" colspan="1" align="center">
        rw
    </td>

    <td style="background-color:#C0C080" colspan="1" align="center">
        rw
    </td>

    <td style="background-color:#C0C080" colspan="1" align="center">
        rw
    </td>

    <td style="background-color:#C0C080" colspan="1" align="center">
        rw
    </td>

    <td style="background-color:#C0C080" colspan="1" align="center">
        rw
    </td>

    <td style="background-color:#C0C080" colspan="1" align="center">
        rw
    </td>
  </tr>
</table>
<br/>
  <table width="100%" border="1" >
  <tr id="SID_000000AD_cps_cu">
  <td >FIDLE<p>[06],R</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>FIDLE</b></td>
        <td style="font-size:60%">
        <i>READ (HW: READWRITE)</i>
    , Implicit unsigned range: 0...1, Virtuality type: FALSE
    <br/>
    Reset: 0x1 /
        1 /
        0b1
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Fifo IDLE</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0"/>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">FifoAct</td>
        <td width="10%">0<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Fifo FSM (TX or RX) is in active state
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">FifoIdle</td>
        <td width="10%">1<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Fifo FSM (TX + RX) is in idle state, FIFOs are empty, Power down activation is possible
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000B0_cps_cu">
  <td >KIDLE<p>[05],R</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>KIDLE</b></td>
        <td style="font-size:60%">
        <i>READ (HW: READWRITE)</i>
    , Implicit unsigned range: 0...1, Virtuality type: FALSE
    <br/>
    Reset: 0x0 /
        0 /
        0b0
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Kernel IDLE</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">Reset depending on kernel functionality, should be "1" when supported by kernel</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">KeAct</td>
        <td width="10%">0<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Kernel is in active state
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">KeIdle</td>
        <td width="10%">1<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Kernel is in idle state, Power down activation is possible
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000B3_cps_cu">
  <td >IDRE<p>[04],R</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>IDRE</b></td>
        <td style="font-size:60%">
        <i>READ (HW: READWRITE)</i>
    , Implicit unsigned range: 0...1, Virtuality type: FALSE
    <br/>
    Reset: 0x0 /
        0 /
        0b0
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Internal Disable Request Status</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The reset value is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">IDR_Dis</td>
        <td width="10%">0<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Internal Clock Disable Request is disabled
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">IDR_En</td>
        <td width="10%">1<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Internal Clock Disable Request is enabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000B6_cps_cu">
  <td >EDRE<p>[03],R</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>EDRE</b></td>
        <td style="font-size:60%">
        <i>READ (HW: READWRITE)</i>
    , Implicit unsigned range: 0...1, Virtuality type: FALSE
    <br/>
    Reset: 0x0 /
        0 /
        0b0
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>External Disable Request Status</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The reset value is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">EDR_Dis</td>
        <td width="10%">0<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          External Clock Disable Request is disabled
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">EDR_En</td>
        <td width="10%">1<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          External Clock Disable Request is enabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000B9_cps_cu">
  <td >FSOE<p>[02],R</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>FSOE</b></td>
        <td style="font-size:60%">
        <i>READ (HW: READWRITE)</i>
    , Implicit unsigned range: 0...1, Virtuality type: FALSE
    <br/>
    Reset: 0x0 /
        0 /
        0b0
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Fast Switch Off Enable Status</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The reset value is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">FSOE_Dis</td>
        <td width="10%">0<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Fast switch off disabled
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">FSOE_En</td>
        <td width="10%">1<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Fast switch off enabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000BC_cps_cu">
  <td >SPEN<p>[01],R</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>SPEN</b></td>
        <td style="font-size:60%">
        <i>READ (HW: READWRITE)</i>
    , Implicit unsigned range: 0...1, Virtuality type: FALSE
    <br/>
    Reset: 0x0 /
        0 /
        0b0
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Module Suspend Enable Bit for OCDS Status</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The reset value is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">SPEN_Dis</td>
        <td width="10%">0<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module suspend disabled
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">SPEN_En</td>
        <td width="10%">1<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module suspend enabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  <tr id="SID_000000BF_cps_cu">
  <td >MODEN<p>[00],R</p></td>
  <td>
    <table width="100%" border="0" >
      <tr>
        <td width="50%" colspan="3"><b>MODEN</b></td>
        <td style="font-size:60%">
        <i>READ (HW: READWRITE)</i>
    , Implicit unsigned range: 0...1, Virtuality type: FALSE
    <br/>
    Reset: 0x0 /
        0 /
        0b0
        </td>
      </tr>
      <tr style="font-size:80%">
        <td colspan="4"><i>Module Enable Status Bit</i></td>
      </tr>
<tr>
  <td colspan="4">
<p style="margin-top: 0">The reset value is defined by clc_reset_value</p>
  </td>
</tr>

      <tr style="background-color:#E0E0FF">
        <td width="15%">MOD_Dis</td>
        <td width="10%">0<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module is disabled by MOD_EN and acknowledged by Kernel FSM or disabled by Kernel FSM due to inactivity (Bit KIDLE set)
<p/>

        </td>
      </tr>
      <tr style="background-color:#E0E0FF">
        <td width="15%">MOD_En</td>
        <td width="10%">1<sub style="font-size:80%">B</sub></td>
        <td colspan="2" style="font-size: 80%">
          Module enabled
<p/>

        </td>
      </tr>
    </table>
  </td>
  </tr>
  </table>


<br/>&#x000A0;<br/>
<a href="#G_ADDR_00000090">Back to Addressmap</a><br/>
<a href="#TOPOFDOC">Back to top</a>
<br/>&#x000A0;<br/>


<hr/>
<h2 id="G_INTF">Interface Overview</h2>
<p class="ifslanor" id="SID_00000090_cps_cu">
    <b>cps_cu_ahb</b> <i>(SLAVE)</i><br/>
    <span>VLNV: IFX - AMBA - AHB_IFD - 100
    <br/>Base:0x00300000
    <br/>Range:0x00100000
    </span>
</p>

</html>
