#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 21 17:11:20 2024
# Process ID: 55808
# Current directory: /home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1
# Command line: vivado -log i2c_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source i2c_test.tcl -notrace
# Log file: /home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test.vdi
# Journal file: /home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/vivado.jou
# Running On: pavilion-e79168, OS: Linux, CPU Frequency: 2735.011 MHz, CPU Physical cores: 4, Host memory: 16524 MB
#-----------------------------------------------------------
source i2c_test.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1382.164 ; gain = 61.836 ; free physical = 8682 ; free virtual = 12045
Command: link_design -top i2c_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1722.078 ; gain = 0.000 ; free physical = 8304 ; free virtual = 11667
INFO: [Netlist 29-17] Analyzing 1681 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'i2c_test' is not ideal for floorplanning, since the cellview 'drawer' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/max/HDL/fpga_invaders/fpga_invaders.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1961.449 ; gain = 0.000 ; free physical = 8221 ; free virtual = 11584
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

7 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1961.484 ; gain = 579.320 ; free physical = 8220 ; free virtual = 11583
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2046.293 ; gain = 84.809 ; free physical = 8198 ; free virtual = 11561

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 285a16c49

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.152 ; gain = 501.859 ; free physical = 7771 ; free virtual = 11135

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 285a16c49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7469 ; free virtual = 10833

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 285a16c49

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7469 ; free virtual = 10833
Phase 1 Initialization | Checksum: 285a16c49

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7470 ; free virtual = 10833

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 285a16c49

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7469 ; free virtual = 10832

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 285a16c49

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7469 ; free virtual = 10832
Phase 2 Timer Update And Timing Data Collection | Checksum: 285a16c49

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7469 ; free virtual = 10832

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 10038da71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7470 ; free virtual = 10833
Retarget | Checksum: 10038da71
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 76 load pin(s).
Phase 4 Constant propagation | Checksum: 112c4cb3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7467 ; free virtual = 10831
Constant propagation | Checksum: 112c4cb3d
INFO: [Opt 31-389] Phase Constant propagation created 65 cells and removed 92 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1ca4ae4c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2854.957 ; gain = 0.000 ; free physical = 7483 ; free virtual = 10846
Sweep | Checksum: 1ca4ae4c2
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ca4ae4c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2886.973 ; gain = 32.016 ; free physical = 7482 ; free virtual = 10846
BUFG optimization | Checksum: 1ca4ae4c2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ca4ae4c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2886.973 ; gain = 32.016 ; free physical = 7483 ; free virtual = 10846
Shift Register Optimization | Checksum: 1ca4ae4c2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ca4ae4c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2886.973 ; gain = 32.016 ; free physical = 7483 ; free virtual = 10846
Post Processing Netlist | Checksum: 1ca4ae4c2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17405f5bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2886.973 ; gain = 32.016 ; free physical = 7495 ; free virtual = 10858

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2886.973 ; gain = 0.000 ; free physical = 7495 ; free virtual = 10858
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17405f5bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2886.973 ; gain = 32.016 ; free physical = 7495 ; free virtual = 10858
Phase 9 Finalization | Checksum: 17405f5bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2886.973 ; gain = 32.016 ; free physical = 7495 ; free virtual = 10858
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |              65  |              92  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17405f5bf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2886.973 ; gain = 32.016 ; free physical = 7495 ; free virtual = 10858
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.973 ; gain = 0.000 ; free physical = 7495 ; free virtual = 10858

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17405f5bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.973 ; gain = 0.000 ; free physical = 7495 ; free virtual = 10858

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17405f5bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.973 ; gain = 0.000 ; free physical = 7495 ; free virtual = 10858

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2886.973 ; gain = 0.000 ; free physical = 7495 ; free virtual = 10858
Ending Netlist Obfuscation Task | Checksum: 17405f5bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2886.973 ; gain = 0.000 ; free physical = 7495 ; free virtual = 10858
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2886.973 ; gain = 925.488 ; free physical = 7495 ; free virtual = 10858
INFO: [runtcl-4] Executing : report_drc -file i2c_test_drc_opted.rpt -pb i2c_test_drc_opted.pb -rpx i2c_test_drc_opted.rpx
Command: report_drc -file i2c_test_drc_opted.rpt -pb i2c_test_drc_opted.pb -rpx i2c_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/max/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7432 ; free virtual = 10796
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7432 ; free virtual = 10796
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7442 ; free virtual = 10806
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7442 ; free virtual = 10806
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7442 ; free virtual = 10806
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7441 ; free virtual = 10805
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7441 ; free virtual = 10805
INFO: [Common 17-1381] The checkpoint '/home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7427 ; free virtual = 10792
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14ffd12ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7427 ; free virtual = 10792
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7427 ; free virtual = 10792

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3d3c411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7426 ; free virtual = 10791

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f743457e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7400 ; free virtual = 10766

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f743457e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7400 ; free virtual = 10766
Phase 1 Placer Initialization | Checksum: f743457e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7400 ; free virtual = 10766

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 115963eb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7399 ; free virtual = 10764

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e47a587e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7392 ; free virtual = 10757

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e47a587e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7393 ; free virtual = 10758

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 135ab72c8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7408 ; free virtual = 10773

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 158 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 65 nets or LUTs. Breaked 0 LUT, combined 65 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7410 ; free virtual = 10775
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7411 ; free virtual = 10776

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             65  |                    65  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             65  |                    65  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c67414a7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7409 ; free virtual = 10774
Phase 2.4 Global Placement Core | Checksum: 102d5eaf4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7407 ; free virtual = 10773
Phase 2 Global Placement | Checksum: 102d5eaf4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7407 ; free virtual = 10773

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11e59cea8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7409 ; free virtual = 10774

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 75b66bba

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7409 ; free virtual = 10775

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b724f2c4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7409 ; free virtual = 10775

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 82b5592d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7409 ; free virtual = 10775

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c5f275ad

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7415 ; free virtual = 10780

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d1ac5c5c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7417 ; free virtual = 10782

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17d213cee

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7417 ; free virtual = 10782
Phase 3 Detail Placement | Checksum: 17d213cee

Time (s): cpu = 00:00:46 ; elapsed = 00:00:16 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7417 ; free virtual = 10782

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d1191c9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.739 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16038e012

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7403 ; free virtual = 10769
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 16038e012

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10771
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d1191c9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10770

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.739. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21aef917e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7406 ; free virtual = 10771

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7406 ; free virtual = 10771
Phase 4.1 Post Commit Optimization | Checksum: 21aef917e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10771

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21aef917e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10771

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21aef917e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10771
Phase 4.3 Placer Reporting | Checksum: 21aef917e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10771

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10771

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7405 ; free virtual = 10771
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5b0c3d5

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7406 ; free virtual = 10772
Ending Placer Task | Checksum: e6f12f99

Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7406 ; free virtual = 10772
63 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:20 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7406 ; free virtual = 10772
INFO: [runtcl-4] Executing : report_io -file i2c_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7367 ; free virtual = 10732
INFO: [runtcl-4] Executing : report_utilization -file i2c_test_utilization_placed.rpt -pb i2c_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file i2c_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7352 ; free virtual = 10717
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7360 ; free virtual = 10726
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7361 ; free virtual = 10743
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7361 ; free virtual = 10743
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7361 ; free virtual = 10742
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7357 ; free virtual = 10739
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7357 ; free virtual = 10740
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2959.008 ; gain = 0.000 ; free physical = 7357 ; free virtual = 10740
INFO: [Common 17-1381] The checkpoint '/home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2978.824 ; gain = 0.000 ; free physical = 7363 ; free virtual = 10732
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2982.531 ; gain = 3.707 ; free physical = 7360 ; free virtual = 10731
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2982.531 ; gain = 3.707 ; free physical = 7314 ; free virtual = 10700
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.531 ; gain = 0.000 ; free physical = 7314 ; free virtual = 10700
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2982.531 ; gain = 0.000 ; free physical = 7314 ; free virtual = 10700
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2982.531 ; gain = 0.000 ; free physical = 7314 ; free virtual = 10701
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.531 ; gain = 0.000 ; free physical = 7314 ; free virtual = 10702
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2982.531 ; gain = 3.707 ; free physical = 7314 ; free virtual = 10702
INFO: [Common 17-1381] The checkpoint '/home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 966f51a9 ConstDB: 0 ShapeSum: 5081ddf0 RouteDB: 0
Post Restoration Checksum: NetGraph: 48ef0558 | NumContArr: 3c87e2e4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20ac8dd76

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3085.953 ; gain = 41.656 ; free physical = 7236 ; free virtual = 10611

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20ac8dd76

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3085.953 ; gain = 41.656 ; free physical = 7236 ; free virtual = 10611

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20ac8dd76

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3085.953 ; gain = 41.656 ; free physical = 7236 ; free virtual = 10611
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 30b1bb695

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3107.953 ; gain = 63.656 ; free physical = 7217 ; free virtual = 10592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.025  | TNS=0.000  | WHS=-0.087 | THS=-0.814 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00127561 %
  Global Horizontal Routing Utilization  = 0.00156169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14289
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14287
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 31827b909

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3115.953 ; gain = 71.656 ; free physical = 7202 ; free virtual = 10576

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 31827b909

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 3115.953 ; gain = 71.656 ; free physical = 7202 ; free virtual = 10576

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 23b21f8ca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7182 ; free virtual = 10556
Phase 3 Initial Routing | Checksum: 23b21f8ca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7182 ; free virtual = 10556

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4702
 Number of Nodes with overlaps = 497
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.446  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2762765af

Time (s): cpu = 00:01:25 ; elapsed = 00:00:49 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7182 ; free virtual = 10557
Phase 4 Rip-up And Reroute | Checksum: 2762765af

Time (s): cpu = 00:01:25 ; elapsed = 00:00:49 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7182 ; free virtual = 10557

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 3293c2fbe

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7181 ; free virtual = 10556
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.454  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 3293c2fbe

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7181 ; free virtual = 10556

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3293c2fbe

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7181 ; free virtual = 10556
Phase 5 Delay and Skew Optimization | Checksum: 3293c2fbe

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7181 ; free virtual = 10556

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28681671b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7182 ; free virtual = 10557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.454  | TNS=0.000  | WHS=0.143  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2d6a6ffe4

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7182 ; free virtual = 10557
Phase 6 Post Hold Fix | Checksum: 2d6a6ffe4

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7183 ; free virtual = 10557

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.88607 %
  Global Horizontal Routing Utilization  = 11.0405 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2d6a6ffe4

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7182 ; free virtual = 10557

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2d6a6ffe4

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7181 ; free virtual = 10555

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 266019ab1

Time (s): cpu = 00:01:31 ; elapsed = 00:00:52 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7184 ; free virtual = 10558

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.454  | TNS=0.000  | WHS=0.143  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 266019ab1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:52 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7184 ; free virtual = 10558
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1ba605581

Time (s): cpu = 00:01:33 ; elapsed = 00:00:53 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7184 ; free virtual = 10558
Ending Routing Task | Checksum: 1ba605581

Time (s): cpu = 00:01:34 ; elapsed = 00:00:53 . Memory (MB): peak = 3144.086 ; gain = 99.789 ; free physical = 7184 ; free virtual = 10558

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:54 . Memory (MB): peak = 3144.086 ; gain = 161.555 ; free physical = 7185 ; free virtual = 10559
INFO: [runtcl-4] Executing : report_drc -file i2c_test_drc_routed.rpt -pb i2c_test_drc_routed.pb -rpx i2c_test_drc_routed.rpx
Command: report_drc -file i2c_test_drc_routed.rpt -pb i2c_test_drc_routed.pb -rpx i2c_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file i2c_test_methodology_drc_routed.rpt -pb i2c_test_methodology_drc_routed.pb -rpx i2c_test_methodology_drc_routed.rpx
Command: report_methodology -file i2c_test_methodology_drc_routed.rpt -pb i2c_test_methodology_drc_routed.pb -rpx i2c_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file i2c_test_power_routed.rpt -pb i2c_test_power_summary_routed.pb -rpx i2c_test_power_routed.rpx
Command: report_power -file i2c_test_power_routed.rpt -pb i2c_test_power_summary_routed.pb -rpx i2c_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 6 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file i2c_test_route_status.rpt -pb i2c_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_test_timing_summary_routed.rpt -pb i2c_test_timing_summary_routed.pb -rpx i2c_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file i2c_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file i2c_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file i2c_test_bus_skew_routed.rpt -pb i2c_test_bus_skew_routed.pb -rpx i2c_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3247.090 ; gain = 0.000 ; free physical = 7080 ; free virtual = 10459
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3247.090 ; gain = 0.000 ; free physical = 7078 ; free virtual = 10473
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.090 ; gain = 0.000 ; free physical = 7078 ; free virtual = 10473
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3247.090 ; gain = 0.000 ; free physical = 7078 ; free virtual = 10475
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3247.090 ; gain = 0.000 ; free physical = 7070 ; free virtual = 10468
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3247.090 ; gain = 0.000 ; free physical = 7070 ; free virtual = 10469
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3247.090 ; gain = 0.000 ; free physical = 7070 ; free virtual = 10469
INFO: [Common 17-1381] The checkpoint '/home/max/HDL/fpga_invaders/fpga_invaders.runs/impl_1/i2c_test_routed.dcp' has been generated.
Command: write_bitstream -force i2c_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 7736960 bits.
Writing bitstream ./i2c_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3500.062 ; gain = 252.973 ; free physical = 6810 ; free virtual = 10196
INFO: [Common 17-206] Exiting Vivado at Mon Oct 21 17:13:35 2024...
