/opt/MentorGraphics/modeltech/bin/vlib /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_pcie3_v3_0_8
/opt/MentorGraphics/modeltech/bin/vmap axi_pcie3_v3_0_8 /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_pcie3_v3_0_8
/opt/MentorGraphics/modeltech/bin/vlog  -64 +incdir+/home/dmonk/.cxl.ip/incl -work axi_pcie3_v3_0_8 -f /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_pcie3_v3_0_8/.cxl.verilog.axi_pcie3_v3_0_8.axi_pcie3_v3_0_8.lin64.cmf
