{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429213568543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429213568546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 15:46:08 2015 " "Processing started: Thu Apr 16 15:46:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429213568546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429213568546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429213568546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429213568853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576597 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1429213576599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576599 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1429213576601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/RAW2RGB.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576617 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/Stack_RAM.v " "Can't analyze file -- file v/Stack_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1429213576619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576622 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/touch_tcon.v " "Can't analyze file -- file v/touch_tcon.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1429213576624 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/VGA_Param.v " "Can't analyze file -- file v/VGA_Param.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1429213576625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_CAMERA " "Found entity 1: DE2_115_CAMERA" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rgb2grey.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rgb2grey.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2Grey " "Found entity 1: RGB2Grey" {  } { { "v/RGB2Grey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/RGB2Grey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576630 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "eqGrey.v(58) " "Verilog HDL Event Control warning at eqGrey.v(58): Event Control contains a complex event expression" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 58 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1429213576631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/eqgrey.v 1 1 " "Found 1 design units, including 1 entities, in source file v/eqgrey.v" { { "Info" "ISGN_ENTITY_NAME" "1 eqGrey " "Found entity 1: eqGrey" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576631 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK DE2_115_CAMERA.v(483) " "Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(483): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 483 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213576631 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_CAMERA " "Elaborating entity \"DE2_115_CAMERA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429213576718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auto_start DE2_115_CAMERA.v(476) " "Verilog HDL or VHDL warning at DE2_115_CAMERA.v(476): object \"auto_start\" assigned a value but never read" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 DE2_115_CAMERA.v(486) " "Verilog HDL assignment warning at DE2_115_CAMERA.v(486): truncated value with size 16 to match size of target (9)" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_DATA DE2_115_CAMERA.v(345) " "Output port \"ENET0_TX_DATA\" at DE2_115_CAMERA.v(345) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_DATA DE2_115_CAMERA.v(364) " "Output port \"ENET1_TX_DATA\" at DE2_115_CAMERA.v(364) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 364 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_115_CAMERA.v(376) " "Output port \"OTG_ADDR\" at DE2_115_CAMERA.v(376) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N DE2_115_CAMERA.v(378) " "Output port \"OTG_DACK_N\" at DE2_115_CAMERA.v(378) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 378 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE2_115_CAMERA.v(404) " "Output port \"SRAM_ADDR\" at DE2_115_CAMERA.v(404) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115_CAMERA.v(413) " "Output port \"FL_ADDR\" at DE2_115_CAMERA.v(413) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_CAMERA.v(254) " "Output port \"SMA_CLKOUT\" at DE2_115_CAMERA.v(254) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115_CAMERA.v(280) " "Output port \"LCD_BLON\" at DE2_115_CAMERA.v(280) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115_CAMERA.v(282) " "Output port \"LCD_EN\" at DE2_115_CAMERA.v(282) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576721 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115_CAMERA.v(283) " "Output port \"LCD_ON\" at DE2_115_CAMERA.v(283) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115_CAMERA.v(284) " "Output port \"LCD_RS\" at DE2_115_CAMERA.v(284) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115_CAMERA.v(285) " "Output port \"LCD_RW\" at DE2_115_CAMERA.v(285) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115_CAMERA.v(288) " "Output port \"UART_CTS\" at DE2_115_CAMERA.v(288) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115_CAMERA.v(300) " "Output port \"SD_CLK\" at DE2_115_CAMERA.v(300) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115_CAMERA.v(319) " "Output port \"AUD_DACDAT\" at DE2_115_CAMERA.v(319) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115_CAMERA.v(321) " "Output port \"AUD_XCK\" at DE2_115_CAMERA.v(321) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115_CAMERA.v(324) " "Output port \"EEP_I2C_SCLK\" at DE2_115_CAMERA.v(324) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 324 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115_CAMERA.v(328) " "Output port \"I2C_SCLK\" at DE2_115_CAMERA.v(328) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 328 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_GTX_CLK DE2_115_CAMERA.v(332) " "Output port \"ENET0_GTX_CLK\" at DE2_115_CAMERA.v(332) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 332 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_MDC DE2_115_CAMERA.v(335) " "Output port \"ENET0_MDC\" at DE2_115_CAMERA.v(335) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 335 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_RST_N DE2_115_CAMERA.v(337) " "Output port \"ENET0_RST_N\" at DE2_115_CAMERA.v(337) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_EN DE2_115_CAMERA.v(346) " "Output port \"ENET0_TX_EN\" at DE2_115_CAMERA.v(346) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET0_TX_ER DE2_115_CAMERA.v(347) " "Output port \"ENET0_TX_ER\" at DE2_115_CAMERA.v(347) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 347 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_GTX_CLK DE2_115_CAMERA.v(351) " "Output port \"ENET1_GTX_CLK\" at DE2_115_CAMERA.v(351) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_MDC DE2_115_CAMERA.v(354) " "Output port \"ENET1_MDC\" at DE2_115_CAMERA.v(354) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_RST_N DE2_115_CAMERA.v(356) " "Output port \"ENET1_RST_N\" at DE2_115_CAMERA.v(356) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_EN DE2_115_CAMERA.v(365) " "Output port \"ENET1_TX_EN\" at DE2_115_CAMERA.v(365) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 365 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET1_TX_ER DE2_115_CAMERA.v(366) " "Output port \"ENET1_TX_ER\" at DE2_115_CAMERA.v(366) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 366 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE2_115_CAMERA.v(372) " "Output port \"TD_RESET_N\" at DE2_115_CAMERA.v(372) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_115_CAMERA.v(377) " "Output port \"OTG_CS_N\" at DE2_115_CAMERA.v(377) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 377 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_115_CAMERA.v(384) " "Output port \"OTG_RD_N\" at DE2_115_CAMERA.v(384) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_115_CAMERA.v(385) " "Output port \"OTG_RST_N\" at DE2_115_CAMERA.v(385) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 385 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WE_N DE2_115_CAMERA.v(386) " "Output port \"OTG_WE_N\" at DE2_115_CAMERA.v(386) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE2_115_CAMERA.v(405) " "Output port \"SRAM_CE_N\" at DE2_115_CAMERA.v(405) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE2_115_CAMERA.v(407) " "Output port \"SRAM_LB_N\" at DE2_115_CAMERA.v(407) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE2_115_CAMERA.v(408) " "Output port \"SRAM_OE_N\" at DE2_115_CAMERA.v(408) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE2_115_CAMERA.v(409) " "Output port \"SRAM_UB_N\" at DE2_115_CAMERA.v(409) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE2_115_CAMERA.v(410) " "Output port \"SRAM_WE_N\" at DE2_115_CAMERA.v(410) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115_CAMERA.v(414) " "Output port \"FL_CE_N\" at DE2_115_CAMERA.v(414) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 414 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115_CAMERA.v(416) " "Output port \"FL_OE_N\" at DE2_115_CAMERA.v(416) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 416 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576722 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_115_CAMERA.v(417) " "Output port \"FL_RST_N\" at DE2_115_CAMERA.v(417) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 417 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576723 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115_CAMERA.v(419) " "Output port \"FL_WE_N\" at DE2_115_CAMERA.v(419) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 419 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576723 "|DE2_115_CAMERA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N DE2_115_CAMERA.v(420) " "Output port \"FL_WP_N\" at DE2_115_CAMERA.v(420) has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 420 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1429213576723 "|DE2_115_CAMERA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_115_CAMERA.v" "u2" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_115_CAMERA.v" "u3" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(168) " "Verilog HDL or VHDL warning at CCD_Capture.v(168): object \"ifval_fedge\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/CCD_Capture.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429213576726 "|DE2_115_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(169) " "Verilog HDL or VHDL warning at CCD_Capture.v(169): object \"y_cnt_d\" assigned a value but never read" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/CCD_Capture.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1429213576726 "|DE2_115_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(129) " "Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/CCD_Capture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576726 "|DE2_115_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(133) " "Verilog HDL assignment warning at CCD_Capture.v(133): truncated value with size 32 to match size of target (16)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/CCD_Capture.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576726 "|DE2_115_CAMERA|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(189) " "Verilog HDL assignment warning at CCD_Capture.v(189): truncated value with size 32 to match size of target (1)" {  } { { "v/CCD_Capture.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/CCD_Capture.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576726 "|DE2_115_CAMERA|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_115_CAMERA.v" "u4" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:L1 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\"" {  } { { "v/RAW2RGB.v" "L1" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/RAW2RGB.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "v/Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/Line_Buffer.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\"" {  } { { "v/Line_Buffer.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/Line_Buffer.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213576753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 3 " "Parameter \"number_of_taps\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 800 " "Parameter \"tap_distance\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576753 ""}  } { { "v/Line_Buffer.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/Line_Buffer.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429213576753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4cs " "Found entity 1: shift_taps_4cs" {  } { { "db/shift_taps_4cs.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/shift_taps_4cs.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_4cs RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated " "Elaborating entity \"shift_taps_4cs\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bka1 " "Found entity 1: altsyncram_bka1" {  } { { "db/altsyncram_bka1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_bka1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bka1 RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2 " "Elaborating entity \"altsyncram_bka1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|altsyncram_bka1:altsyncram2\"" {  } { { "db/shift_taps_4cs.tdf" "altsyncram2" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/shift_taps_4cs.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_auf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_auf " "Found entity 1: cntr_auf" {  } { { "db/cntr_auf.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/cntr_auf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_auf RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1 " "Elaborating entity \"cntr_auf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\"" {  } { { "db/shift_taps_4cs.tdf" "cntr1" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/shift_taps_4cs.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:L1\|altshift_taps:altshift_taps_component\|shift_taps_4cs:auto_generated\|cntr_auf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_auf.tdf" "cmpr4" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/cntr_auf.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE2_115_CAMERA.v" "u5" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "v/SEG7_LUT_8.v" "u0" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/SEG7_LUT_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE2_115_CAMERA.v" "u6" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "v/sdram_pll.v" "altpll_component" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "v/sdram_pll.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213576935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5 " "Parameter \"clk4_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576940 ""}  } { { "v/sdram_pll.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429213576940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_f423.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_f423 " "Found entity 1: altpll_f423" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213576980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213576980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_f423 sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated " "Elaborating entity \"altpll_f423\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "DE2_115_CAMERA.v" "u7" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(385) " "Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(423) " "Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576988 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576989 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576990 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576991 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(423)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1429213576992 "|DE2_115_CAMERA|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576994 "|DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576994 "|DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576994 "|DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576994 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576995 "|DE2_115_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576995 "|DE2_115_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1429213576995 "|DE2_115_CAMERA|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576996 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213576996 "|DE2_115_CAMERA|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213576997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213577040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577041 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_WR_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429213577041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhh1 " "Found entity 1: dcfifo_lhh1" {  } { { "db/dcfifo_lhh1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhh1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated " "Elaborating entity \"dcfifo_lhh1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/a_gray2bin_ugb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/a_graycounter_t57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "rdptr_g1p" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/a_graycounter_ojc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p " "Elaborating entity \"a_graycounter_ojc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|a_graycounter_ojc:wrptr_g1p\"" {  } { { "db/dcfifo_lhh1.tdf" "wrptr_g1p" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rj31 " "Found entity 1: altsyncram_rj31" {  } { { "db/altsyncram_rj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_rj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rj31 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram " "Elaborating entity \"altsyncram_rj31\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|altsyncram_rj31:fifo_ram\"" {  } { { "db/dcfifo_lhh1.tdf" "fifo_ram" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_brp" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_ikd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_lhh1.tdf" "rs_dgwp" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe13" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_ikd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_jkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_lhh1.tdf" "ws_dgrp" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe16" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_jkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/cmpr_f66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_lhh1.tdf" "rdempty_eq_comp" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_54e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_54e " "Found entity 1: cntr_54e" {  } { { "db/cntr_54e.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/cntr_54e.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_54e Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b " "Elaborating entity \"cntr_54e\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lhh1:auto_generated\|cntr_54e:cntr_b\"" {  } { { "db/dcfifo_lhh1.tdf" "cntr_b" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_lhh1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213577395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577396 ""}  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429213577396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dih1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dih1 " "Found entity 1: dcfifo_dih1" {  } { { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dih1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated " "Elaborating entity \"dcfifo_dih1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_s57 " "Found entity 1: a_graycounter_s57" {  } { { "db/a_graycounter_s57.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/a_graycounter_s57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_s57 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p " "Elaborating entity \"a_graycounter_s57\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_s57:rdptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "rdptr_g1p" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/a_graycounter_pjc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_dih1.tdf" "wrptr_g1p" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sj31 " "Found entity 1: altsyncram_sj31" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sj31 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram " "Elaborating entity \"altsyncram_sj31\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\"" {  } { { "db/dcfifo_dih1.tdf" "fifo_ram" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_kkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_dih1.tdf" "rs_dgwp" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe12" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_kkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_lkd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_dih1.tdf" "ws_dgrp" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213577580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213577580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe15" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_synch_pipe_lkd.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "DE2_115_CAMERA.v" "u8" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(126) " "Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577632 "|DE2_115_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(127) " "Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577632 "|DE2_115_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(149) " "Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577632 "|DE2_115_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(154) " "Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577632 "|DE2_115_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(179) " "Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577632 "|DE2_115_CAMERA|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(229) " "Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577632 "|DE2_115_CAMERA|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "v/I2C_CCD_Config.v" "u0" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(71) " "Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577634 "|DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577634 "|DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(83) " "Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577634 "|DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_115_CAMERA.v" "u1" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(138) " "Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/VGA_Controller.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577636 "|DE2_115_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(141) " "Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/VGA_Controller.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577636 "|DE2_115_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(144) " "Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/VGA_Controller.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577636 "|DE2_115_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(201) " "Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/VGA_Controller.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577636 "|DE2_115_CAMERA|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(227) " "Verilog HDL assignment warning at VGA_Controller.v(227): truncated value with size 32 to match size of target (13)" {  } { { "v/VGA_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/VGA_Controller.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577636 "|DE2_115_CAMERA|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB2Grey RGB2Grey:u9 " "Elaborating entity \"RGB2Grey\" for hierarchy \"RGB2Grey:u9\"" {  } { { "DE2_115_CAMERA.v" "u9" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 RGB2Grey.v(37) " "Verilog HDL assignment warning at RGB2Grey.v(37): truncated value with size 32 to match size of target (14)" {  } { { "v/RGB2Grey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/RGB2Grey.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577638 "|DE2_115_CAMERA|RGB2Grey:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eqGrey eqGrey:u10 " "Elaborating entity \"eqGrey\" for hierarchy \"eqGrey:u10\"" {  } { { "DE2_115_CAMERA.v" "u10" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213577639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 eqGrey.v(47) " "Verilog HDL assignment warning at eqGrey.v(47): truncated value with size 20 to match size of target (12)" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577639 "|DE2_115_CAMERA|eqGrey:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 eqGrey.v(48) " "Verilog HDL assignment warning at eqGrey.v(48): truncated value with size 20 to match size of target (12)" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577640 "|DE2_115_CAMERA|eqGrey:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 12 eqGrey.v(49) " "Verilog HDL assignment warning at eqGrey.v(49): truncated value with size 20 to match size of target (12)" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577640 "|DE2_115_CAMERA|eqGrey:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eqGrey.v(64) " "Verilog HDL assignment warning at eqGrey.v(64): truncated value with size 32 to match size of target (8)" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577640 "|DE2_115_CAMERA|eqGrey:u10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eqGrey.v(78) " "Verilog HDL assignment warning at eqGrey.v(78): truncated value with size 32 to match size of target (8)" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429213577640 "|DE2_115_CAMERA|eqGrey:u10"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[31\] " "Net \"Frame_Cont\[31\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[31\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[30\] " "Net \"Frame_Cont\[30\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[30\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[29\] " "Net \"Frame_Cont\[29\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[29\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[28\] " "Net \"Frame_Cont\[28\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[28\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[27\] " "Net \"Frame_Cont\[27\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[27\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[26\] " "Net \"Frame_Cont\[26\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[26\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[25\] " "Net \"Frame_Cont\[25\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[25\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[24\] " "Net \"Frame_Cont\[24\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[24\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[23\] " "Net \"Frame_Cont\[23\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[23\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[22\] " "Net \"Frame_Cont\[22\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[22\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[21\] " "Net \"Frame_Cont\[21\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[21\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[20\] " "Net \"Frame_Cont\[20\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[20\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[19\] " "Net \"Frame_Cont\[19\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[19\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[18\] " "Net \"Frame_Cont\[18\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[18\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[17\] " "Net \"Frame_Cont\[17\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[17\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[16\] " "Net \"Frame_Cont\[16\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[16\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[15\] " "Net \"Frame_Cont\[15\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[15\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[14\] " "Net \"Frame_Cont\[14\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[14\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[13\] " "Net \"Frame_Cont\[13\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[13\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[12\] " "Net \"Frame_Cont\[12\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[12\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[11\] " "Net \"Frame_Cont\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[11\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[10\] " "Net \"Frame_Cont\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[10\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[9\] " "Net \"Frame_Cont\[9\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[9\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[8\] " "Net \"Frame_Cont\[8\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[8\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577912 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[31\] " "Net \"Frame_Cont\[31\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[31\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[30\] " "Net \"Frame_Cont\[30\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[30\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[29\] " "Net \"Frame_Cont\[29\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[29\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[28\] " "Net \"Frame_Cont\[28\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[28\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[27\] " "Net \"Frame_Cont\[27\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[27\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[26\] " "Net \"Frame_Cont\[26\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[26\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[25\] " "Net \"Frame_Cont\[25\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[25\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[24\] " "Net \"Frame_Cont\[24\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[24\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[23\] " "Net \"Frame_Cont\[23\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[23\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[22\] " "Net \"Frame_Cont\[22\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[22\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[21\] " "Net \"Frame_Cont\[21\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[21\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[20\] " "Net \"Frame_Cont\[20\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[20\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[19\] " "Net \"Frame_Cont\[19\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[19\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[18\] " "Net \"Frame_Cont\[18\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[18\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[17\] " "Net \"Frame_Cont\[17\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[17\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[16\] " "Net \"Frame_Cont\[16\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[16\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[15\] " "Net \"Frame_Cont\[15\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[15\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[14\] " "Net \"Frame_Cont\[14\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[14\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[13\] " "Net \"Frame_Cont\[13\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[13\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[12\] " "Net \"Frame_Cont\[12\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[12\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[11\] " "Net \"Frame_Cont\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[11\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[10\] " "Net \"Frame_Cont\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[10\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[9\] " "Net \"Frame_Cont\[9\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[9\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[8\] " "Net \"Frame_Cont\[8\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[8\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577918 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[31\] " "Net \"Frame_Cont\[31\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[31\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[30\] " "Net \"Frame_Cont\[30\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[30\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[29\] " "Net \"Frame_Cont\[29\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[29\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[28\] " "Net \"Frame_Cont\[28\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[28\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[27\] " "Net \"Frame_Cont\[27\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[27\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[26\] " "Net \"Frame_Cont\[26\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[26\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[25\] " "Net \"Frame_Cont\[25\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[25\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[24\] " "Net \"Frame_Cont\[24\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[24\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[23\] " "Net \"Frame_Cont\[23\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[23\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[22\] " "Net \"Frame_Cont\[22\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[22\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[21\] " "Net \"Frame_Cont\[21\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[21\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[20\] " "Net \"Frame_Cont\[20\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[20\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[19\] " "Net \"Frame_Cont\[19\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[19\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[18\] " "Net \"Frame_Cont\[18\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[18\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[17\] " "Net \"Frame_Cont\[17\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[17\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[16\] " "Net \"Frame_Cont\[16\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[16\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[15\] " "Net \"Frame_Cont\[15\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[15\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[14\] " "Net \"Frame_Cont\[14\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[14\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[13\] " "Net \"Frame_Cont\[13\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[13\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[12\] " "Net \"Frame_Cont\[12\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[12\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[11\] " "Net \"Frame_Cont\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[11\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[10\] " "Net \"Frame_Cont\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[10\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[9\] " "Net \"Frame_Cont\[9\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[9\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[8\] " "Net \"Frame_Cont\[8\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[8\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577922 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[31\] " "Net \"Frame_Cont\[31\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[31\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[30\] " "Net \"Frame_Cont\[30\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[30\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[29\] " "Net \"Frame_Cont\[29\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[29\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[28\] " "Net \"Frame_Cont\[28\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[28\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[27\] " "Net \"Frame_Cont\[27\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[27\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[26\] " "Net \"Frame_Cont\[26\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[26\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[25\] " "Net \"Frame_Cont\[25\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[25\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[24\] " "Net \"Frame_Cont\[24\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[24\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[23\] " "Net \"Frame_Cont\[23\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[23\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[22\] " "Net \"Frame_Cont\[22\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[22\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[21\] " "Net \"Frame_Cont\[21\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[21\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[20\] " "Net \"Frame_Cont\[20\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[20\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[19\] " "Net \"Frame_Cont\[19\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[19\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[18\] " "Net \"Frame_Cont\[18\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[18\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[17\] " "Net \"Frame_Cont\[17\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[17\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[16\] " "Net \"Frame_Cont\[16\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[16\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[15\] " "Net \"Frame_Cont\[15\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[15\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[14\] " "Net \"Frame_Cont\[14\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[14\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[13\] " "Net \"Frame_Cont\[13\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[13\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[12\] " "Net \"Frame_Cont\[12\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[12\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[11\] " "Net \"Frame_Cont\[11\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[11\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[10\] " "Net \"Frame_Cont\[10\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[10\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[9\] " "Net \"Frame_Cont\[9\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[9\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Frame_Cont\[8\] " "Net \"Frame_Cont\[8\]\" is missing source, defaulting to GND" {  } { { "DE2_115_CAMERA.v" "Frame_Cont\[8\]" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 447 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1429213577926 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 42 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 76 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 382 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 416 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read2_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 552 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 312 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 42 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 76 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_dih1:auto_generated\|altsyncram_sj31:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_sj31.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altsyncram_sj31.tdf" 552 2 0 } } { "db/dcfifo_dih1.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/dcfifo_dih1.tdf" 59 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 76 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_RD_FIFO.v" 87 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 646 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213578124 "|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1429213578124 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1429213578124 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "eqGrey:u10\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"eqGrey:u10\|Mult0\"" {  } { { "v/eqGrey.v" "Mult0" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213579201 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RGB2Grey:u9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RGB2Grey:u9\|Div0\"" {  } { { "v/RGB2Grey.v" "Div0" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/RGB2Grey.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213579201 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1429213579201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eqGrey:u10\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"eqGrey:u10\|lpm_mult:Mult0\"" {  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213579233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eqGrey:u10\|lpm_mult:Mult0 " "Instantiated megafunction \"eqGrey:u10\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579234 ""}  } { { "v/eqGrey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/eqGrey.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429213579234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/mult_gbt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213579270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213579270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RGB2Grey:u9\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RGB2Grey:u9\|lpm_divide:Div0\"" {  } { { "v/RGB2Grey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/RGB2Grey.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213579287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RGB2Grey:u9\|lpm_divide:Div0 " "Instantiated megafunction \"RGB2Grey:u9\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429213579287 ""}  } { { "v/RGB2Grey.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/RGB2Grey.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429213579287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/lpm_divide_uim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213579323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213579323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213579329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213579329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213579341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213579341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213579379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213579379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429213579416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429213579416 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429213579792 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Bidir \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Bidir \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Bidir \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Bidir \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Bidir \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Bidir \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Bidir \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 294 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 295 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 296 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 297 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 317 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 318 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 320 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 325 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 329 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Bidir \"ENET0_MDIO\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 336 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Bidir \"ENET1_MDIO\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 355 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 381 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 383 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1429213579837 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1429213579837 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 65 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 80 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 61 -1 0 } } { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 64 -1 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/Sdram_Control/Sdram_Control.v" 443 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1429213579851 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1429213579852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 277 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 283 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 312 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 328 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_GTX_CLK GND " "Pin \"ENET0_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 332 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_MDC GND " "Pin \"ENET0_MDC\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 335 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_RST_N GND " "Pin \"ENET0_RST_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[0\] GND " "Pin \"ENET0_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[1\] GND " "Pin \"ENET0_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[2\] GND " "Pin \"ENET0_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_DATA\[3\] GND " "Pin \"ENET0_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_EN GND " "Pin \"ENET0_TX_EN\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET0_TX_ER GND " "Pin \"ENET0_TX_ER\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 347 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET0_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_MDC GND " "Pin \"ENET1_MDC\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 354 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_RST_N GND " "Pin \"ENET1_RST_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 356 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 364 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 365 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_ER GND " "Pin \"ENET1_TX_ER\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 366 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|ENET1_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 377 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 378 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 385 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WE_N GND " "Pin \"OTG_WE_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|OTG_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 410 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 414 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 416 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 417 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 419 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 420 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_RESET_N VCC " "Pin \"D5M_RESET_N\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 427 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|D5M_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "D5M_TRIGGER VCC " "Pin \"D5M_TRIGGER\" is stuck at VCC" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429213580461 "|DE2_115_CAMERA|D5M_TRIGGER"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429213580461 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429213580672 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1429213582244 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.map.smsg " "Generated suppressed messages file C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429213582496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429213582968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213582968 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 573 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1429213583066 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 261 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 289 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|UART_RTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 303 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 316 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 333 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_COL " "No output dependent on input pin \"ENET0_RX_COL\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 339 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CRS " "No output dependent on input pin \"ENET0_RX_CRS\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[0\] " "No output dependent on input pin \"ENET0_RX_DATA\[0\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[1\] " "No output dependent on input pin \"ENET0_RX_DATA\[1\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[2\] " "No output dependent on input pin \"ENET0_RX_DATA\[2\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DATA\[3\] " "No output dependent on input pin \"ENET0_RX_DATA\[3\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 342 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_ER " "No output dependent on input pin \"ENET0_RX_ER\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 343 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_TX_CLK " "No output dependent on input pin \"ENET0_TX_CLK\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 344 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET0_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 348 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENETCLK_25"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 353 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_COL " "No output dependent on input pin \"ENET1_RX_COL\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 358 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CRS " "No output dependent on input pin \"ENET1_RX_CRS\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 359 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 360 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 361 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_ER " "No output dependent on input pin \"ENET1_RX_ER\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 362 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_TX_CLK " "No output dependent on input pin \"ENET1_TX_CLK\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|ENET1_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 373 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 382 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 382 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 389 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 418 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D5M_STROBE " "No output dependent on input pin \"D5M_STROBE\"" {  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 430 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429213583200 "|DE2_115_CAMERA|D5M_STROBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1429213583200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2534 " "Implemented 2534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429213583203 ""} { "Info" "ICUT_CUT_TM_OPINS" "234 " "Implemented 234 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429213583203 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "106 " "Implemented 106 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429213583203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2011 " "Implemented 2011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429213583203 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1429213583203 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1429213583203 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1429213583203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429213583203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 468 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 468 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429213583299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 15:46:23 2015 " "Processing ended: Thu Apr 16 15:46:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429213583299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429213583299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429213583299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429213583299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429213585383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429213585386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 15:46:25 2015 " "Processing started: Thu Apr 16 15:46:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429213585386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1429213585386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1429213585387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1429213585456 ""}
{ "Info" "0" "" "Project  = DE2_115_CAMERA" {  } {  } 0 0 "Project  = DE2_115_CAMERA" 0 0 "Fitter" 0 0 1429213585456 ""}
{ "Info" "0" "" "Revision = DE2_115_CAMERA" {  } {  } 0 0 "Revision = DE2_115_CAMERA" 0 0 "Fitter" 0 0 1429213585456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1429213585555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_CAMERA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_CAMERA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429213585594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429213585656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429213585656 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] -108.0 degrees -105.0 degrees " "Can't achieve requested value -108.0 degrees for clock output sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] of parameter phase shift -- achieved value of -105.0 degrees" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1668 9695 10437 0 0 }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1429213585752 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1667 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429213585752 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] 2 1 -105 -2917 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1668 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429213585752 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1669 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429213585752 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1671 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1429213585752 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1667 9695 10437 0 0 }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1429213585752 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429213586066 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429213586178 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429213586178 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 7111 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429213586185 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 7113 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429213586185 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 7115 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429213586185 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 7117 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429213586185 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 7119 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429213586185 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1429213586185 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429213586192 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1429213586587 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429213588542 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588542 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588542 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429213588542 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1429213588542 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D5M_VGA.SDC " "Reading SDC File: 'DE2_115_D5M_VGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1429213588557 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588559 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588559 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588559 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588559 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1429213588559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1429213588560 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_PIXLCLK " "Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] D5M_PIXLCLK " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by D5M_PIXLCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213588568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1429213588568 "|DE2_115_CAMERA|D5M_PIXLCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register eqGrey:u10\|const_K\[0\] KEY\[2\] " "Register eqGrey:u10\|const_K\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213588568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1429213588568 "|DE2_115_CAMERA|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213588568 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1429213588568 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1429213588585 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1429213588589 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  25.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1429213588589 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1429213588589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429213588765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 922 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429213588765 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429213588765 ""}  } { { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 7087 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429213588765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429213588765 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1667 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429213588765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429213588765 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1667 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429213588765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429213588765 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1667 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429213588765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429213588765 ""}  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 32 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 1667 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429213588765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429213588766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_Controller.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 2661 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429213588766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 2799 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1429213588766 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1429213588766 ""}  } { { "v/I2C_CCD_Config.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/I2C_CCD_Config.v" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 922 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429213588766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "eqGrey:u10\|always1~0  " "Automatically promoted node eqGrey:u10\|always1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1429213588766 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 2515 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1429213588766 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1429213589692 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429213589696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1429213589696 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429213589701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1429213589709 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1429213589716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1429213589832 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Embedded multiplier output " "Packed 10 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1429213589837 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1429213589837 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 573 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 396 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1429213590465 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[2\] D5M_XCLKIN~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"D5M_XCLKIN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 573 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 432 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1429213590465 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[4\] VGA_CLK~output " "PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/db/altpll_f423.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "v/sdram_pll.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/v/sdram_pll.v" 106 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 573 0 0 } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 308 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1429213590466 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429213590877 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1429213590884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1429213594030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429213594519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1429213594579 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1429213598161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429213598161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1429213599108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1429213603730 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1429213603730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429213605155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1429213605157 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1429213605157 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1429213605157 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1429213605236 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429213605324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429213605930 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1429213605989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1429213606506 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1429213607583 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "170 Cyclone IV E " "170 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 466 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 468 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 469 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 170 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { UART_RTS } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 303 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 486 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 316 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 492 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 504 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 516 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 353 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 519 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 369 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 531 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 304 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 305 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 306 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 307 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 308 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 309 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 310 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 370 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 311 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 371 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 532 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 373 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 534 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[0\] 3.3-V LVTTL J1 " "Pin OTG_DREQ\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 332 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ\[1\] 3.3-V LVTTL B4 " "Pin OTG_DREQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DREQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 380 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 333 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[0\] 3.3-V LVTTL A6 " "Pin OTG_INT\[0\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_INT[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 334 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT\[1\] 3.3-V LVTTL D5 " "Pin OTG_INT\[1\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_INT[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 335 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 541 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 418 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 556 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_STROBE 3.3-V LVTTL AF22 " "Pin D5M_STROBE uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_STROBE } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_STROBE" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 430 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 565 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 171 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 172 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 173 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 252 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 253 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 254 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 255 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 256 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 257 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 258 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 259 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 480 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 481 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 482 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 483 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 485 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 260 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 261 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 262 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 263 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 317 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 493 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 494 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 496 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 499 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 329 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 501 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 316 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 317 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 318 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 319 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 321 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 322 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 323 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 324 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 325 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 326 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 327 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 328 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 329 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 330 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 331 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_FSPEED 3.3-V LVTTL C6 " "Pin OTG_FSPEED uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 536 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_LSPEED 3.3-V LVTTL B6 " "Pin OTG_LSPEED uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 383 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 537 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 407 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 408 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 409 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 410 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 411 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 412 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 413 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 414 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 415 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 416 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 417 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 418 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 419 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 420 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 421 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 422 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 446 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 447 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 448 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 449 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 450 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 451 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 452 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 453 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 351 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 352 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 353 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 354 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 355 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 356 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 357 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 358 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 360 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 361 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 362 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 363 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 364 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 365 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 366 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 367 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 368 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 369 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 370 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 371 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 372 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 373 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 374 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 375 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 376 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 377 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 378 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 379 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 380 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 381 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 398 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 382 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_SDATA 3.3-V LVTTL AD25 " "Pin D5M_SDATA uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_SDATA } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_SDATA" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 429 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 564 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 179 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 181 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 182 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 184 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 185 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 186 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 187 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 188 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 189 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 190 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 191 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 192 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 193 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 194 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 267 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 195 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_PIXLCLK 3.3-V LVTTL AB22 " "Pin D5M_PIXLCLK uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_PIXLCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_PIXLCLK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 426 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 561 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 169 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 467 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 167 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_FVAL 3.3-V LVTTL AG25 " "Pin D5M_FVAL uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_FVAL } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_FVAL" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 424 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 559 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_LVAL 3.3-V LVTTL AD22 " "Pin D5M_LVAL uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_LVAL } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_LVAL" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 425 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 560 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 168 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[2\] 3.3-V LVTTL AF16 " "Pin D5M_D\[2\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 456 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[3\] 3.3-V LVTTL AC19 " "Pin D5M_D\[3\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 457 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[4\] 3.3-V LVTTL AE15 " "Pin D5M_D\[4\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 458 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[5\] 3.3-V LVTTL AD15 " "Pin D5M_D\[5\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 459 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[6\] 3.3-V LVTTL AE16 " "Pin D5M_D\[6\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 460 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[7\] 3.3-V LVTTL AD21 " "Pin D5M_D\[7\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 461 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[8\] 3.3-V LVTTL Y16 " "Pin D5M_D\[8\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 462 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[9\] 3.3-V LVTTL AC21 " "Pin D5M_D\[9\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 463 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[10\] 3.3-V LVTTL Y17 " "Pin D5M_D\[10\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 464 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[11\] 3.3-V LVTTL AC15 " "Pin D5M_D\[11\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 465 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[1\] 3.3-V LVTTL AD19 " "Pin D5M_D\[1\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 455 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5M_D\[0\] 3.3-V LVTTL AF15 " "Pin D5M_D\[0\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { D5M_D[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "D5M_D\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 423 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 454 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1429213609010 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1429213609010 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "73 " "Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 171 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 172 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 173 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 176 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 264 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 252 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 253 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 254 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 255 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 256 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 257 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 258 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 259 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 480 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 481 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 296 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 482 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 297 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 483 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 301 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 485 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 260 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 261 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 262 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 302 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 263 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 317 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 493 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 318 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 494 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 320 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 496 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 325 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 499 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 329 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 501 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ENET0_MDIO } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 506 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ENET1_MDIO } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 355 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 521 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 316 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 317 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 318 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 319 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 320 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 321 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 322 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 323 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 324 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 325 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 326 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 327 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 328 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 329 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 330 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 379 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 331 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 536 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 383 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 537 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 407 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 408 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 409 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 410 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 411 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 412 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 413 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 414 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 415 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 416 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 417 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 418 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 419 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 420 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 421 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 422 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 446 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 447 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 448 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 449 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 450 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 451 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 452 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_CAMERA.v" "" { Text "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.v" 415 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/" { { 0 { 0 ""} 0 453 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1429213609023 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1429213609023 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.fit.smsg " "Generated suppressed messages file C:/Users/Kurt/Documents/GitHub/FPGA_Imaging/DE2_115_CAMERA_Richard/DE2_115_CAMERA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1429213609390 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1612 " "Peak virtual memory: 1612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429213610271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 15:46:50 2015 " "Processing ended: Thu Apr 16 15:46:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429213610271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429213610271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429213610271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1429213610271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1429213612226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429213612229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 15:46:52 2015 " "Processing started: Thu Apr 16 15:46:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429213612229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1429213612229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1429213612229 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1429213615078 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1429213615189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429213616502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 15:46:56 2015 " "Processing ended: Thu Apr 16 15:46:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429213616502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429213616502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429213616502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1429213616502 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1429213617138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1429213618636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429213618640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 15:46:58 2015 " "Processing started: Thu Apr 16 15:46:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429213618640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429213618640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA " "Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429213618640 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1429213618713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1429213618890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429213618955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1429213618955 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619554 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619554 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429213619554 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619554 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619554 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1429213619554 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1429213619554 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D5M_VGA.SDC " "Reading SDC File: 'DE2_115_D5M_VGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1429213619571 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619574 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619574 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619574 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{u6\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619574 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619574 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1429213619575 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_PIXLCLK " "Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] D5M_PIXLCLK " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by D5M_PIXLCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213619589 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213619589 "|DE2_115_CAMERA|D5M_PIXLCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register eqGrey:u10\|const_K\[0\] KEY\[2\] " "Register eqGrey:u10\|const_K\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213619589 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213619589 "|DE2_115_CAMERA|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213619589 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213619589 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619877 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1429213619881 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1429213619898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.050 " "Worst-case setup slack is 3.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.050               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.050               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.742               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    6.742               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.602               0.000 CLOCK2_50  " "   14.602               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213619939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.305               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.385               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 CLOCK2_50  " "    0.431               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213619950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.179 " "Worst-case recovery slack is 14.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.179               0.000 CLOCK2_50  " "   14.179               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213619955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.508 " "Worst-case removal slack is 1.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.508               0.000 CLOCK2_50  " "    1.508               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213619960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.696 " "Worst-case minimum pulse width slack is 4.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.696               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.696               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686               0.000 CLOCK2_50  " "    9.686               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.188               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   12.188               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213619964 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 54 " "Number of Synchronizer Chains Found: 54" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.986 ns " "Worst Case Available Settling Time: 14.986 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213620144 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429213620156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1429213620215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1429213620890 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_PIXLCLK " "Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] D5M_PIXLCLK " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by D5M_PIXLCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213621035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213621035 "|DE2_115_CAMERA|D5M_PIXLCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register eqGrey:u10\|const_K\[0\] KEY\[2\] " "Register eqGrey:u10\|const_K\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213621035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213621035 "|DE2_115_CAMERA|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213621035 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213621035 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.676 " "Worst-case setup slack is 3.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.676               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.676               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.345               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    7.345               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.039               0.000 CLOCK2_50  " "   15.039               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213621138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.318               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.338               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CLOCK2_50  " "    0.387               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213621169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.744 " "Worst-case recovery slack is 14.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.744               0.000 CLOCK2_50  " "   14.744               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213621187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.339 " "Worst-case removal slack is 1.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.339               0.000 CLOCK2_50  " "    1.339               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213621205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658               0.000 CLOCK2_50  " "    9.658               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.181               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   12.181               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213621224 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 54 " "Number of Synchronizer Chains Found: 54" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.444 ns " "Worst Case Available Settling Time: 15.444 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213621800 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1429213621843 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "D5M_PIXLCLK " "Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Y_Cont\[0\] D5M_PIXLCLK " "Register CCD_Capture:u3\|Y_Cont\[0\] is being clocked by D5M_PIXLCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213622444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213622444 "|DE2_115_CAMERA|D5M_PIXLCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register eqGrey:u10\|const_K\[0\] KEY\[2\] " "Register eqGrey:u10\|const_K\[0\] is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213622444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213622444 "|DE2_115_CAMERA|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u8\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1429213622445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1429213622445 "|DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.477 " "Worst-case setup slack is 6.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.477               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.477               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.445               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.242               0.000 CLOCK2_50  " "   17.242               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213622470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.118               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.173               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 CLOCK2_50  " "    0.190               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213622489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.021 " "Worst-case recovery slack is 17.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.021               0.000 CLOCK2_50  " "   17.021               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213622519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.642 " "Worst-case removal slack is 0.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 CLOCK2_50  " "    0.642               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213622556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.759 " "Worst-case minimum pulse width slack is 4.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.759               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.759               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271               0.000 CLOCK2_50  " "    9.271               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.262               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   12.262               0.000 u6\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK_50  " "   16.000               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1429213622578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 54 synchronizer chains. " "Report Metastability: Found 54 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 54 " "Number of Synchronizer Chains Found: 54" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.535 ns " "Worst Case Available Settling Time: 17.535 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1429213623145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429213624191 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1429213624192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429213624994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 15:47:04 2015 " "Processing ended: Thu Apr 16 15:47:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429213624994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429213624994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429213624994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429213624994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 488 s " "Quartus II Full Compilation was successful. 0 errors, 488 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429213625880 ""}
