

================================================================
== Vitis HLS Report for 'qemulator'
================================================================
* Date:           Fri Oct 20 12:01:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Qemulator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.593 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   28|       -|      -|    -|
|Expression       |        -|    -|       0|    122|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|     128|      8|    -|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|     162|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|     290|    295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+----------------+
    |              Instance             |             Module            |   Expression   |
    +-----------------------------------+-------------------------------+----------------+
    |am_addmul_16s_16s_14ns_30_4_1_U17  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_14ns_30_4_1_U19  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_14ns_30_4_1_U21  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_addmul_16s_16s_14ns_30_4_1_U23  |am_addmul_16s_16s_14ns_30_4_1  |  (i0 + i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U18  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U20  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U22  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |am_submul_16s_16s_14ns_30_4_1_U24  |am_submul_16s_16s_14ns_30_4_1  |  (i0 - i1) * i2|
    |mac_muladd_16s_16s_30s_30_4_1_U27  |mac_muladd_16s_16s_30s_30_4_1  |    i0 + i1 * i1|
    |mac_muladd_16s_16s_30s_30_4_1_U28  |mac_muladd_16s_16s_30s_30_4_1  |    i0 + i1 * i1|
    |mul_mul_16s_16s_30_4_1_U1          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U2          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U3          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U4          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U5          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U6          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U7          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U8          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U9          |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U10         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U11         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U12         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U13         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U14         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U15         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U16         |mul_mul_16s_16s_30_4_1         |         i0 * i1|
    |mul_mul_16s_16s_30_4_1_U25         |mul_mul_16s_16s_30_4_1         |         i0 * i0|
    |mul_mul_16s_16s_30_4_1_U26         |mul_mul_16s_16s_30_4_1         |         i0 * i0|
    +-----------------------------------+-------------------------------+----------------+

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |cos_hw_U  |cos_hw_ROM_AUTO_1R  |        0|  64|   4|    0|    16|   16|     1|          256|
    |sin_hw_U  |sin_hw_ROM_AUTO_1R  |        0|  64|   4|    0|    16|   16|     1|          256|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0| 128|   8|    0|    32|   32|     2|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |r_V_14_fu_645_p2  |         +|   0|  0|  37|          30|          30|
    |r_V_15_fu_691_p2  |         +|   0|  0|  37|          30|          30|
    |u1_V_6_fu_288_p2  |         -|   0|  0|  23|           1|          16|
    |u2_V_1_fu_329_p2  |         -|   0|  0|  23|           1|          16|
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0| 122|          63|          93|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |action1_ap_vld_in_sig  |   9|          2|    1|          2|
    |action1_ap_vld_preg    |   9|          2|    1|          2|
    |action1_blk_n          |   9|          2|    1|          2|
    |action1_in_sig         |   9|          2|    9|         18|
    |action2_ap_vld_in_sig  |   9|          2|    1|          2|
    |action2_ap_vld_preg    |   9|          2|    1|          2|
    |action2_blk_n          |   9|          2|    1|          2|
    |action2_in_sig         |   9|          2|    9|         18|
    |ap_NS_fsm              |  93|         19|    1|         19|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 165|         35|   25|         67|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |action1_ap_vld_preg        |   1|   0|    1|          0|
    |action1_preg               |   9|   0|    9|          0|
    |action2_ap_vld_preg        |   1|   0|    1|          0|
    |action2_preg               |   9|   0|    9|          0|
    |ap_CS_fsm                  |  18|   0|   18|          0|
    |output_state_V_4_reg_1072  |  16|   0|   16|          0|
    |output_state_V_6_reg_1077  |  16|   0|   16|          0|
    |sext_ln1319_2_reg_975      |  30|   0|   30|          0|
    |sext_ln1319_6_reg_1006     |  30|   0|   30|          0|
    |sin_hw_load_2_reg_989      |  16|   0|   16|          0|
    |sin_hw_load_reg_958        |  16|   0|   16|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 162|   0|  162|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_none|     qemulator|  return value|
|ap_rst          |   in|    1|  ap_ctrl_none|     qemulator|  return value|
|action1         |   in|    9|        ap_vld|       action1|        scalar|
|action1_ap_vld  |   in|    1|        ap_vld|       action1|        scalar|
|action2         |   in|    9|        ap_vld|       action2|        scalar|
|action2_ap_vld  |   in|    1|        ap_vld|       action2|        scalar|
|reward1         |  out|   16|        ap_vld|       reward1|       pointer|
|reward1_ap_vld  |  out|    1|        ap_vld|       reward1|       pointer|
|reward2         |  out|   16|        ap_vld|       reward2|       pointer|
|reward2_ap_vld  |  out|    1|        ap_vld|       reward2|       pointer|
+----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%action2_read = read i9 @_ssdm_op_Read.ap_vld.i9, i9 %action2" [Qemulator/main.cpp:10]   --->   Operation 19 'read' 'action2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%action1_read = read i9 @_ssdm_op_Read.ap_vld.i9, i9 %action1" [Qemulator/main.cpp:10]   --->   Operation 20 'read' 'action1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a1_V = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %action1_read, i32 3, i32 6"   --->   Operation 21 'partselect' 'a1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%a2_V = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %action2_read, i32 3, i32 6"   --->   Operation 22 'partselect' 'a2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i4 %a1_V"   --->   Operation 23 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cos_hw_addr = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587" [Qemulator/main.cpp:25]   --->   Operation 24 'getelementptr' 'cos_hw_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%u1_V = load i4 %cos_hw_addr" [Qemulator/main.cpp:25]   --->   Operation 25 'load' 'u1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sin_hw_addr = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587"   --->   Operation 26 'getelementptr' 'sin_hw_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%sin_hw_load = load i4 %sin_hw_addr"   --->   Operation 27 'load' 'sin_hw_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1540 = trunc i9 %action1_read"   --->   Operation 28 'trunc' 'trunc_ln1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln1540, i1 0"   --->   Operation 29 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i4 %ret_V"   --->   Operation 30 'zext' 'zext_ln587_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%cos_hw_addr_1 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_1"   --->   Operation 31 'getelementptr' 'cos_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%r_V = load i4 %cos_hw_addr_1"   --->   Operation 32 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sin_hw_addr_1 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_1"   --->   Operation 33 'getelementptr' 'sin_hw_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%r_V_1 = load i4 %sin_hw_addr_1"   --->   Operation 34 'load' 'r_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i4 %a2_V"   --->   Operation 35 'zext' 'zext_ln587_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cos_hw_addr_2 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_2" [Qemulator/main.cpp:26]   --->   Operation 36 'getelementptr' 'cos_hw_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%u2_V = load i4 %cos_hw_addr_2" [Qemulator/main.cpp:26]   --->   Operation 37 'load' 'u2_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sin_hw_addr_2 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_2"   --->   Operation 38 'getelementptr' 'sin_hw_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%sin_hw_load_2 = load i4 %sin_hw_addr_2"   --->   Operation 39 'load' 'sin_hw_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1540_1 = trunc i9 %action2_read"   --->   Operation 40 'trunc' 'trunc_ln1540_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_V_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln1540_1, i1 0"   --->   Operation 41 'bitconcatenate' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i4 %ret_V_1"   --->   Operation 42 'zext' 'zext_ln587_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%cos_hw_addr_3 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_3"   --->   Operation 43 'getelementptr' 'cos_hw_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%r_V_2 = load i4 %cos_hw_addr_3"   --->   Operation 44 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sin_hw_addr_3 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_3"   --->   Operation 45 'getelementptr' 'sin_hw_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.32ns)   --->   "%r_V_3 = load i4 %sin_hw_addr_3"   --->   Operation 46 'load' 'r_V_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%u1_V = load i4 %cos_hw_addr" [Qemulator/main.cpp:25]   --->   Operation 47 'load' 'u1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 48 [1/2] (2.32ns)   --->   "%sin_hw_load = load i4 %sin_hw_addr"   --->   Operation 48 'load' 'sin_hw_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 49 [1/2] (2.32ns)   --->   "%r_V = load i4 %cos_hw_addr_1"   --->   Operation 49 'load' 'r_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i16 %r_V"   --->   Operation 50 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1319_1 = sext i16 %sin_hw_load"   --->   Operation 51 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 52 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1319_2 = sext i16 %u1_V"   --->   Operation 53 'sext' 'sext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 54 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/2] (2.32ns)   --->   "%r_V_1 = load i4 %sin_hw_addr_1"   --->   Operation 55 'load' 'r_V_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1319_3 = sext i16 %r_V_1"   --->   Operation 56 'sext' 'sext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 57 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 58 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/2] (2.32ns)   --->   "%u2_V = load i4 %cos_hw_addr_2" [Qemulator/main.cpp:26]   --->   Operation 59 'load' 'u2_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 60 [1/2] (2.32ns)   --->   "%sin_hw_load_2 = load i4 %sin_hw_addr_2"   --->   Operation 60 'load' 'sin_hw_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%r_V_2 = load i4 %cos_hw_addr_3"   --->   Operation 61 'load' 'r_V_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1319_4 = sext i16 %r_V_2"   --->   Operation 62 'sext' 'sext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1319_5 = sext i16 %sin_hw_load_2"   --->   Operation 63 'sext' 'sext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 64 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1319_6 = sext i16 %u2_V"   --->   Operation 65 'sext' 'sext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 66 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%r_V_3 = load i4 %sin_hw_addr_3"   --->   Operation 67 'load' 'r_V_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1319_7 = sext i16 %r_V_3"   --->   Operation 68 'sext' 'sext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 69 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 70 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 71 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 71 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 72 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 73 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 74 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 75 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 76 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 77 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 78 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 79 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 79 'mul' 'mul_ln1316' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 80 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 81 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 82 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 83 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 84 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 85 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 86 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.22>
ST_5 : Operation 87 [1/1] (2.07ns)   --->   "%u1_V_6 = sub i16 0, i16 %sin_hw_load"   --->   Operation 87 'sub' 'u1_V_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1"   --->   Operation 88 'mul' 'mul_ln1316' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%u1_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316, i32 14, i32 29"   --->   Operation 89 'partselect' 'u1_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2"   --->   Operation 90 'mul' 'mul_ln1316_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%u1_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_1, i32 14, i32 29"   --->   Operation 91 'partselect' 'u1_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1"   --->   Operation 92 'mul' 'mul_ln1316_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%u1_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_2, i32 14, i32 29"   --->   Operation 93 'partselect' 'u1_V_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2"   --->   Operation 94 'mul' 'mul_ln1316_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%u1_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_3, i32 14, i32 29"   --->   Operation 95 'partselect' 'u1_V_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.07ns)   --->   "%u2_V_1 = sub i16 0, i16 %sin_hw_load_2"   --->   Operation 96 'sub' 'u2_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5"   --->   Operation 97 'mul' 'mul_ln1316_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%u2_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_4, i32 14, i32 29"   --->   Operation 98 'partselect' 'u2_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6"   --->   Operation 99 'mul' 'mul_ln1316_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%u2_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_5, i32 14, i32 29"   --->   Operation 100 'partselect' 'u2_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5"   --->   Operation 101 'mul' 'mul_ln1316_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%u2_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_6, i32 14, i32 29"   --->   Operation 102 'partselect' 'u2_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6"   --->   Operation 103 'mul' 'mul_ln1316_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%u2_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_7, i32 14, i32 29"   --->   Operation 104 'partselect' 'u2_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1319_8 = sext i16 %u2_V_2"   --->   Operation 105 'sext' 'sext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 106 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1319_9 = sext i16 %u2_V_4"   --->   Operation 107 'sext' 'sext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 108 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1319_10 = sext i16 %u2_V_3"   --->   Operation 109 'sext' 'sext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1319_11 = sext i16 %u1_V_6"   --->   Operation 110 'sext' 'sext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 111 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1319_12 = sext i16 %u2_V_5"   --->   Operation 112 'sext' 'sext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 113 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1319_13 = sext i16 %u1_V_7"   --->   Operation 114 'sext' 'sext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 115 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1319_14 = sext i16 %u1_V_9"   --->   Operation 116 'sext' 'sext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 117 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1319_15 = sext i16 %u2_V_1"   --->   Operation 118 'sext' 'sext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i16 %u1_V_8"   --->   Operation 119 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 120 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1319_17 = sext i16 %u1_V_10"   --->   Operation 121 'sext' 'sext_ln1319_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 122 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 123 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 123 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 124 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 125 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 126 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 127 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 128 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 129 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 129 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 130 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 131 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 131 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 132 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 133 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 134 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 135 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 136 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 137 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 138 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 139 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2"   --->   Operation 139 'mul' 'mul_ln1316_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%st_gate_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_8, i32 14, i32 29"   --->   Operation 140 'partselect' 'st_gate_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2"   --->   Operation 141 'mul' 'mul_ln1316_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%st_gate_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_9, i32 14, i32 29"   --->   Operation 142 'partselect' 'st_gate_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11"   --->   Operation 143 'mul' 'mul_ln1316_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%st_gate_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_10, i32 14, i32 29"   --->   Operation 144 'partselect' 'st_gate_V_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11"   --->   Operation 145 'mul' 'mul_ln1316_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%st_gate_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_11, i32 14, i32 29"   --->   Operation 146 'partselect' 'st_gate_V_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6"   --->   Operation 147 'mul' 'mul_ln1316_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%st_gate_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_12, i32 14, i32 29"   --->   Operation 148 'partselect' 'st_gate_V_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6"   --->   Operation 149 'mul' 'mul_ln1316_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%st_gate_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_13, i32 14, i32 29"   --->   Operation 150 'partselect' 'st_gate_V_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16"   --->   Operation 151 'mul' 'mul_ln1316_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%st_gate_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_14, i32 14, i32 29"   --->   Operation 152 'partselect' 'st_gate_V_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15"   --->   Operation 153 'mul' 'mul_ln1316_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%st_gate_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_15, i32 14, i32 29"   --->   Operation 154 'partselect' 'st_gate_V_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i16 %st_gate_V"   --->   Operation 155 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i16 %st_gate_V_10"   --->   Operation 156 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_16)   --->   "%ret_V_2 = add i17 %sext_ln859_1, i17 %sext_ln859"   --->   Operation 157 'add' 'ret_V_2' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_16)   --->   "%sext_ln1316 = sext i17 %ret_V_2"   --->   Operation 158 'sext' 'sext_ln1316' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 159 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i16 %st_gate_V_8"   --->   Operation 160 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln859_3 = sext i16 %st_gate_V_9"   --->   Operation 161 'sext' 'sext_ln859_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_17)   --->   "%ret_V_3 = sub i17 %sext_ln859_2, i17 %sext_ln859_3"   --->   Operation 162 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_17)   --->   "%sext_ln1316_1 = sext i17 %ret_V_3"   --->   Operation 163 'sext' 'sext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 164 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln859_4 = sext i16 %st_gate_V_11"   --->   Operation 165 'sext' 'sext_ln859_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln859_5 = sext i16 %st_gate_V_14"   --->   Operation 166 'sext' 'sext_ln859_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_18)   --->   "%ret_V_4 = add i17 %sext_ln859_5, i17 %sext_ln859_4"   --->   Operation 167 'add' 'ret_V_4' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_18)   --->   "%sext_ln1316_2 = sext i17 %ret_V_4"   --->   Operation 168 'sext' 'sext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 169 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln859_6 = sext i16 %st_gate_V_12"   --->   Operation 170 'sext' 'sext_ln859_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln859_7 = sext i16 %st_gate_V_13"   --->   Operation 171 'sext' 'sext_ln859_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_19)   --->   "%ret_V_5 = sub i17 %sext_ln859_6, i17 %sext_ln859_7"   --->   Operation 172 'sub' 'ret_V_5' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_19)   --->   "%sext_ln1316_3 = sext i17 %ret_V_5"   --->   Operation 173 'sext' 'sext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 174 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.05>
ST_9 : Operation 175 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 175 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 176 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 177 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 178 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.05>
ST_10 : Operation 179 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 179 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 180 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 180 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 181 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 181 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 182 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 182 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.30>
ST_11 : Operation 183 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585"   --->   Operation 183 'mul' 'mul_ln1316_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%quantum_state_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_16, i32 14, i32 29"   --->   Operation 184 'partselect' 'quantum_state_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585"   --->   Operation 185 'mul' 'mul_ln1316_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%quantum_state_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_17, i32 14, i32 29"   --->   Operation 186 'partselect' 'quantum_state_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585"   --->   Operation 187 'mul' 'mul_ln1316_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%quantum_state_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_18, i32 14, i32 29"   --->   Operation 188 'partselect' 'quantum_state_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585"   --->   Operation 189 'mul' 'mul_ln1316_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%quantum_state_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_19, i32 14, i32 29"   --->   Operation 190 'partselect' 'quantum_state_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %quantum_state_V"   --->   Operation 191 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %quantum_state_V_3"   --->   Operation 192 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_20)   --->   "%ret_V_6 = add i17 %sext_ln1393, i17 %sext_ln1393_1"   --->   Operation 193 'add' 'ret_V_6' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_20)   --->   "%sext_ln1316_4 = sext i17 %ret_V_6"   --->   Operation 194 'sext' 'sext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 195 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1394 = sext i16 %quantum_state_V_1"   --->   Operation 196 'sext' 'sext_ln1394' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1394_1 = sext i16 %quantum_state_V_2"   --->   Operation 197 'sext' 'sext_ln1394_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_21)   --->   "%ret_V_7 = sub i17 %sext_ln1394, i17 %sext_ln1394_1"   --->   Operation 198 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 199 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_21)   --->   "%sext_ln1316_5 = sext i17 %ret_V_7"   --->   Operation 199 'sext' 'sext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 200 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 201 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_22)   --->   "%ret_V_8 = add i17 %sext_ln1394, i17 %sext_ln1394_1"   --->   Operation 201 'add' 'ret_V_8' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_22)   --->   "%sext_ln1316_6 = sext i17 %ret_V_8"   --->   Operation 202 'sext' 'sext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 203 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 204 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1316_23)   --->   "%ret_V_9 = sub i17 %sext_ln1393_1, i17 %sext_ln1393"   --->   Operation 204 'sub' 'ret_V_9' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1316_23)   --->   "%sext_ln1316_7 = sext i17 %ret_V_9"   --->   Operation 205 'sext' 'sext_ln1316_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 206 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.05>
ST_12 : Operation 207 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 207 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 208 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 208 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 209 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 209 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 210 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 210 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 1.05>
ST_13 : Operation 211 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 211 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 212 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 212 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 213 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 213 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 214 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 214 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 215 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585"   --->   Operation 215 'mul' 'mul_ln1316_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%output_state_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_20, i32 14, i32 29"   --->   Operation 216 'partselect' 'output_state_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585"   --->   Operation 217 'mul' 'mul_ln1316_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%output_state_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_21, i32 14, i32 29"   --->   Operation 218 'partselect' 'output_state_V_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585"   --->   Operation 219 'mul' 'mul_ln1316_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%output_state_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_22, i32 14, i32 29"   --->   Operation 220 'partselect' 'output_state_V_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585"   --->   Operation 221 'mul' 'mul_ln1316_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%output_state_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_23, i32 14, i32 29"   --->   Operation 222 'partselect' 'output_state_V_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1319_18 = sext i16 %output_state_V"   --->   Operation 223 'sext' 'sext_ln1319_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 224 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 224 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1319_20 = sext i16 %output_state_V_5"   --->   Operation 225 'sext' 'sext_ln1319_20' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 226 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1319_19 = sext i16 %output_state_V_4"   --->   Operation 227 'sext' 'sext_ln1319_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 228 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 228 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 229 [3/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19"   --->   Operation 229 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1319_21 = sext i16 %output_state_V_6"   --->   Operation 230 'sext' 'sext_ln1319_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 231 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 232 [3/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21"   --->   Operation 232 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.15>
ST_16 : Operation 233 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 233 'mul' 'mul_ln859' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 234 [2/3] (1.05ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19"   --->   Operation 234 'mul' 'mul_ln1393' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 235 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 235 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 236 [2/3] (1.05ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21"   --->   Operation 236 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 2.10>
ST_17 : Operation 237 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18"   --->   Operation 237 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 238 [1/3] (0.00ns) (grouped into DSP with root node ret_V_10)   --->   "%mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19"   --->   Operation 238 'mul' 'mul_ln1393' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 239 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = add i30 %mul_ln859, i30 %mul_ln1393"   --->   Operation 239 'add' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 240 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20"   --->   Operation 240 'mul' 'mul_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 241 [1/3] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21"   --->   Operation 241 'mul' 'mul_ln1393_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 242 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i30 %mul_ln859_1, i30 %mul_ln1393_1"   --->   Operation 242 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 4.59>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [Qemulator/main.cpp:10]   --->   Operation 243 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [Qemulator/main.cpp:10]   --->   Operation 244 'specinterface' 'specinterface_ln10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %action1"   --->   Operation 245 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %action1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %action2"   --->   Operation 247 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %action2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %reward1"   --->   Operation 249 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %reward1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %reward2"   --->   Operation 251 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %reward2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 253 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_10 = add i30 %mul_ln859, i30 %mul_ln1393"   --->   Operation 253 'add' 'ret_V_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 254 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_11 = add i30 %mul_ln859_1, i30 %mul_ln1393_1"   --->   Operation 254 'add' 'ret_V_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_11, i32 14, i32 29"   --->   Operation 255 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %tmp_2, i14 0"   --->   Operation 256 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0"   --->   Operation 257 'bitconcatenate' 'shl_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1319_22 = sext i28 %shl_ln1319_1"   --->   Operation 258 'sext' 'sext_ln1319_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (2.49ns)   --->   "%r_V_14 = add i30 %shl_ln, i30 %sext_ln1319_22"   --->   Operation 259 'add' 'r_V_14' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %r_V_14, i32 14, i32 29"   --->   Operation 260 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %reward1, i16 %trunc_ln" [Qemulator/main.cpp:75]   --->   Operation 261 'write' 'write_ln75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_10, i32 14, i32 29"   --->   Operation 262 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %tmp_4, i14 0"   --->   Operation 263 'bitconcatenate' 'shl_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln1319_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_4, i12 0"   --->   Operation 264 'bitconcatenate' 'shl_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1319_23 = sext i28 %shl_ln1319_3"   --->   Operation 265 'sext' 'sext_ln1319_23' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (2.49ns)   --->   "%r_V_15 = add i30 %shl_ln1319_2, i30 %sext_ln1319_23"   --->   Operation 266 'add' 'r_V_15' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %r_V_15, i32 14, i32 29"   --->   Operation 267 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %reward2, i16 %trunc_ln864_1" [Qemulator/main.cpp:76]   --->   Operation 268 'write' 'write_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [Qemulator/main.cpp:78]   --->   Operation 269 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ action1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ action2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reward1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ reward2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cos_hw]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ sin_hw]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
action2_read       (read          ) [ 0000000000000000000]
action1_read       (read          ) [ 0000000000000000000]
a1_V               (partselect    ) [ 0000000000000000000]
a2_V               (partselect    ) [ 0000000000000000000]
zext_ln587         (zext          ) [ 0000000000000000000]
cos_hw_addr        (getelementptr ) [ 0010000000000000000]
sin_hw_addr        (getelementptr ) [ 0010000000000000000]
trunc_ln1540       (trunc         ) [ 0000000000000000000]
ret_V              (bitconcatenate) [ 0000000000000000000]
zext_ln587_1       (zext          ) [ 0000000000000000000]
cos_hw_addr_1      (getelementptr ) [ 0010000000000000000]
sin_hw_addr_1      (getelementptr ) [ 0010000000000000000]
zext_ln587_2       (zext          ) [ 0000000000000000000]
cos_hw_addr_2      (getelementptr ) [ 0010000000000000000]
sin_hw_addr_2      (getelementptr ) [ 0010000000000000000]
trunc_ln1540_1     (trunc         ) [ 0000000000000000000]
ret_V_1            (bitconcatenate) [ 0000000000000000000]
zext_ln587_3       (zext          ) [ 0000000000000000000]
cos_hw_addr_3      (getelementptr ) [ 0010000000000000000]
sin_hw_addr_3      (getelementptr ) [ 0010000000000000000]
u1_V               (load          ) [ 0000000000000000000]
sin_hw_load        (load          ) [ 0001110000000000000]
r_V                (load          ) [ 0000000000000000000]
sext_ln1319        (sext          ) [ 0001110000000000000]
sext_ln1319_1      (sext          ) [ 0001110000000000000]
sext_ln1319_2      (sext          ) [ 0001111110000000000]
r_V_1              (load          ) [ 0000000000000000000]
sext_ln1319_3      (sext          ) [ 0001110000000000000]
u2_V               (load          ) [ 0000000000000000000]
sin_hw_load_2      (load          ) [ 0001110000000000000]
r_V_2              (load          ) [ 0000000000000000000]
sext_ln1319_4      (sext          ) [ 0001110000000000000]
sext_ln1319_5      (sext          ) [ 0001110000000000000]
sext_ln1319_6      (sext          ) [ 0001111110000000000]
r_V_3              (load          ) [ 0000000000000000000]
sext_ln1319_7      (sext          ) [ 0001110000000000000]
u1_V_6             (sub           ) [ 0000000000000000000]
mul_ln1316         (mul           ) [ 0000000000000000000]
u1_V_7             (partselect    ) [ 0000000000000000000]
mul_ln1316_1       (mul           ) [ 0000000000000000000]
u1_V_8             (partselect    ) [ 0000000000000000000]
mul_ln1316_2       (mul           ) [ 0000000000000000000]
u1_V_9             (partselect    ) [ 0000000000000000000]
mul_ln1316_3       (mul           ) [ 0000000000000000000]
u1_V_10            (partselect    ) [ 0000000000000000000]
u2_V_1             (sub           ) [ 0000000000000000000]
mul_ln1316_4       (mul           ) [ 0000000000000000000]
u2_V_2             (partselect    ) [ 0000000000000000000]
mul_ln1316_5       (mul           ) [ 0000000000000000000]
u2_V_3             (partselect    ) [ 0000000000000000000]
mul_ln1316_6       (mul           ) [ 0000000000000000000]
u2_V_4             (partselect    ) [ 0000000000000000000]
mul_ln1316_7       (mul           ) [ 0000000000000000000]
u2_V_5             (partselect    ) [ 0000000000000000000]
sext_ln1319_8      (sext          ) [ 0000001110000000000]
sext_ln1319_9      (sext          ) [ 0000001110000000000]
sext_ln1319_10     (sext          ) [ 0000001110000000000]
sext_ln1319_11     (sext          ) [ 0000001110000000000]
sext_ln1319_12     (sext          ) [ 0000001110000000000]
sext_ln1319_13     (sext          ) [ 0000001110000000000]
sext_ln1319_14     (sext          ) [ 0000001110000000000]
sext_ln1319_15     (sext          ) [ 0000001110000000000]
sext_ln1319_16     (sext          ) [ 0000001110000000000]
sext_ln1319_17     (sext          ) [ 0000001110000000000]
mul_ln1316_8       (mul           ) [ 0000000000000000000]
st_gate_V          (partselect    ) [ 0000000000000000000]
mul_ln1316_9       (mul           ) [ 0000000000000000000]
st_gate_V_8        (partselect    ) [ 0000000000000000000]
mul_ln1316_10      (mul           ) [ 0000000000000000000]
st_gate_V_9        (partselect    ) [ 0000000000000000000]
mul_ln1316_11      (mul           ) [ 0000000000000000000]
st_gate_V_10       (partselect    ) [ 0000000000000000000]
mul_ln1316_12      (mul           ) [ 0000000000000000000]
st_gate_V_11       (partselect    ) [ 0000000000000000000]
mul_ln1316_13      (mul           ) [ 0000000000000000000]
st_gate_V_12       (partselect    ) [ 0000000000000000000]
mul_ln1316_14      (mul           ) [ 0000000000000000000]
st_gate_V_13       (partselect    ) [ 0000000000000000000]
mul_ln1316_15      (mul           ) [ 0000000000000000000]
st_gate_V_14       (partselect    ) [ 0000000000000000000]
sext_ln859         (sext          ) [ 0000000000000000000]
sext_ln859_1       (sext          ) [ 0000000000000000000]
ret_V_2            (add           ) [ 0000000000000000000]
sext_ln1316        (sext          ) [ 0000000001110000000]
sext_ln859_2       (sext          ) [ 0000000000000000000]
sext_ln859_3       (sext          ) [ 0000000000000000000]
ret_V_3            (sub           ) [ 0000000000000000000]
sext_ln1316_1      (sext          ) [ 0000000001110000000]
sext_ln859_4       (sext          ) [ 0000000000000000000]
sext_ln859_5       (sext          ) [ 0000000000000000000]
ret_V_4            (add           ) [ 0000000000000000000]
sext_ln1316_2      (sext          ) [ 0000000001110000000]
sext_ln859_6       (sext          ) [ 0000000000000000000]
sext_ln859_7       (sext          ) [ 0000000000000000000]
ret_V_5            (sub           ) [ 0000000000000000000]
sext_ln1316_3      (sext          ) [ 0000000001110000000]
mul_ln1316_16      (mul           ) [ 0000000000000000000]
quantum_state_V    (partselect    ) [ 0000000000000000000]
mul_ln1316_17      (mul           ) [ 0000000000000000000]
quantum_state_V_1  (partselect    ) [ 0000000000000000000]
mul_ln1316_18      (mul           ) [ 0000000000000000000]
quantum_state_V_2  (partselect    ) [ 0000000000000000000]
mul_ln1316_19      (mul           ) [ 0000000000000000000]
quantum_state_V_3  (partselect    ) [ 0000000000000000000]
sext_ln1393        (sext          ) [ 0000000000000000000]
sext_ln1393_1      (sext          ) [ 0000000000000000000]
ret_V_6            (add           ) [ 0000000000000000000]
sext_ln1316_4      (sext          ) [ 0000000000001110000]
sext_ln1394        (sext          ) [ 0000000000000000000]
sext_ln1394_1      (sext          ) [ 0000000000000000000]
ret_V_7            (sub           ) [ 0000000000000000000]
sext_ln1316_5      (sext          ) [ 0000000000001110000]
ret_V_8            (add           ) [ 0000000000000000000]
sext_ln1316_6      (sext          ) [ 0000000000001110000]
ret_V_9            (sub           ) [ 0000000000000000000]
sext_ln1316_7      (sext          ) [ 0000000000001110000]
mul_ln1316_20      (mul           ) [ 0000000000000000000]
output_state_V     (partselect    ) [ 0000000000000000000]
mul_ln1316_21      (mul           ) [ 0000000000000000000]
output_state_V_4   (partselect    ) [ 0000000000000001000]
mul_ln1316_22      (mul           ) [ 0000000000000000000]
output_state_V_5   (partselect    ) [ 0000000000000000000]
mul_ln1316_23      (mul           ) [ 0000000000000000000]
output_state_V_6   (partselect    ) [ 0000000000000001000]
sext_ln1319_18     (sext          ) [ 0000000000000001110]
sext_ln1319_20     (sext          ) [ 0000000000000001110]
sext_ln1319_19     (sext          ) [ 0000000000000000110]
sext_ln1319_21     (sext          ) [ 0000000000000000110]
mul_ln859          (mul           ) [ 0000000000000000001]
mul_ln1393         (mul           ) [ 0000000000000000001]
mul_ln859_1        (mul           ) [ 0000000000000000001]
mul_ln1393_1       (mul           ) [ 0000000000000000001]
spectopmodule_ln10 (spectopmodule ) [ 0000000000000000000]
specinterface_ln10 (specinterface ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000000]
ret_V_10           (add           ) [ 0000000000000000000]
ret_V_11           (add           ) [ 0000000000000000000]
tmp_2              (partselect    ) [ 0000000000000000000]
shl_ln             (bitconcatenate) [ 0000000000000000000]
shl_ln1319_1       (bitconcatenate) [ 0000000000000000000]
sext_ln1319_22     (sext          ) [ 0000000000000000000]
r_V_14             (add           ) [ 0000000000000000000]
trunc_ln           (partselect    ) [ 0000000000000000000]
write_ln75         (write         ) [ 0000000000000000000]
tmp_4              (partselect    ) [ 0000000000000000000]
shl_ln1319_2       (bitconcatenate) [ 0000000000000000000]
shl_ln1319_3       (bitconcatenate) [ 0000000000000000000]
sext_ln1319_23     (sext          ) [ 0000000000000000000]
r_V_15             (add           ) [ 0000000000000000000]
trunc_ln864_1      (partselect    ) [ 0000000000000000000]
write_ln76         (write         ) [ 0000000000000000000]
ret_ln78           (ret           ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="action1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="action2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="action2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reward1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reward1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reward2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reward2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_hw">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_hw"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_hw">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_hw"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i16.i14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="action2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="9" slack="0"/>
<pin id="66" dir="0" index="1" bw="9" slack="0"/>
<pin id="67" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="action1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="action1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln75_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/18 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln76_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln76/18 "/>
</bind>
</comp>

<comp id="90" class="1004" name="cos_hw_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_hw_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="16" slack="0"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="8" bw="4" slack="0"/>
<pin id="107" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="12" bw="4" slack="2147483647"/>
<pin id="111" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
<pin id="105" dir="1" index="7" bw="16" slack="0"/>
<pin id="109" dir="1" index="11" bw="16" slack="0"/>
<pin id="113" dir="1" index="15" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u1_V/1 r_V/1 u2_V/1 r_V_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sin_hw_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_hw_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="16" slack="0"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="8" bw="4" slack="0"/>
<pin id="132" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="12" bw="4" slack="2147483647"/>
<pin id="136" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
<pin id="130" dir="1" index="7" bw="16" slack="0"/>
<pin id="134" dir="1" index="11" bw="16" slack="0"/>
<pin id="138" dir="1" index="15" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_hw_load/1 r_V_1/1 sin_hw_load_2/1 r_V_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="cos_hw_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_hw_addr_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sin_hw_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_hw_addr_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="cos_hw_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_hw_addr_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sin_hw_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_hw_addr_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cos_hw_addr_3_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_hw_addr_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sin_hw_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_hw_addr_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="a1_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="0" index="3" bw="4" slack="0"/>
<pin id="193" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="a2_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="9" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="0"/>
<pin id="202" dir="0" index="3" bw="4" slack="0"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a2_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln587_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln1540_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1540/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ret_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln587_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln587_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_2/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln1540_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1540_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ret_V_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="3" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln587_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln1319_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1319_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln1319_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_2/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln1319_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_3/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln1319_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_4/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln1319_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_5/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln1319_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_6/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln1319_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_7/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="u1_V_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="3"/>
<pin id="291" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="u1_V_6/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="u1_V_7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="30" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u1_V_7/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="u1_V_8_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="30" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u1_V_8/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="u1_V_9_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="30" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u1_V_9/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="u1_V_10_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="30" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u1_V_10/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="u2_V_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="3"/>
<pin id="332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="u2_V_1/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="u2_V_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="30" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u2_V_2/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="u2_V_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="0" index="1" bw="30" slack="0"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="6" slack="0"/>
<pin id="348" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u2_V_3/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="u2_V_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="30" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u2_V_4/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="u2_V_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="30" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="u2_V_5/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln1319_8_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_8/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln1319_9_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_9/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln1319_10_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_10/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln1319_11_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_11/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln1319_12_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_12/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln1319_13_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_13/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1319_14_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_14/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln1319_15_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_15/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln1319_16_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_16/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln1319_17_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_17/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="st_gate_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="30" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="0" index="3" bw="6" slack="0"/>
<pin id="415" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="st_gate_V_8_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="30" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="0" index="3" bw="6" slack="0"/>
<pin id="424" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V_8/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="st_gate_V_9_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="0" index="1" bw="30" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V_9/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="st_gate_V_10_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="30" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V_10/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="st_gate_V_11_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="30" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="0" index="3" bw="6" slack="0"/>
<pin id="451" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V_11/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="st_gate_V_12_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="30" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V_12/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="st_gate_V_13_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="30" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V_13/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="st_gate_V_14_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="30" slack="0"/>
<pin id="476" dir="0" index="2" bw="5" slack="0"/>
<pin id="477" dir="0" index="3" bw="6" slack="0"/>
<pin id="478" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st_gate_V_14/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln859_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln859_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_1/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln859_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_2/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln859_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_3/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sext_ln859_4_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_4/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln859_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_5/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln859_6_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_6/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sext_ln859_7_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_7/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="quantum_state_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="30" slack="0"/>
<pin id="517" dir="0" index="2" bw="5" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="quantum_state_V/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="quantum_state_V_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="30" slack="0"/>
<pin id="526" dir="0" index="2" bw="5" slack="0"/>
<pin id="527" dir="0" index="3" bw="6" slack="0"/>
<pin id="528" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="quantum_state_V_1/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="quantum_state_V_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="0"/>
<pin id="534" dir="0" index="1" bw="30" slack="0"/>
<pin id="535" dir="0" index="2" bw="5" slack="0"/>
<pin id="536" dir="0" index="3" bw="6" slack="0"/>
<pin id="537" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="quantum_state_V_2/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="quantum_state_V_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="30" slack="0"/>
<pin id="544" dir="0" index="2" bw="5" slack="0"/>
<pin id="545" dir="0" index="3" bw="6" slack="0"/>
<pin id="546" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="quantum_state_V_3/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln1393_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393/11 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln1393_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_1/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln1394_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1394/11 "/>
</bind>
</comp>

<comp id="562" class="1004" name="sext_ln1394_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1394_1/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="output_state_V_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="30" slack="0"/>
<pin id="569" dir="0" index="2" bw="5" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_state_V/14 "/>
</bind>
</comp>

<comp id="575" class="1004" name="output_state_V_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="0" index="1" bw="30" slack="0"/>
<pin id="578" dir="0" index="2" bw="5" slack="0"/>
<pin id="579" dir="0" index="3" bw="6" slack="0"/>
<pin id="580" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_state_V_4/14 "/>
</bind>
</comp>

<comp id="584" class="1004" name="output_state_V_5_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="0"/>
<pin id="586" dir="0" index="1" bw="30" slack="0"/>
<pin id="587" dir="0" index="2" bw="5" slack="0"/>
<pin id="588" dir="0" index="3" bw="6" slack="0"/>
<pin id="589" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_state_V_5/14 "/>
</bind>
</comp>

<comp id="593" class="1004" name="output_state_V_6_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="0"/>
<pin id="595" dir="0" index="1" bw="30" slack="0"/>
<pin id="596" dir="0" index="2" bw="5" slack="0"/>
<pin id="597" dir="0" index="3" bw="6" slack="0"/>
<pin id="598" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output_state_V_6/14 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln1319_18_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_18/14 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln1319_20_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_20/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="sext_ln1319_19_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="1"/>
<pin id="612" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_19/15 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln1319_21_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="1"/>
<pin id="615" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_21/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="0" index="1" bw="30" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="625" class="1004" name="shl_ln_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="30" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="0" index="2" bw="1" slack="0"/>
<pin id="629" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/18 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln1319_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="28" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_1/18 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln1319_22_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="28" slack="0"/>
<pin id="643" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_22/18 "/>
</bind>
</comp>

<comp id="645" class="1004" name="r_V_14_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="30" slack="0"/>
<pin id="647" dir="0" index="1" bw="28" slack="0"/>
<pin id="648" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_14/18 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="30" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/18 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="30" slack="0"/>
<pin id="665" dir="0" index="2" bw="5" slack="0"/>
<pin id="666" dir="0" index="3" bw="6" slack="0"/>
<pin id="667" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="671" class="1004" name="shl_ln1319_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="30" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_2/18 "/>
</bind>
</comp>

<comp id="679" class="1004" name="shl_ln1319_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="28" slack="0"/>
<pin id="681" dir="0" index="1" bw="16" slack="0"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1319_3/18 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln1319_23_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="28" slack="0"/>
<pin id="689" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319_23/18 "/>
</bind>
</comp>

<comp id="691" class="1004" name="r_V_15_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="30" slack="0"/>
<pin id="693" dir="0" index="1" bw="28" slack="0"/>
<pin id="694" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_15/18 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln864_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="0" index="1" bw="30" slack="0"/>
<pin id="700" dir="0" index="2" bw="5" slack="0"/>
<pin id="701" dir="0" index="3" bw="6" slack="0"/>
<pin id="702" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln864_1/18 "/>
</bind>
</comp>

<comp id="708" class="1007" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="0" index="1" bw="16" slack="0"/>
<pin id="711" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316/2 "/>
</bind>
</comp>

<comp id="715" class="1007" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="0" index="1" bw="16" slack="0"/>
<pin id="718" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_1/2 "/>
</bind>
</comp>

<comp id="722" class="1007" name="grp_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="16" slack="0"/>
<pin id="724" dir="0" index="1" bw="16" slack="0"/>
<pin id="725" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_2/2 "/>
</bind>
</comp>

<comp id="729" class="1007" name="grp_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_3/2 "/>
</bind>
</comp>

<comp id="736" class="1007" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="0"/>
<pin id="738" dir="0" index="1" bw="16" slack="0"/>
<pin id="739" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_4/2 "/>
</bind>
</comp>

<comp id="743" class="1007" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_5/2 "/>
</bind>
</comp>

<comp id="750" class="1007" name="grp_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="16" slack="0"/>
<pin id="753" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_6/2 "/>
</bind>
</comp>

<comp id="757" class="1007" name="grp_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="16" slack="0"/>
<pin id="760" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_7/2 "/>
</bind>
</comp>

<comp id="764" class="1007" name="grp_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="3"/>
<pin id="767" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_8/5 "/>
</bind>
</comp>

<comp id="770" class="1007" name="grp_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="16" slack="0"/>
<pin id="772" dir="0" index="1" bw="16" slack="3"/>
<pin id="773" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_9/5 "/>
</bind>
</comp>

<comp id="776" class="1007" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="0" index="1" bw="16" slack="0"/>
<pin id="779" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_10/5 "/>
</bind>
</comp>

<comp id="783" class="1007" name="grp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="0"/>
<pin id="785" dir="0" index="1" bw="16" slack="0"/>
<pin id="786" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_11/5 "/>
</bind>
</comp>

<comp id="790" class="1007" name="grp_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="3"/>
<pin id="793" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_12/5 "/>
</bind>
</comp>

<comp id="796" class="1007" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="0" index="1" bw="16" slack="3"/>
<pin id="799" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_13/5 "/>
</bind>
</comp>

<comp id="802" class="1007" name="grp_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="16" slack="0"/>
<pin id="804" dir="0" index="1" bw="16" slack="0"/>
<pin id="805" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_14/5 "/>
</bind>
</comp>

<comp id="809" class="1007" name="grp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="0"/>
<pin id="812" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1316_15/5 "/>
</bind>
</comp>

<comp id="816" class="1007" name="grp_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="0" index="2" bw="14" slack="0"/>
<pin id="820" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_2/8 sext_ln1316/8 mul_ln1316_16/8 "/>
</bind>
</comp>

<comp id="825" class="1007" name="grp_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="0"/>
<pin id="827" dir="0" index="1" bw="16" slack="0"/>
<pin id="828" dir="0" index="2" bw="14" slack="0"/>
<pin id="829" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_3/8 sext_ln1316_1/8 mul_ln1316_17/8 "/>
</bind>
</comp>

<comp id="834" class="1007" name="grp_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="0" index="1" bw="16" slack="0"/>
<pin id="837" dir="0" index="2" bw="14" slack="0"/>
<pin id="838" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_4/8 sext_ln1316_2/8 mul_ln1316_18/8 "/>
</bind>
</comp>

<comp id="843" class="1007" name="grp_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="0"/>
<pin id="845" dir="0" index="1" bw="16" slack="0"/>
<pin id="846" dir="0" index="2" bw="14" slack="0"/>
<pin id="847" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_5/8 sext_ln1316_3/8 mul_ln1316_19/8 "/>
</bind>
</comp>

<comp id="852" class="1007" name="grp_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="0"/>
<pin id="854" dir="0" index="1" bw="16" slack="0"/>
<pin id="855" dir="0" index="2" bw="14" slack="0"/>
<pin id="856" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_6/11 sext_ln1316_4/11 mul_ln1316_20/11 "/>
</bind>
</comp>

<comp id="861" class="1007" name="grp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="0" index="2" bw="14" slack="0"/>
<pin id="865" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_7/11 sext_ln1316_5/11 mul_ln1316_21/11 "/>
</bind>
</comp>

<comp id="870" class="1007" name="grp_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="16" slack="0"/>
<pin id="872" dir="0" index="1" bw="16" slack="0"/>
<pin id="873" dir="0" index="2" bw="14" slack="0"/>
<pin id="874" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/11 sext_ln1316_6/11 mul_ln1316_22/11 "/>
</bind>
</comp>

<comp id="879" class="1007" name="grp_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="0" index="1" bw="16" slack="0"/>
<pin id="882" dir="0" index="2" bw="14" slack="0"/>
<pin id="883" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_9/11 sext_ln1316_7/11 mul_ln1316_23/11 "/>
</bind>
</comp>

<comp id="888" class="1007" name="grp_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="0"/>
<pin id="890" dir="0" index="1" bw="16" slack="0"/>
<pin id="891" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859/14 "/>
</bind>
</comp>

<comp id="894" class="1007" name="grp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="0" index="1" bw="16" slack="0"/>
<pin id="897" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln859_1/14 "/>
</bind>
</comp>

<comp id="900" class="1007" name="grp_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="16" slack="0"/>
<pin id="903" dir="0" index="2" bw="30" slack="0"/>
<pin id="904" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1393/15 ret_V_10/17 "/>
</bind>
</comp>

<comp id="909" class="1007" name="grp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="0"/>
<pin id="911" dir="0" index="1" bw="16" slack="0"/>
<pin id="912" dir="0" index="2" bw="30" slack="0"/>
<pin id="913" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1393_1/15 ret_V_11/17 "/>
</bind>
</comp>

<comp id="918" class="1005" name="cos_hw_addr_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="4" slack="1"/>
<pin id="920" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cos_hw_addr "/>
</bind>
</comp>

<comp id="923" class="1005" name="sin_hw_addr_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="4" slack="1"/>
<pin id="925" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sin_hw_addr "/>
</bind>
</comp>

<comp id="928" class="1005" name="cos_hw_addr_1_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="1"/>
<pin id="930" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cos_hw_addr_1 "/>
</bind>
</comp>

<comp id="933" class="1005" name="sin_hw_addr_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="4" slack="1"/>
<pin id="935" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sin_hw_addr_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="cos_hw_addr_2_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="4" slack="1"/>
<pin id="940" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cos_hw_addr_2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="sin_hw_addr_2_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="1"/>
<pin id="945" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sin_hw_addr_2 "/>
</bind>
</comp>

<comp id="948" class="1005" name="cos_hw_addr_3_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="1"/>
<pin id="950" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cos_hw_addr_3 "/>
</bind>
</comp>

<comp id="953" class="1005" name="sin_hw_addr_3_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="4" slack="1"/>
<pin id="955" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sin_hw_addr_3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="sin_hw_load_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="3"/>
<pin id="960" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sin_hw_load "/>
</bind>
</comp>

<comp id="963" class="1005" name="sext_ln1319_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="30" slack="1"/>
<pin id="965" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319 "/>
</bind>
</comp>

<comp id="969" class="1005" name="sext_ln1319_1_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="30" slack="1"/>
<pin id="971" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="sext_ln1319_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="30" slack="1"/>
<pin id="977" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="sext_ln1319_3_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="30" slack="1"/>
<pin id="985" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_3 "/>
</bind>
</comp>

<comp id="989" class="1005" name="sin_hw_load_2_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="16" slack="3"/>
<pin id="991" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sin_hw_load_2 "/>
</bind>
</comp>

<comp id="994" class="1005" name="sext_ln1319_4_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="30" slack="1"/>
<pin id="996" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_4 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="sext_ln1319_5_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="30" slack="1"/>
<pin id="1002" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_5 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="sext_ln1319_6_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="30" slack="1"/>
<pin id="1008" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_6 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="sext_ln1319_7_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="30" slack="1"/>
<pin id="1016" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_7 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="sext_ln1319_8_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="30" slack="1"/>
<pin id="1022" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_8 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="sext_ln1319_9_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="30" slack="1"/>
<pin id="1027" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_9 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="sext_ln1319_10_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="30" slack="1"/>
<pin id="1032" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_10 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="sext_ln1319_11_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="30" slack="1"/>
<pin id="1037" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_11 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="sext_ln1319_12_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="30" slack="1"/>
<pin id="1043" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_12 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="sext_ln1319_13_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="30" slack="1"/>
<pin id="1048" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_13 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="sext_ln1319_14_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="30" slack="1"/>
<pin id="1053" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_14 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="sext_ln1319_15_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="30" slack="1"/>
<pin id="1058" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_15 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="sext_ln1319_16_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="30" slack="1"/>
<pin id="1064" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_16 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sext_ln1319_17_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="30" slack="1"/>
<pin id="1069" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_17 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="output_state_V_4_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="1"/>
<pin id="1074" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_state_V_4 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="output_state_V_6_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_state_V_6 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="sext_ln1319_18_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="30" slack="1"/>
<pin id="1084" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_18 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="sext_ln1319_20_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="30" slack="1"/>
<pin id="1090" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_20 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sext_ln1319_19_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="30" slack="1"/>
<pin id="1096" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_19 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="sext_ln1319_21_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="30" slack="1"/>
<pin id="1102" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319_21 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="mul_ln859_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="30" slack="1"/>
<pin id="1108" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="mul_ln859_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="30" slack="1"/>
<pin id="1113" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln859_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="62" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="114"><net_src comp="90" pin="3"/><net_sink comp="97" pin=8"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="139"><net_src comp="115" pin="3"/><net_sink comp="122" pin=8"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="97" pin=5"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="122" pin=5"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="70" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="64" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="188" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="217"><net_src comp="70" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="235"><net_src comp="198" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="241"><net_src comp="64" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="259"><net_src comp="97" pin="11"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="122" pin="15"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="97" pin="15"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="122" pin="11"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="97" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="122" pin="7"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="97" pin="7"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="122" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="30" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="32" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="326"><net_src comp="28" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="30" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="26" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="28" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="32" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="360"><net_src comp="32" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="373"><net_src comp="334" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="352" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="343" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="288" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="361" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="293" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="311" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="329" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="302" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="320" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="30" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="425"><net_src comp="28" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="30" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="436"><net_src comp="32" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="443"><net_src comp="28" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="30" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="445"><net_src comp="32" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="30" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="461"><net_src comp="28" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="30" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="28" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="479"><net_src comp="28" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="485"><net_src comp="410" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="437" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="419" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="428" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="446" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="473" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="455" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="464" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="520"><net_src comp="28" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="30" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="529"><net_src comp="28" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="30" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="538"><net_src comp="28" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="30" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="540"><net_src comp="32" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="30" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="32" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="553"><net_src comp="514" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="541" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="523" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="532" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="572"><net_src comp="28" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="30" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="32" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="581"><net_src comp="28" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="30" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="583"><net_src comp="32" pin="0"/><net_sink comp="575" pin=3"/></net>

<net id="590"><net_src comp="28" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="30" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="32" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="30" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="601"><net_src comp="32" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="605"><net_src comp="566" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="584" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="622"><net_src comp="28" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="30" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="32" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="630"><net_src comp="54" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="616" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="56" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="616" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="60" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="625" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="28" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="30" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="32" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="661"><net_src comp="651" pin="4"/><net_sink comp="76" pin=2"/></net>

<net id="668"><net_src comp="28" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="30" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="670"><net_src comp="32" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="676"><net_src comp="54" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="662" pin="4"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="56" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="58" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="662" pin="4"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="60" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="671" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="28" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="691" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="30" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="32" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="707"><net_src comp="697" pin="4"/><net_sink comp="83" pin=2"/></net>

<net id="712"><net_src comp="256" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="260" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="714"><net_src comp="708" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="719"><net_src comp="256" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="264" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="721"><net_src comp="715" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="726"><net_src comp="268" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="260" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="728"><net_src comp="722" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="733"><net_src comp="268" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="264" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="729" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="740"><net_src comp="272" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="276" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="736" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="747"><net_src comp="272" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="280" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="743" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="754"><net_src comp="284" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="276" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="756"><net_src comp="750" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="761"><net_src comp="284" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="280" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="763"><net_src comp="757" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="768"><net_src comp="370" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="764" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="774"><net_src comp="374" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="770" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="780"><net_src comp="378" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="382" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="776" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="787"><net_src comp="386" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="382" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="789"><net_src comp="783" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="794"><net_src comp="390" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="790" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="800"><net_src comp="394" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="796" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="806"><net_src comp="398" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="402" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="808"><net_src comp="802" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="813"><net_src comp="406" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="398" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="815"><net_src comp="809" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="821"><net_src comp="486" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="482" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="34" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="824"><net_src comp="816" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="830"><net_src comp="490" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="494" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="34" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="833"><net_src comp="825" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="839"><net_src comp="502" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="498" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="34" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="842"><net_src comp="834" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="848"><net_src comp="506" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="510" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="34" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="851"><net_src comp="843" pin="3"/><net_sink comp="541" pin=1"/></net>

<net id="857"><net_src comp="550" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="554" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="34" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="860"><net_src comp="852" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="866"><net_src comp="558" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="562" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="34" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="869"><net_src comp="861" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="875"><net_src comp="558" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="562" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="34" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="878"><net_src comp="870" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="884"><net_src comp="554" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="550" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="886"><net_src comp="34" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="887"><net_src comp="879" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="892"><net_src comp="602" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="602" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="606" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="606" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="610" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="610" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="888" pin="2"/><net_sink comp="900" pin=2"/></net>

<net id="908"><net_src comp="900" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="914"><net_src comp="613" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="613" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="916"><net_src comp="894" pin="2"/><net_sink comp="909" pin=2"/></net>

<net id="917"><net_src comp="909" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="921"><net_src comp="90" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="97" pin=8"/></net>

<net id="926"><net_src comp="115" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="122" pin=8"/></net>

<net id="931"><net_src comp="140" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="936"><net_src comp="148" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="122" pin=5"/></net>

<net id="941"><net_src comp="156" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="946"><net_src comp="164" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="951"><net_src comp="172" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="956"><net_src comp="180" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="961"><net_src comp="122" pin="15"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="966"><net_src comp="256" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="972"><net_src comp="260" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="978"><net_src comp="264" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="981"><net_src comp="975" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="982"><net_src comp="975" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="986"><net_src comp="268" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="992"><net_src comp="122" pin="7"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="997"><net_src comp="272" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1003"><net_src comp="276" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1009"><net_src comp="280" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1012"><net_src comp="1006" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1013"><net_src comp="1006" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1017"><net_src comp="284" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1023"><net_src comp="370" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1028"><net_src comp="374" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1033"><net_src comp="378" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1038"><net_src comp="382" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1044"><net_src comp="386" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1049"><net_src comp="390" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1054"><net_src comp="394" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1059"><net_src comp="398" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1065"><net_src comp="402" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1070"><net_src comp="406" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1075"><net_src comp="575" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1080"><net_src comp="593" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1085"><net_src comp="602" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1091"><net_src comp="606" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1097"><net_src comp="610" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1103"><net_src comp="613" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1109"><net_src comp="888" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1114"><net_src comp="894" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="909" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reward1 | {18 }
	Port: reward2 | {18 }
 - Input state : 
	Port: qemulator : action1 | {1 }
	Port: qemulator : action2 | {1 }
	Port: qemulator : cos_hw | {1 2 }
	Port: qemulator : sin_hw | {1 2 }
  - Chain level:
	State 1
		zext_ln587 : 1
		cos_hw_addr : 2
		u1_V : 3
		sin_hw_addr : 2
		sin_hw_load : 3
		ret_V : 1
		zext_ln587_1 : 2
		cos_hw_addr_1 : 3
		r_V : 4
		sin_hw_addr_1 : 3
		r_V_1 : 4
		zext_ln587_2 : 1
		cos_hw_addr_2 : 2
		u2_V : 3
		sin_hw_addr_2 : 2
		sin_hw_load_2 : 3
		ret_V_1 : 1
		zext_ln587_3 : 2
		cos_hw_addr_3 : 3
		r_V_2 : 4
		sin_hw_addr_3 : 3
		r_V_3 : 4
	State 2
		sext_ln1319 : 1
		sext_ln1319_1 : 1
		mul_ln1316 : 2
		sext_ln1319_2 : 1
		mul_ln1316_1 : 2
		sext_ln1319_3 : 1
		mul_ln1316_2 : 2
		mul_ln1316_3 : 2
		sext_ln1319_4 : 1
		sext_ln1319_5 : 1
		mul_ln1316_4 : 2
		sext_ln1319_6 : 1
		mul_ln1316_5 : 2
		sext_ln1319_7 : 1
		mul_ln1316_6 : 2
		mul_ln1316_7 : 2
	State 3
	State 4
	State 5
		u1_V_7 : 1
		u1_V_8 : 1
		u1_V_9 : 1
		u1_V_10 : 1
		u2_V_2 : 1
		u2_V_3 : 1
		u2_V_4 : 1
		u2_V_5 : 1
		sext_ln1319_8 : 2
		mul_ln1316_8 : 3
		sext_ln1319_9 : 2
		mul_ln1316_9 : 3
		sext_ln1319_10 : 2
		sext_ln1319_11 : 1
		mul_ln1316_10 : 3
		sext_ln1319_12 : 2
		mul_ln1316_11 : 3
		sext_ln1319_13 : 2
		mul_ln1316_12 : 3
		sext_ln1319_14 : 2
		mul_ln1316_13 : 3
		sext_ln1319_15 : 1
		sext_ln1319_16 : 2
		mul_ln1316_14 : 3
		sext_ln1319_17 : 2
		mul_ln1316_15 : 3
	State 6
	State 7
	State 8
		st_gate_V : 1
		st_gate_V_8 : 1
		st_gate_V_9 : 1
		st_gate_V_10 : 1
		st_gate_V_11 : 1
		st_gate_V_12 : 1
		st_gate_V_13 : 1
		st_gate_V_14 : 1
		sext_ln859 : 2
		sext_ln859_1 : 2
		ret_V_2 : 3
		sext_ln1316 : 4
		mul_ln1316_16 : 5
		sext_ln859_2 : 2
		sext_ln859_3 : 2
		ret_V_3 : 3
		sext_ln1316_1 : 4
		mul_ln1316_17 : 5
		sext_ln859_4 : 2
		sext_ln859_5 : 2
		ret_V_4 : 3
		sext_ln1316_2 : 4
		mul_ln1316_18 : 5
		sext_ln859_6 : 2
		sext_ln859_7 : 2
		ret_V_5 : 3
		sext_ln1316_3 : 4
		mul_ln1316_19 : 5
	State 9
	State 10
	State 11
		quantum_state_V : 1
		quantum_state_V_1 : 1
		quantum_state_V_2 : 1
		quantum_state_V_3 : 1
		sext_ln1393 : 2
		sext_ln1393_1 : 2
		ret_V_6 : 3
		sext_ln1316_4 : 4
		mul_ln1316_20 : 5
		sext_ln1394 : 2
		sext_ln1394_1 : 2
		ret_V_7 : 3
		sext_ln1316_5 : 4
		mul_ln1316_21 : 5
		ret_V_8 : 3
		sext_ln1316_6 : 4
		mul_ln1316_22 : 5
		ret_V_9 : 3
		sext_ln1316_7 : 4
		mul_ln1316_23 : 5
	State 12
	State 13
	State 14
		output_state_V : 1
		output_state_V_4 : 1
		output_state_V_5 : 1
		output_state_V_6 : 1
		sext_ln1319_18 : 2
		mul_ln859 : 3
		sext_ln1319_20 : 2
		mul_ln859_1 : 3
	State 15
		mul_ln1393 : 1
		mul_ln1393_1 : 1
	State 16
	State 17
		ret_V_10 : 1
		ret_V_11 : 1
	State 18
		tmp_2 : 1
		shl_ln : 2
		shl_ln1319_1 : 2
		sext_ln1319_22 : 3
		r_V_14 : 4
		trunc_ln : 5
		write_ln75 : 6
		tmp_4 : 1
		shl_ln1319_2 : 2
		shl_ln1319_3 : 2
		sext_ln1319_23 : 3
		r_V_15 : 4
		trunc_ln864_1 : 5
		write_ln76 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    add   |       r_V_14_fu_645      |    0    |    0    |    37   |
|          |       r_V_15_fu_691      |    0    |    0    |    37   |
|----------|--------------------------|---------|---------|---------|
|    sub   |       u1_V_6_fu_288      |    0    |    0    |    23   |
|          |       u2_V_1_fu_329      |    0    |    0    |    23   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_708        |    1    |    0    |    0    |
|          |        grp_fu_715        |    1    |    0    |    0    |
|          |        grp_fu_722        |    1    |    0    |    0    |
|          |        grp_fu_729        |    1    |    0    |    0    |
|          |        grp_fu_736        |    1    |    0    |    0    |
|          |        grp_fu_743        |    1    |    0    |    0    |
|          |        grp_fu_750        |    1    |    0    |    0    |
|          |        grp_fu_757        |    1    |    0    |    0    |
|    mul   |        grp_fu_764        |    1    |    0    |    0    |
|          |        grp_fu_770        |    1    |    0    |    0    |
|          |        grp_fu_776        |    1    |    0    |    0    |
|          |        grp_fu_783        |    1    |    0    |    0    |
|          |        grp_fu_790        |    1    |    0    |    0    |
|          |        grp_fu_796        |    1    |    0    |    0    |
|          |        grp_fu_802        |    1    |    0    |    0    |
|          |        grp_fu_809        |    1    |    0    |    0    |
|          |        grp_fu_888        |    1    |    0    |    0    |
|          |        grp_fu_894        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_816        |    1    |    0    |    0    |
|  addmul  |        grp_fu_834        |    1    |    0    |    0    |
|          |        grp_fu_852        |    1    |    0    |    0    |
|          |        grp_fu_870        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_825        |    1    |    0    |    0    |
|  submul  |        grp_fu_843        |    1    |    0    |    0    |
|          |        grp_fu_861        |    1    |    0    |    0    |
|          |        grp_fu_879        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  muladd  |        grp_fu_900        |    1    |    0    |    0    |
|          |        grp_fu_909        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   |  action2_read_read_fu_64 |    0    |    0    |    0    |
|          |  action1_read_read_fu_70 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |  write_ln75_write_fu_76  |    0    |    0    |    0    |
|          |  write_ln76_write_fu_83  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        a1_V_fu_188       |    0    |    0    |    0    |
|          |        a2_V_fu_198       |    0    |    0    |    0    |
|          |       u1_V_7_fu_293      |    0    |    0    |    0    |
|          |       u1_V_8_fu_302      |    0    |    0    |    0    |
|          |       u1_V_9_fu_311      |    0    |    0    |    0    |
|          |      u1_V_10_fu_320      |    0    |    0    |    0    |
|          |       u2_V_2_fu_334      |    0    |    0    |    0    |
|          |       u2_V_3_fu_343      |    0    |    0    |    0    |
|          |       u2_V_4_fu_352      |    0    |    0    |    0    |
|          |       u2_V_5_fu_361      |    0    |    0    |    0    |
|          |     st_gate_V_fu_410     |    0    |    0    |    0    |
|          |    st_gate_V_8_fu_419    |    0    |    0    |    0    |
|          |    st_gate_V_9_fu_428    |    0    |    0    |    0    |
|          |    st_gate_V_10_fu_437   |    0    |    0    |    0    |
|partselect|    st_gate_V_11_fu_446   |    0    |    0    |    0    |
|          |    st_gate_V_12_fu_455   |    0    |    0    |    0    |
|          |    st_gate_V_13_fu_464   |    0    |    0    |    0    |
|          |    st_gate_V_14_fu_473   |    0    |    0    |    0    |
|          |  quantum_state_V_fu_514  |    0    |    0    |    0    |
|          | quantum_state_V_1_fu_523 |    0    |    0    |    0    |
|          | quantum_state_V_2_fu_532 |    0    |    0    |    0    |
|          | quantum_state_V_3_fu_541 |    0    |    0    |    0    |
|          |   output_state_V_fu_566  |    0    |    0    |    0    |
|          |  output_state_V_4_fu_575 |    0    |    0    |    0    |
|          |  output_state_V_5_fu_584 |    0    |    0    |    0    |
|          |  output_state_V_6_fu_593 |    0    |    0    |    0    |
|          |       tmp_2_fu_616       |    0    |    0    |    0    |
|          |      trunc_ln_fu_651     |    0    |    0    |    0    |
|          |       tmp_4_fu_662       |    0    |    0    |    0    |
|          |   trunc_ln864_1_fu_697   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln587_fu_208    |    0    |    0    |    0    |
|   zext   |    zext_ln587_1_fu_226   |    0    |    0    |    0    |
|          |    zext_ln587_2_fu_232   |    0    |    0    |    0    |
|          |    zext_ln587_3_fu_250   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln1540_fu_214   |    0    |    0    |    0    |
|          |   trunc_ln1540_1_fu_238  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       ret_V_fu_218       |    0    |    0    |    0    |
|          |      ret_V_1_fu_242      |    0    |    0    |    0    |
|bitconcatenate|       shl_ln_fu_625      |    0    |    0    |    0    |
|          |    shl_ln1319_1_fu_633   |    0    |    0    |    0    |
|          |    shl_ln1319_2_fu_671   |    0    |    0    |    0    |
|          |    shl_ln1319_3_fu_679   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1319_fu_256    |    0    |    0    |    0    |
|          |   sext_ln1319_1_fu_260   |    0    |    0    |    0    |
|          |   sext_ln1319_2_fu_264   |    0    |    0    |    0    |
|          |   sext_ln1319_3_fu_268   |    0    |    0    |    0    |
|          |   sext_ln1319_4_fu_272   |    0    |    0    |    0    |
|          |   sext_ln1319_5_fu_276   |    0    |    0    |    0    |
|          |   sext_ln1319_6_fu_280   |    0    |    0    |    0    |
|          |   sext_ln1319_7_fu_284   |    0    |    0    |    0    |
|          |   sext_ln1319_8_fu_370   |    0    |    0    |    0    |
|          |   sext_ln1319_9_fu_374   |    0    |    0    |    0    |
|          |   sext_ln1319_10_fu_378  |    0    |    0    |    0    |
|          |   sext_ln1319_11_fu_382  |    0    |    0    |    0    |
|          |   sext_ln1319_12_fu_386  |    0    |    0    |    0    |
|          |   sext_ln1319_13_fu_390  |    0    |    0    |    0    |
|          |   sext_ln1319_14_fu_394  |    0    |    0    |    0    |
|          |   sext_ln1319_15_fu_398  |    0    |    0    |    0    |
|          |   sext_ln1319_16_fu_402  |    0    |    0    |    0    |
|   sext   |   sext_ln1319_17_fu_406  |    0    |    0    |    0    |
|          |     sext_ln859_fu_482    |    0    |    0    |    0    |
|          |    sext_ln859_1_fu_486   |    0    |    0    |    0    |
|          |    sext_ln859_2_fu_490   |    0    |    0    |    0    |
|          |    sext_ln859_3_fu_494   |    0    |    0    |    0    |
|          |    sext_ln859_4_fu_498   |    0    |    0    |    0    |
|          |    sext_ln859_5_fu_502   |    0    |    0    |    0    |
|          |    sext_ln859_6_fu_506   |    0    |    0    |    0    |
|          |    sext_ln859_7_fu_510   |    0    |    0    |    0    |
|          |    sext_ln1393_fu_550    |    0    |    0    |    0    |
|          |   sext_ln1393_1_fu_554   |    0    |    0    |    0    |
|          |    sext_ln1394_fu_558    |    0    |    0    |    0    |
|          |   sext_ln1394_1_fu_562   |    0    |    0    |    0    |
|          |   sext_ln1319_18_fu_602  |    0    |    0    |    0    |
|          |   sext_ln1319_20_fu_606  |    0    |    0    |    0    |
|          |   sext_ln1319_19_fu_610  |    0    |    0    |    0    |
|          |   sext_ln1319_21_fu_613  |    0    |    0    |    0    |
|          |   sext_ln1319_22_fu_641  |    0    |    0    |    0    |
|          |   sext_ln1319_23_fu_687  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    28   |    0    |   120   |
|----------|--------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|cos_hw|    0   |   64   |    4   |
|sin_hw|    0   |   64   |    4   |
+------+--------+--------+--------+
| Total|    0   |   128  |    8   |
+------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  cos_hw_addr_1_reg_928  |    4   |
|  cos_hw_addr_2_reg_938  |    4   |
|  cos_hw_addr_3_reg_948  |    4   |
|   cos_hw_addr_reg_918   |    4   |
|   mul_ln859_1_reg_1111  |   30   |
|    mul_ln859_reg_1106   |   30   |
|output_state_V_4_reg_1072|   16   |
|output_state_V_6_reg_1077|   16   |
| sext_ln1319_10_reg_1030 |   30   |
| sext_ln1319_11_reg_1035 |   30   |
| sext_ln1319_12_reg_1041 |   30   |
| sext_ln1319_13_reg_1046 |   30   |
| sext_ln1319_14_reg_1051 |   30   |
| sext_ln1319_15_reg_1056 |   30   |
| sext_ln1319_16_reg_1062 |   30   |
| sext_ln1319_17_reg_1067 |   30   |
| sext_ln1319_18_reg_1082 |   30   |
| sext_ln1319_19_reg_1094 |   30   |
|  sext_ln1319_1_reg_969  |   30   |
| sext_ln1319_20_reg_1088 |   30   |
| sext_ln1319_21_reg_1100 |   30   |
|  sext_ln1319_2_reg_975  |   30   |
|  sext_ln1319_3_reg_983  |   30   |
|  sext_ln1319_4_reg_994  |   30   |
|  sext_ln1319_5_reg_1000 |   30   |
|  sext_ln1319_6_reg_1006 |   30   |
|  sext_ln1319_7_reg_1014 |   30   |
|  sext_ln1319_8_reg_1020 |   30   |
|  sext_ln1319_9_reg_1025 |   30   |
|   sext_ln1319_reg_963   |   30   |
|  sin_hw_addr_1_reg_933  |    4   |
|  sin_hw_addr_2_reg_943  |    4   |
|  sin_hw_addr_3_reg_953  |    4   |
|   sin_hw_addr_reg_923   |    4   |
|  sin_hw_load_2_reg_989  |   16   |
|   sin_hw_load_reg_958   |   16   |
+-------------------------+--------+
|          Total          |   816  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_97 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_97 |  p8  |   2  |   4  |    8   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_122 |  p5  |   2  |  16  |   32   ||    9    |
| grp_access_fu_122 |  p8  |   2  |   4  |    8   ||    9    |
|     grp_fu_708    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_708    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_715    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_715    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_722    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_722    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_729    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_729    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_736    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_736    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_743    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_743    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_750    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_750    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_757    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_757    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_764    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_770    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_776    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_776    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_783    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_783    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_790    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_796    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_802    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_802    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_809    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_809    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_888    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_888    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_894    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_894    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_900    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_900    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_909    |  p0  |   3  |  16  |   48   ||    14   |
|     grp_fu_909    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1280  || 70.1106 ||   406   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   28   |    -   |    0   |   120  |
|   Memory  |    0   |    -   |    -   |   128  |    8   |
|Multiplexer|    -   |    -   |   70   |    -   |   406  |
|  Register |    -   |    -   |    -   |   816  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   28   |   70   |   944  |   534  |
+-----------+--------+--------+--------+--------+--------+
