{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527712836964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527712836973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 17:40:36 2018 " "Processing started: Wed May 30 17:40:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527712836973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712836973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712836973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527712837756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527712837756 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(55) " "Verilog HDL warning at Registers.v(55): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527712855519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "CPU/Imm_Generator.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855539 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(267) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(267): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 267 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527712855543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(395) " "Verilog HDL warning at Datapath_UNI.v(395): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527712855543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(473) " "Verilog HDL warning at Datapath_UNI.v(473): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 473 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527712855543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(508) " "Verilog HDL warning at Datapath_UNI.v(508): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 508 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527712855543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl_transf.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl_transf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_transf " "Found entity 1: ctrl_transf" {  } { { "CPU/Ctrl_Transf.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Ctrl_Transf.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control_UNI.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855560 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(82) " "Verilog HDL warning at Control.v(82): extended using \"x\" or \"z\"" {  } { { "CPU/Control.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527712855565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CPU/Control.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_pipem.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_pipem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_PIPEM " "Found entity 1: Branch_PIPEM" {  } { { "CPU/Branch_PIPEM.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Branch_PIPEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855573 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU/ALUControl_001.v " "Can't analyze file -- file CPU/ALUControl_001.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1527712855580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527712855601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oZero Datapath_UNI.v(272) " "Verilog HDL Implicit Net warning at Datapath_UNI.v(272): created implicit net for \"oZero\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527712855601 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRDAWORD TopDE.v(780) " "Verilog HDL Implicit Net warning at TopDE.v(780): created implicit net for \"IRDAWORD\"" {  } { { "TopDE.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 780 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527712855601 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPADD ALUControl.v(28) " "Verilog HDL error at ALUControl.v(28): object \"OPADD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNBEQ ALUControl.v(31) " "Verilog HDL error at ALUControl.v(31): object \"FUNBEQ\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPBEQ ALUControl.v(32) " "Verilog HDL error at ALUControl.v(32): object \"OPBEQ\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNBNE ALUControl.v(33) " "Verilog HDL error at ALUControl.v(33): object \"FUNBNE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPBNE ALUControl.v(34) " "Verilog HDL error at ALUControl.v(34): object \"OPBNE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 34 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNBGE ALUControl.v(35) " "Verilog HDL error at ALUControl.v(35): object \"FUNBGE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPGE ALUControl.v(36) " "Verilog HDL error at ALUControl.v(36): object \"OPGE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNBGEU ALUControl.v(37) " "Verilog HDL error at ALUControl.v(37): object \"FUNBGEU\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPGEU ALUControl.v(38) " "Verilog HDL error at ALUControl.v(38): object \"OPGEU\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 38 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNBLT ALUControl.v(39) " "Verilog HDL error at ALUControl.v(39): object \"FUNBLT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 39 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPSLT ALUControl.v(40) " "Verilog HDL error at ALUControl.v(40): object \"OPSLT\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNBLTU ALUControl.v(41) " "Verilog HDL error at ALUControl.v(41): object \"FUNBLTU\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855604 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPSLTU ALUControl.v(42) " "Verilog HDL error at ALUControl.v(42): object \"OPSLTU\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPCLUI ALUControl.v(49) " "Verilog HDL error at ALUControl.v(49): object \"OPCLUI\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPLUI ALUControl.v(50) " "Verilog HDL error at ALUControl.v(50): object \"OPLUI\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNSLL ALUControl.v(55) " "Verilog HDL error at ALUControl.v(55): object \"FUNSLL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPSLL ALUControl.v(56) " "Verilog HDL error at ALUControl.v(56): object \"OPSLL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "FUNSRL ALUControl.v(57) " "Verilog HDL error at ALUControl.v(57): object \"FUNSRL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855605 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "OPSRL ALUControl.v(58) " "Verilog HDL error at ALUControl.v(58): object \"OPSRL\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "CPU/ALUControl.v" "" { Text "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1527712855605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg " "Generated suppressed messages file C:/Users/lucas/Downloads/Materias/OAC/GitHub/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855656 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527712855785 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 30 17:40:55 2018 " "Processing ended: Wed May 30 17:40:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527712855785 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527712855785 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527712855785 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527712855785 ""}
