
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Clock clk
1.076724 source latency mem_i0/clk1 v
-1.371521 target latency _144_/CLK ^
-0.005100 clock uncertainty
0.000000 CRPR
--------------
-0.299897 hold skew

