// Seed: 1072968469
module module_0 (
    output wand id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3
);
  wire id_5;
  module_2(
      id_0, id_0, id_0, id_3, id_3, id_0, id_2, id_1, id_3
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6
);
  wire id_8;
  wire id_9;
  genvar id_10;
  tri1 id_11;
  wire id_12;
  module_0(
      id_4, id_3, id_3, id_1
  );
  assign id_11 = 1;
  wire id_13;
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_10;
  assign id_1 = 1 - 1'b0;
endmodule
