# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../A5_problem1.srcs/sources_1/new/bitPattern_FSM.vhd" \
"../../../../A5_problem1.srcs/sim_1/new/bitPattern_FSM_tb.vhd" \

# Do not sort compile order
nosort
