$date
	Wed Nov 14 16:35:55 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testing $end
$var wire 1 ! B2 $end
$var wire 1 " B1 $end
$var reg 1 # I $end
$var reg 1 $ S $end
$var reg 1 % clk $end
$scope module ej1 $end
$var wire 1 # I $end
$var wire 1 $ S $end
$var wire 1 % clk $end
$var wire 1 & conn5 $end
$var wire 1 ' conn8 $end
$var wire 1 ( conn7 $end
$var wire 1 ) conn6 $end
$var wire 1 * conn4 $end
$var wire 1 + conn3 $end
$var wire 1 , conn2 $end
$var wire 1 - conn1 $end
$var wire 1 . Q1 $end
$var wire 1 / D $end
$var wire 1 ! B2 $end
$var wire 1 " B1 $end
$scope module my_ff $end
$var wire 1 0 clk $end
$var wire 1 - data $end
$var wire 1 1 reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
x0
1/
0.
1-
1,
0+
1*
1)
0(
1'
1&
x%
0$
1#
0"
0!
$end
#1000
1"
1!
0&
0)
1.
10
0%
#2000
00
1%
#3000
10
0%
#4000
00
1%
#5000
10
0%
#6000
0!
1/
0-
1)
1+
0'
1$
00
1%
#7000
0/
1-
0.
10
0%
#8000
0"
1/
1&
0+
1'
0$
00
1%
#9000
1"
1!
0&
0)
1.
10
0%
#10000
0/
1+
0*
1(
0#
00
1%
#11000
10
0%
#12000
00
1%
#15000
