Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/smiljanic997/intelFPGA_lite/18.0/urs_1/urs_1.qsys --block-symbol-file --output-directory=/home/smiljanic997/intelFPGA_lite/18.0/urs_1/urs_1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading urs_1/urs_1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding pio_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: urs_1.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: urs_1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: urs_1.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: urs_1.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/smiljanic997/intelFPGA_lite/18.0/urs_1/urs_1.qsys --synthesis=VHDL --output-directory=/home/smiljanic997/intelFPGA_lite/18.0/urs_1/urs_1/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading urs_1/urs_1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding pio_0 [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: urs_1.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: urs_1.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: urs_1.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: urs_1.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: urs_1: Generating urs_1 "urs_1" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave pio_0.s1 because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "urs_1" instantiated altera_hps "hps_0"
Info: pio_0: Starting RTL generation for module 'urs_1_pio_0'
Info: pio_0:   Generation command is [exec /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/smiljanic997/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=urs_1_pio_0 --dir=/tmp/alt8355_922023521691539799.dir/0018_pio_0_gen/ --quartus_dir=/home/smiljanic997/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8355_922023521691539799.dir/0018_pio_0_gen//urs_1_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'urs_1_pio_0'
Info: pio_0: "urs_1" instantiated altera_avalon_pio "pio_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "urs_1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "urs_1" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: pio_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pio_0_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: pio_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pio_0_s1_agent"
Info: pio_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pio_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: pio_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pio_0_s1_burst_adapter"
Info: Reusing file /home/smiljanic997/intelFPGA_lite/18.0/urs_1/urs_1/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/smiljanic997/intelFPGA_lite/18.0/urs_1/urs_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: urs_1: Done "urs_1" with 21 modules, 76 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
