{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "7e9fbb79",
   "metadata": {},
   "source": [
    "https://itsembedded.com/dhd/vivado_sim_1/ Vivado Simulator scripted flow Part 1: Basic CLI usage\n",
    "Using vivado.\n",
    "\n",
    "\n",
    "Lean to verilog? Lean as a cocotb callback?\n",
    "Glue via python coctb?\n",
    "\n",
    "See also\n",
    "- 2025/3 Hardware\n",
    "- verilog_td4\n",
    "\n",
    "\n",
    "https://github.com/mb-sat/ulx3s-longwave-sdr FPGA Stream Software Defined Radio https://codeberg.org/Mecrisp/ulx3s-longwave-sdr\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "https://www2.imm.dtu.dk/pubdb/edoc/imm855.pdf Asynchronous Circuit Design A Tutorial. Jens Spars√∏\n",
    "https://dl.acm.org/doi/pdf/10.1145/63526.63532  MICROPIPELINES - IVAN E. SUTHERLAND \n",
    "\n",
    "Analog stuff in circuits.ipynb verilog-a \n",
    "\n",
    "https://journal.hep.com.cn/fcs/EN/10.1007/s11704-024-40127-0  PyABV: a framework for enhancing PyRTL with assertion-based verification\n",
    "\n",
    "https://kastner.ucsd.edu/hlsbook/ Parallel Programming for FPGAs\n",
    "https://pp4fpgas.readthedocs.io/en/latest/ labs\n",
    "\n",
    "HLS\n",
    "\n",
    "HDL tookit matlab\n",
    "\n",
    "\n",
    "Call verilator as a single shot? We could call simulator with input vector and parse output vector. This is kind of what Silviu was saying. Just print your output and compare. For analyzing a hypothetical sound processing or video, this is much easier.\n",
    "\n",
    "Discrete events systems. https://en.wikipedia.org/wiki/Discrete-event_dynamic_system  https://en.wikipedia.org/wiki/Discrete-event_simulation Simulators systems \n",
    "\n",
    "https://www.cs.princeton.edu/~ad4048/pdfs/formal-verification-of-hardware-using-mlir.pdf\n",
    "\n",
    "\n",
    "https://github.com/CTSRD-CHERI/TestRIG https://riscv.org/blog/2025/02/testrig-randomized-testing-of-risc-v-cpus/\n",
    "randomized testing\n",
    "\n",
    "\n",
    "https://www.cs.cornell.edu/projects/secverilog/ infromation flow in verilog?\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "027d192b",
   "metadata": {},
   "source": [
    "# Riscv-formal\n",
    "\n",
    "cores/nerv\n",
    "make -j check\n",
    "But with tools on path.\n",
    "\n",
    "\n",
    "checks/generate.py\n",
    "rvfi_macros.py\n",
    "a custom config file?\n",
    "\n",
    "\n",
    "https://yosyshq.readthedocs.io/projects/yosys/en/0.33/cmd/write_smt2.html\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "83fb5950",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/test.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/test.v\n",
    "\n",
    "module test(input clk, output reg [3:0] y);\n",
    "        always @(posedge clk)\n",
    "        y <= (y << 1) | ^y;\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "1cf9b12a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/test.tpl\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/test.tpl\n",
    "; we need QF_UFBV for this proof\n",
    "(set-logic QF_UFBV)\n",
    "\n",
    "; insert the auto-generated code here\n",
    "%%\n",
    "\n",
    "; declare two state variables s1 and s2\n",
    "(declare-fun s1 () test_s)\n",
    "(declare-fun s2 () test_s)\n",
    "\n",
    "; state s2 is the successor of state s1\n",
    "(assert (test_t s1 s2))\n",
    "\n",
    "; we are looking for a model with y non-zero in s1\n",
    "(assert (distinct (|test_n y| s1) #b0000))\n",
    "\n",
    "; we are looking for a model with y zero in s2\n",
    "(assert (= (|test_n y| s2) #b0000))\n",
    "\n",
    "; is there such a model?\n",
    "(check-sat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "0e8e1048",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.56+152 (git sha1 b0d709f6c, clang++ 18.1.8 -fPIC -O3)\n",
      "\n",
      "-- Running command `read_verilog /tmp/test.v;          hierarchy -check; proc; opt; check -assert;          write_smt2 -bv -tpl /tmp/test.tpl /tmp/test.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/test.v\n",
      "Parsing Verilog input from `/tmp/test.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\test'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\test.$proc$/tmp/test.v:3$1'.\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\test.\\y' using process `\\test.$proc$/tmp/test.v:3$1'.\n",
      "  created $dff cell `$procdff$5' with positive edge clock.\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `test.$proc$/tmp/test.v:3$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\test'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\test..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\test.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\test'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\test..\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "\n",
      "4.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\test..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\test.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\test'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\test..\n",
      "\n",
      "4.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "\n",
      "4.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module test...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "6. Executing SMT2 backend.\n",
      "\n",
      "6.1. Executing BMUXMAP pass.\n",
      "\n",
      "6.2. Executing DEMUXMAP pass.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Creating SMT-LIBv2 representation of module test.\n",
      "\n",
      "Warnings: 1 unique messages, 1 total\n",
      "End of script. Logfile hash: ea8fbe3cb8, CPU: user 0.00s system 0.01s, MEM: 14.35 MB peak\n",
      "Yosys 0.56+152 (git sha1 b0d709f6c, clang++ 18.1.8 -fPIC -O3)\n",
      "Time spent: 36% 4x opt_expr (0 sec), 11% 2x opt_clean (0 sec), ...\n",
      "; we need QF_UFBV for this proof\n",
      "(set-logic QF_UFBV)\n",
      "\n",
      "; insert the auto-generated code here\n",
      "; SMT-LIBv2 description generated by Yosys 0.56+152 (git sha1 b0d709f6c, clang++ 18.1.8 -fPIC -O3)\n",
      "; yosys-smt2-module test\n",
      "(declare-sort |test_s| 0)\n",
      "(declare-fun |test_is| (|test_s|) Bool)\n",
      "(declare-fun |test#0| (|test_s|) Bool) ; \\clk\n",
      "; yosys-smt2-input clk 1\n",
      "; yosys-smt2-clock clk posedge\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"posedge\", \"width\": 1}\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"input\", \"width\": 1}\n",
      "(define-fun |test_n clk| ((state |test_s|)) Bool (|test#0| state))\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\y\"], \"smtname\": 1, \"smtoffset\": 0, \"type\": \"reg\", \"width\": 4}\n",
      "(declare-fun |test#1| (|test_s|) (_ BitVec 4)) ; \\y\n",
      "; yosys-smt2-output y 4\n",
      "; yosys-smt2-register y 4\n",
      "(define-fun |test_n y| ((state |test_s|)) (_ BitVec 4) (|test#1| state))\n",
      "(define-fun |test#2| ((state |test_s|)) Bool (xor  (= ((_ extract 0 0) (|test#1| state)) #b1) (= ((_ extract 1 1) (|test#1| state)) #b1) (= ((_ extract 2 2) (|test#1| state)) #b1) (= ((_ extract 3 3) (|test#1| state)) #b1))) ; $reduce_xor$/tmp/test.v:4$3_Y\n",
      "(define-fun |test#3| ((state |test_s|)) (_ BitVec 4) (bvor (concat ((_ extract 2 0) (|test#1| state)) #b0) (concat #b000 (ite (|test#2| state) #b1 #b0)))) ; $0\\y[3:0]\n",
      "(define-fun |test_a| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_u| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_i| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_h| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_t| ((state |test_s|) (next_state |test_s|)) Bool \n",
      "  (= (|test#3| state) (|test#1| next_state)) ; $procdff$5 \\y\n",
      ") ; end of module test\n",
      "; yosys-smt2-topmod test\n",
      "; end of yosys output\n",
      "\n",
      "; declare two state variables s1 and s2\n",
      "(declare-fun s1 () test_s)\n",
      "(declare-fun s2 () test_s)\n",
      "\n",
      "; state s2 is the successor of state s1\n",
      "(assert (test_t s1 s2))\n",
      "\n",
      "; we are looking for a model with y non-zero in s1\n",
      "(assert (distinct (|test_n y| s1) #b0000))\n",
      "\n",
      "; we are looking for a model with y zero in s2\n",
      "(assert (= (|test_n y| s2) #b0000))\n",
      "\n",
      "; is there such a model?\n",
      "(check-sat)\n"
     ]
    }
   ],
   "source": [
    "! ~/Downloads/oss-cad-suite/oss-cad-suite/bin/yosys -p \"read_verilog /tmp/test.v; \\\n",
    "        hierarchy -check; proc; opt; check -assert; \\\n",
    "        write_smt2 -bv -tpl /tmp/test.tpl /tmp/test.smt2\" && cat /tmp/test.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "36ce8035",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "; SMT-LIBv2 description generated by Yosys 0.50 (git sha1 b5170e139, ccache clang 18.1.3 -O3 -flto -flto)\n",
      "; yosys-smt2-module test\n",
      "(declare-sort |test_s| 0)\n",
      "(declare-fun |test_is| (|test_s|) Bool)\n",
      "(declare-fun |test#0| (|test_s|) Bool) ; \\clk\n",
      "; yosys-smt2-input clk 1\n",
      "; yosys-smt2-clock clk posedge\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"posedge\", \"width\": 1}\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"input\", \"width\": 1}\n",
      "(define-fun |test_n clk| ((state |test_s|)) Bool (|test#0| state))\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\y\"], \"smtname\": 1, \"smtoffset\": 0, \"type\": \"reg\", \"width\": 4}\n",
      "(declare-fun |test#1| (|test_s|) (_ BitVec 4)) ; \\y\n",
      "; yosys-smt2-output y 4\n",
      "; yosys-smt2-register y 4\n",
      "(define-fun |test_n y| ((state |test_s|)) (_ BitVec 4) (|test#1| state))\n",
      "(define-fun |test#2| ((state |test_s|)) Bool (xor  (= ((_ extract 0 0) (|test#1| state)) #b1) (= ((_ extract 1 1) (|test#1| state)) #b1) (= ((_ extract 2 2) (|test#1| state)) #b1) (= ((_ extract 3 3) (|test#1| state)) #b1))) ; $reduce_xor$test.v:4$3_Y\n",
      "(define-fun |test#3| ((state |test_s|)) (_ BitVec 4) (bvor (concat ((_ extract 2 0) (|test#1| state)) #b0) (concat #b000 (ite (|test#2| state) #b1 #b0)))) ; $0\\y[3:0]\n",
      "(define-fun |test_a| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_u| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_i| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_h| ((state |test_s|)) Bool true)\n",
      "(define-fun |test_t| ((state |test_s|) (next_state |test_s|)) Bool \n",
      "  (= (|test#3| state) (|test#1| next_state)) ; $procdff$5 \\y\n",
      ") ; end of module test\n",
      "; yosys-smt2-topmod test\n",
      "; end of yosys output\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import subprocess\n",
    "import shutil\n",
    "def read_yosys_relational(filepath):\n",
    "    filename = os.path.split(filepath)[-1]\n",
    "    filepath1 = os.path.join(\"/tmp\", filename)\n",
    "    if filepath1 != filepath:\n",
    "        shutil.copy(filepath, filepath1)\n",
    "    outfile = \"kdrag_verilog.smt2\"\n",
    "    yosys_command = f\"read_verilog {filename}; \\\n",
    "        hierarchy -check; proc; opt; check -assert; \\\n",
    "        write_smt2 -bv {outfile}\"\n",
    "    res = subprocess.run(\n",
    "        [\"yowasp-yosys\", \"-p\", yosys_command], cwd=\"/tmp\", capture_output=True\n",
    "    )\n",
    "    if res.returncode != 0:\n",
    "        raise Exception(\"Yosys error:\", res.stderr.decode())\n",
    "        \n",
    "    return open(os.path.join(\"/tmp\", outfile), \"r\").read()\n",
    "print(read_yosys_relational(\"/tmp/test.v\"))\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "22eb6729",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "&#8870;ForAll([s1, s2],\n",
       "       Implies(And(|test_t|(s1, s2), |test_n y|(s1) != 0),\n",
       "               |test_n y|(s2) != 0))"
      ],
      "text/plain": [
       "|= ForAll([s1, s2],\n",
       "       Implies(And(|test_t|(s1, s2), |test_n y|(s1) != 0),\n",
       "               |test_n y|(s2) != 0))"
      ]
     },
     "execution_count": 73,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from dataclasses import dataclass\n",
    "from kdrag.all import *\n",
    "@dataclass\n",
    "class VerilogModule:\n",
    "    name : str\n",
    "    state_sort : smt.SortRef\n",
    "    trans : smt.FuncDeclRef\n",
    "    init : smt.FuncDeclRef\n",
    "    init_unconstr : smt.FuncDeclRef\n",
    "    asserts : smt.FuncDeclRef\n",
    "    assumes : smt.FuncDeclRef\n",
    "    wires : dict[str, smt.FuncDeclRef]\n",
    "\n",
    "    @classmethod\n",
    "    def from_file(cls, name : str, wire_names : list[str], filepath : str):\n",
    "        # https://yosyshq.readthedocs.io/projects/yosys/en/0.33/cmd/write_smt2.html\n",
    "        yosys_smt = read_yosys_relational(filepath)\n",
    "        smtlib = [yosys_smt]\n",
    "\n",
    "        state_sort = smt.DeclareSort(f\"|{name}_s|\")\n",
    "        st, next_st = smt.Consts(\"state next_state\", state_sort)\n",
    "\n",
    "        # asserts can be read out by z3.parse_smt2_string. `define-fun` are automatically unfolded in the parser\n",
    "        smtlib.append(f\"\"\"\n",
    "        (declare-const state    |{name}_s|)\n",
    "        (declare-const next_state |{name}_s|)\n",
    "        \"\"\")\n",
    "        smtlib.append(f\"\"\"\n",
    "        (assert (|{name}_is| state))\n",
    "        (assert (|{name}_i| state))\n",
    "        (assert (|{name}_t| state next_state)) ; transition relation\n",
    "        (assert (|{name}_a| state)) ; true if all assertions\n",
    "        (assert (|{name}_u| state)) ; true is all assumptions\n",
    "        \"\"\")\n",
    "        for wire in wire_names:\n",
    "            wire_name = f\"|{name}_n {wire}|\"\n",
    "            # dummy equality. Easiest way\n",
    "            smtlib.append(f\"(assert (= ({wire_name} state) ({wire_name} state)))\")\n",
    "        smt_asserts = smt.parse_smt2_string(\"\\n\".join(smtlib))\n",
    "        assert len(smt_asserts) == 5 + len(wire_names)\n",
    "        init = kd.define(f\"|{name}_is|\", [st], smt_asserts[0])\n",
    "        init_unconstr = kd.define(f\"|{name}_i|\", [st], smt_asserts[1])\n",
    "        trans = kd.define(f\"|{name}_t|\", [st, next_st], smt_asserts[2])\n",
    "        asserts = kd.define(f\"|{name}_a|\", [st], smt_asserts[3])\n",
    "        assumes = kd.define(f\"|{name}_u|\", [st], smt_asserts[4])\n",
    "        wires = {}\n",
    "\n",
    "        for wire_name, expr in zip(wire_names, smt_asserts[5:]):\n",
    "            assert smt.is_eq(expr)\n",
    "            expr = expr.arg(0)\n",
    "            wires[wire_name] = kd.define(f\"|{name}_n {wire_name}|\", [st], expr)\n",
    "        return cls(name=name, \n",
    "        state_sort=state_sort,\n",
    "        init=init,\n",
    "        init_unconstr=init_unconstr,\n",
    "        trans=trans,\n",
    "        asserts=asserts,\n",
    "        assumes=assumes,\n",
    "        wires=wires\n",
    "        )\n",
    "\n",
    "mod = VerilogModule.from_file(\"test\", [\"y\", \"clk\"], \"/tmp/test.v\")\n",
    "mod.trans.defn\n",
    "#mod.wires[0].defn\n",
    "mod.wires\n",
    "mod.trans.sexpr()\n",
    "s1,s2 = smt.Consts(\"s1 s2\", mod.state_sort)\n",
    "mod\n",
    "kd.prove(kd.QForAll([s1,s2], mod.trans(s1,s2), mod.wires[\"y\"](s1) != 0, mod.wires[\"y\"](s2) != 0), unfold=1)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eae8ccfe",
   "metadata": {},
   "source": [
    "# Cocotb\n",
    "\n",
    "UVM pyuvm https://github.com/pyuvm/pyuvm\n",
    "https://arxiv.org/abs/2407.10317  Towards Efficient Design Verification -- Constrained Random Verification using PyUVM\n",
    "cocotb. How does it work. Triggers.\n",
    "Cocotb but lean\n",
    "\n",
    "Lean cocotb? ffi out of pytho nto lean or directly make verilog libraries from lean code.\n",
    "\n",
    "Gotta get oss-cad off my path. I dunno where it is though.\n",
    "\n",
    "Ugh. I guess the makefile is the way to go. 3 files, verilog, python bench code and makefile? Sickening. I mean it makes sense. There has to be code running in inner interpreter, it needs rtl, and you gotta run it. I guess there could be 2 files + a command line program.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "a6078af7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/halfadd.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/halfadd.v\n",
    "module halfadd(\n",
    "    input a,\n",
    "    input b,\n",
    "    output sum,\n",
    "    output carry\n",
    ");\n",
    "    assign sum = a ^ b;\n",
    "    assign carry = a & b;\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "b5dacb45",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/test_my_design.py\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/test_my_design.py\n",
    "\n",
    "import cocotb\n",
    "from cocotb.triggers import FallingEdge, Timer\n",
    "\n",
    "\n",
    "async def generate_clock(dut):\n",
    "    \"\"\"Generate clock pulses.\"\"\"\n",
    "\n",
    "    for cycle in range(10):\n",
    "        dut.clk.value = 0\n",
    "        await Timer(1, units=\"ns\")\n",
    "        dut.clk.value = 1\n",
    "        await Timer(1, units=\"ns\")\n",
    "\n",
    "\n",
    "@cocotb.test()\n",
    "async def my_second_test(dut):\n",
    "    \"\"\"Try accessing the design.\"\"\"\n",
    "\n",
    "    await cocotb.start(generate_clock(dut))  # run the clock \"in the background\"\n",
    "\n",
    "    await Timer(5, units=\"ns\")  # wait a bit\n",
    "    await FallingEdge(dut.clk)  # wait for falling edge/\"negedge\"\n",
    "\n",
    "    dut._log.info(\"my_signal_1 is %s\", dut.my_signal_1.value)\n",
    "    assert dut.my_signal_2.value[0] == 0, \"my_signal_2[0] is not 0!\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a9d6e394",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/Makefile\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/Makefile\n",
    "SIM ?= icarus\n",
    "TOPLEVEL_LANG ?= verilog\n",
    "VERILOG_SOURCES += $(PWD)/halfadd.v\n",
    "TOPLEVEL = halfadd\n",
    "MODULE = test_my_design\n",
    "include $(shell cocotb-config --makefiles)/Makefile.sim"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "abf3c762",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "rm -f results.xml\n",
      "\"make\" -f Makefile results.xml\n",
      "make[1]: Entering directory '/tmp'\n",
      "rm -f results.xml\n",
      "MODULE=test_my_design TESTCASE= TOPLEVEL=halfadd TOPLEVEL_LANG=verilog \\\n",
      "         /usr/bin/vvp -M /home/philip/philzook58.github.io/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  \n",
      "     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:108  in set_program_name_in_venv        Using Python virtual environment interpreter at /home/philip/philzook58.github.io/.venv/bin/python\n",
      "     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered\n",
      "     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)\n",
      "     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.2 from /home/philip/philzook58.github.io/.venv/lib/python3.12/site-packages/cocotb\n",
      "     0.00ns INFO     cocotb                             Seeding Python random module with 1754450448\n",
      "     0.00ns INFO     cocotb.regression                  Found test test_my_design.my_second_test\n",
      "     0.00ns INFO     cocotb.regression                  \u001b[34mrunning\u001b[49m\u001b[39m my_second_test (1/1)\n",
      "                                                          Try accessing the design.\n",
      "     0.00ns \u001b[31mERROR   \u001b[49m\u001b[39m cocotb.Task 0.generate_clock       \u001b[31mException raised by this forked coroutine\u001b[49m\u001b[39m\n",
      "     0.00ns INFO     cocotb.regression                  my_second_test \u001b[31mfailed\u001b[49m\u001b[39m\n",
      "                                                        Traceback (most recent call last):\n",
      "                                                          File \"/tmp/test_my_design.py\", line 10, in generate_clock\n",
      "                                                            dut.clk.value = 0\n",
      "                                                            ^^^^^^^\n",
      "                                                          File \"/home/philip/philzook58.github.io/.venv/lib/python3.12/site-packages/cocotb/handle.py\", line 370, in __getattr__\n",
      "                                                            raise AttributeError(f\"{self._name} contains no object named {name}\")\n",
      "                                                        AttributeError: halfadd contains no object named clk\n",
      "     0.00ns INFO     cocotb.regression                  ***************************************************************************************\n",
      "                                                        ** TEST                           STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **\n",
      "                                                        ***************************************************************************************\n",
      "                                                        ** test_my_design.my_second_test  \u001b[31m FAIL \u001b[49m\u001b[39m          0.00           0.00          0.47  **\n",
      "                                                        ***************************************************************************************\n",
      "                                                        ** TESTS=1 PASS=0 FAIL=1 SKIP=0                   0.00           0.65          0.00  **\n",
      "                                                        ***************************************************************************************\n",
      "                                                        \n",
      "make[1]: Leaving directory '/tmp'\n"
     ]
    }
   ],
   "source": [
    "! cd /tmp && make"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "id": "e15dc538",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/mytest.py\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/mytest.py\n",
    "import cocotb\n",
    "from cocotb.clock import Clock\n",
    "from cocotb.triggers import RisingEdge\n",
    "from cocotb.runner import get_runner\n",
    "#from cocotb_tools.runner import get_runner\n",
    "\n",
    "@cocotb.test()\n",
    "async def dff_simple_test(dut):\n",
    "    \"\"\"Test that d propagates to q\"\"\"\n",
    "\n",
    "    print(dut)\n",
    "    print(\"HHEHEEYEY\")\n",
    "    dut._log.info(\"my_signal_1 is hohohoo\")\n",
    "    assert False, \"hey there\"\n",
    "\n",
    "def test_simple_dff_runner():\n",
    "    runner = get_runner(\"icarus\")\n",
    "    runner.build(\n",
    "        verilog_sources=[\"/tmp/halfadd.v\"],\n",
    "        hdl_toplevel=\"halfadd\",\n",
    "        always=True,\n",
    "    )\n",
    "\n",
    "    runner.test(hdl_toplevel=\"halfadd\", test_module=\"mytest\",testcase=\"dff_simple_test\")\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    test_simple_dff_runner()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "id": "0ed894fe",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/tmp/mytest.py:4: UserWarning: Python runners and associated APIs are an experimental feature and subject to change.\n",
      "  from cocotb.runner import get_runner\n",
      "INFO: Running command iverilog -o /tmp/sim_build/sim.vvp -D COCOTB_SIM=1 -s halfadd -g2012 /tmp/halfadd.v in directory /tmp/sim_build\n",
      "INFO: Running command vvp -M /home/philip/philzook58.github.io/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus /tmp/sim_build/sim.vvp in directory /tmp/sim_build\n",
      "     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:108  in set_program_name_in_venv        Using Python virtual environment interpreter at /home/philip/philzook58.github.io/.venv/bin/python\n",
      "     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered\n",
      "     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)\n",
      "     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.2 from /home/philip/philzook58.github.io/.venv/lib/python3.12/site-packages/cocotb\n",
      "     0.00ns INFO     cocotb                             Seeding Python random module with 1754450883\n",
      "/home/philip/philzook58.github.io/.venv/lib/python3.12/site-packages/_pytest/assertion/rewrite.py:184: UserWarning: Python runners and associated APIs are an experimental feature and subject to change.\n",
      "  exec(co, module.__dict__)\n",
      "     0.00ns INFO     cocotb.regression                  Found test mytest.dff_simple_test\n",
      "     0.00ns INFO     cocotb.regression                  \u001b[34mrunning\u001b[49m\u001b[39m dff_simple_test (1/1)\n",
      "                                                          Test that d propagates to q\n",
      "halfadd\n",
      "HHEHEEYEY\n",
      "     0.00ns INFO     cocotb.halfadd                     my_signal_1 is hohohoo\n",
      "1000000000.00ns INFO     cocotb.regression                  dff_simple_test \u001b[31mfailed\u001b[49m\u001b[39m\n",
      "                                                            Traceback (most recent call last):\n",
      "                                                              File \"/tmp/mytest.py\", line 14, in dff_simple_test\n",
      "                                                                assert False, \"hey there\"\n",
      "                                                            AssertionError: hey there\n",
      "                                                            assert False\n",
      "1000000000.00ns INFO     cocotb.regression                  **************************************************************************************\n",
      "                                                            ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **\n",
      "                                                            **************************************************************************************\n",
      "                                                            ** mytest.dff_simple_test        \u001b[31m FAIL \u001b[49m\u001b[39m  1000000000.00           0.00   5329484116899.62  **\n",
      "                                                            **************************************************************************************\n",
      "                                                            ** TESTS=1 PASS=0 FAIL=1 SKIP=0          1000000000.00           0.65   1528402206.66  **\n",
      "                                                            **************************************************************************************\n",
      "                                                            \n",
      "INFO: Results file: /tmp/sim_build/results.xml\n"
     ]
    }
   ],
   "source": [
    "! cd /tmp && python /tmp/mytest.py"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e5a2299d",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "25f45197",
   "metadata": {},
   "source": [
    "# Alt Verilog Binding\n",
    "\n",
    "pyverilator\n",
    "https://github.com/csail-csg/pyverilator\n",
    "https://github.com/bat52/pyverilator\n",
    "\n",
    "https://github.com/namin/bluespec-sandbox hmm.\n",
    "https://github.com/mit-plv/koika/blob/master/examples/rv/etc/rvcore.pyverilator.py hmmmm"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4a13caba",
   "metadata": {},
   "source": [
    "# Bluespec\n",
    "\n",
    "https://github.com/Cherified/Guru super kami?\n",
    "\n",
    "enable and ready wires. Similar to network / bus?\n",
    "\n",
    "\n",
    "Bluespec  https://www.cs.uoregon.edu/research/summerschool/summer18/lectures/L3-BSV_ConcurrencyAndSemantics.pdf as rewrite rules? https://types.pl/@sandmouth/114937308721349573\n",
    "\n",
    "So Augustsson worked on bluepsec at some point?\n",
    "\n",
    "https://github.com/B-Lang-org/bsc compiled release\n",
    "\n",
    "https://github.com/rsnikhil/Bluespec_BSV_Tutorial\n",
    "https://github.com/rsnikhil/ICFP2020_Bluespec_Tutorial/blob/master/ICFP2020_Bluespec_Tutorial.adoc\n",
    "https://github.com/rsnikhil/Learn_Bluespec_and_RISCV_Design\n",
    "\n",
    "\n",
    "https://dl.acm.org/doi/10.1145/3385412.3385965  The essence of Bluespec: a core language for rule-based hardware design. Koika\n",
    "\n",
    "Kami \n",
    "\n",
    "https://cas.ee.ic.ac.uk/people/ssingh/bluespec_l3l4.pdf\n",
    "\n",
    "https://yehowshuaimmanuel.com/posts/getting-started-with-bluespec/\n",
    "\n",
    "https://www.youtube.com/watch?v=ff0eDTN8ckM  OPLSS'24: Thomas Bourgeat https://www.cs.uoregon.edu/research/summerschool/summer24/lectures/Bourgeat1.pdf\n",
    "\n",
    "clash\n",
    "rachit stuff\n",
    "spinal chisel\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "ae5f625b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Usage:\n",
      "  bsc -help                                to get help\n",
      "  bsc [flags] file.bsv                     to partially compile a Bluespec file\n",
      "  bsc [flags] -verilog -g mod file.bsv     to compile a module to Verilog\n",
      "  bsc [flags] -verilog -g mod -u file.bsv  to recursively compile modules to Verilog\n",
      "  bsc [flags] -verilog -e topmodule        to link Verilog into a simulation model\n",
      "  bsc [flags] -sim -g mod file.bsv         to compile to a Bluesim object\n",
      "  bsc [flags] -sim -g mod -u file.bsv      to recursively compile to Bluesim objects\n",
      "  bsc [flags] -sim -e topmodule            to link objects into a Bluesim binary\n",
      "  bsc [flags] -systemc -e topmodule        to link objects into a SystemC model\n",
      "\n",
      "Compiler flags:\n",
      "-D macro                define a macro for the BSV or Verilog preprocessor\n",
      "-E                      run just the preprocessor, dumping result to stdout\n",
      "-I path                 include path for compiling foreign C/C++ source\n",
      "-L path                 library path for linking foreign C/C++ objects\n",
      "-Xc arg                 pass argument to the C compiler\n",
      "-Xc++ arg               pass argument to the C++ compiler\n",
      "-Xcpp arg               pass argument to the C preprocessor\n",
      "-Xl arg                 pass argument to the C/C++ linker\n",
      "-Xv arg                 pass argument to the Verilog link process\n",
      "-aggressive-conditions  construct implicit conditions aggressively\n",
      "-bdir dir               output directory for .bo and .ba files\n",
      "-check-assert           test assertions with the Assert library\n",
      "-continue-after-errors  aggressively continue compilation after an error has been detected\n",
      "-cpp                    preprocess the source with the C preprocessor\n",
      "-demote-errors list     treat a list of errors as warnings (`:' sep list of tags)\n",
      "-e module               top-level module for simulation\n",
      "-elab                   generate a .ba file after elaboration and scheduling\n",
      "-fdir dir               working directory for relative file paths during elaboration\n",
      "-g module               generate code for `module' (requires -sim or -verilog)\n",
      "-help                   generate help message\n",
      "-i dir                  override $BLUESPECDIR\n",
      "-info-dir dir           output directory for informational files\n",
      "-keep-fires             preserve CAN_FIRE and WILL_FIRE signals\n",
      "-keep-inlined-boundaries preserve inlined register and wire boundaries\n",
      "-l library              library to use when linking foreign C/C++ objects\n",
      "-lift                   lift method calls in \"if\" actions\n",
      "-o name                 name of generated executable\n",
      "-opt-undetermined-vals  aggressive optimization of undetermined values\n",
      "-p path                 directory path (`:' sep.) for source and intermediate files\n",
      "-parallel-sim-link jobs specify the # of simultaneous jobs when linking Bluesim\n",
      "-print-flags            print flag values after command-line parsing\n",
      "-promote-warnings list  treat a list of warnings as errors (`:' sep list of tags)\n",
      "-q                      same as -quiet\n",
      "-quiet                  be less talkative\n",
      "-remove-dollar          remove dollar signs from Verilog identifiers\n",
      "-remove-empty-rules     remove rules whose bodies have no actions\n",
      "-remove-false-rules     remove rules whose condition is provably false\n",
      "-remove-starved-rules   remove rules that are never fired by the generated schedule\n",
      "-remove-unused-modules  remove unconnected modules from the Verilog\n",
      "-reset-prefix name      reset name or prefix for generated modules\n",
      "-resource-off           fail on insufficient resources\n",
      "-resource-simple        reschedule on insufficient resources\n",
      "-sat-stp                use STP SMT for disjoint testing and SAT\n",
      "-sat-yices              use Yices SMT for disjoint testing and SAT\n",
      "-sched-dot              generate .dot files with schedule information\n",
      "-show-compiles          show recompilations\n",
      "-show-elab-progress     display trace as modules, rules, methods are elaborated\n",
      "-show-method-bvi        show BVI format method schedule information in the generated code\n",
      "-show-method-conf       show method conflict information in the generated code\n",
      "-show-module-use        output instantiated Verilog modules names\n",
      "-show-range-conflict    show predicates when reporting a parallel-composability error\n",
      "-show-rule-rel r1 r2    display scheduling information about rules r1 and r2\n",
      "-show-schedule          show generated schedule\n",
      "-show-stats             show package statistics\n",
      "-show-timestamps        include timestamps in generated files\n",
      "-show-version           include compiler version in generated files\n",
      "-sim                    compile BSV generating Bluesim object\n",
      "-simdir dir             output directory for Bluesim intermediate files\n",
      "-split-if               split \"if\" in actions\n",
      "-steps n                terminate elaboration after this many function unfolding steps\n",
      "-steps-max-intervals n  terminate elaboration after this number of unfolding messages\n",
      "-steps-warn-interval n  issue a warning each time this many unfolding steps are executed\n",
      "-suppress-warnings list ignore a list of warnings (`:' sep list of tags)\n",
      "-systemc                generate a SystemC model\n",
      "-u                      check and recompile packages that are not up to date\n",
      "-unspecified-to val     remaining unspecified values are set to: 'X', '0', '1', 'Z', or 'A'\n",
      "-use-dpi                use DPI instead of VPI in generated Verilog\n",
      "-v                      same as -verbose\n",
      "-v95                    generate strict Verilog 95 code\n",
      "-vdir dir               output directory for .v files\n",
      "-verbose                be more talkative\n",
      "-verilog                compile BSV generating Verilog file\n",
      "-verilog-filter cmd     invoke a command to post-process the generated Verilog\n",
      "-vsearch path           search path (`:' sep.) for Verilog files\n",
      "-vsim simulator         specify which Verilog simulator to use\n",
      "-warn-action-shadowing  warn when a rule's action is overwritten by a later rule\n",
      "-warn-method-urgency    warn when a method's urgency is arbitrarily chosen\n",
      "\n",
      "Most flags may be preceded by a `no-' to reverse the effect.\n",
      "Flags later on the command line override earlier ones.\n",
      "Path strings such as the import path may contain the character\n",
      "`%' representing the current Bluespec directory, as well as\n",
      "`+' representing the current value of the path.\n",
      "Lists of error or warning tags may take the values `ALL' and `NONE'.\n",
      "\n",
      "Default flags:\n",
      "Bluespec directory: /home/philip/Downloads/bsc-2025.01.1-ubuntu-24.04/lib\n",
      "import path: .:/home/philip/Downloads/bsc-2025.01.1-ubuntu-24.04/lib/Libraries\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! /home/philip/Downloads/bsc-2025.01.1-ubuntu-24.04/bin/bsc --help"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "e45fca47",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/hello.bs\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/hello.bs\n",
    "mkTop :: Module Empty\n",
    "mkTop =\n",
    "  module\n",
    "    rules\n",
    "      \"rl_print_answer\": when True ==> do\n",
    "          $display \"\\n\\n***** Deep Thought says: Hello, World! *****\"\n",
    "          $display \"      And the answer is: %0d (or, in hex: 0x%0h)\\n\"  42  42\n",
    "          $finish\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "376eb409",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Error: \"/tmp/hello.bs\", line 1, column 0: (P0005)\n",
      "  Unexpected \"mkTop\"; expected \"package\"\n"
     ]
    }
   ],
   "source": [
    "! /home/philip/Downloads/bsc-2025.01.1-ubuntu-24.04/bin/bsc -sim -g mkTop /tmp/hello.bs "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b218d79",
   "metadata": {},
   "source": [
    "# Simulators\n",
    "\n",
    "hwil\n",
    "\n",
    "systemc \n",
    "https://en.wikipedia.org/wiki/SystemC\n",
    "https://github.com/denisgav/v2sc\n",
    "verilator exports systemc?\n",
    "https://www.cprover.org/hardware/v2c/\n",
    "\n",
    "gen5\n",
    "simics\n",
    "renode\n",
    "\n",
    "cache coherence\n",
    "determinsim cycle accuracy\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "14dc14bf",
   "metadata": {},
   "source": [
    "# Logic Syntehsis\n",
    "https://en.wikipedia.org/wiki/Logic_synthesis\n",
    "\n",
    "https://link.springer.com/book/10.1007/b117060 \n",
    "Logic Synthesis and Verification Algorithms\n",
    "\n",
    "Hmm. If I could get an fpga simulator or circuit simulator working, that could be a virtuous cycle.\n",
    "https://www.coursera.org/learn/vlsi-cad-logic \n",
    "https://www.youtube.com/playlist?list=PLUGkvWkzb6cUkOqCfMIsbMzdSLl9CBLRy\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "philzook58.github.io",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
