ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.fputc,"ax",%progbits
  21              		.align	1
  22              		.global	fputc
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	fputc:
  28              	.LVL0:
  29              	.LFB332:
  30              		.file 2 "Core/Inc/Serial.h"
   1:Core/Inc/Serial.h **** /**
   2:Core/Inc/Serial.h ****  * @file Serial.h
   3:Core/Inc/Serial.h ****  * @author Leo Liu
   4:Core/Inc/Serial.h ****  * @brief Serial Communication with Laptop
   5:Core/Inc/Serial.h ****  * @version 1.0
   6:Core/Inc/Serial.h ****  * @date 2023-10-31
   7:Core/Inc/Serial.h ****  * 
   8:Core/Inc/Serial.h ****  * @copyright Copyright (c) 2023
   9:Core/Inc/Serial.h ****  * 
  10:Core/Inc/Serial.h ****  */
  11:Core/Inc/Serial.h **** 
  12:Core/Inc/Serial.h **** #ifndef __SERIAL_H
  13:Core/Inc/Serial.h **** #define __SERIAL_H
  14:Core/Inc/Serial.h ****  
  15:Core/Inc/Serial.h **** #include <stdio.h>
  16:Core/Inc/Serial.h **** #include <stdint.h>
  17:Core/Inc/Serial.h **** #include "usart.h"
  18:Core/Inc/Serial.h **** 
  19:Core/Inc/Serial.h **** int fputc(int ch, FILE *f)
  20:Core/Inc/Serial.h **** {
  31              		.loc 2 20 1 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 8
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		.loc 2 20 1 is_stmt 0 view .LVU1
  36 0000 00B5     		push	{lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 2


  39              		.cfi_offset 14, -4
  40 0002 83B0     		sub	sp, sp, #12
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 16
  43 0004 0190     		str	r0, [sp, #4]
  21:Core/Inc/Serial.h **** 	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
  44              		.loc 2 21 2 is_stmt 1 view .LVU2
  45 0006 4FF6FF73 		movw	r3, #65535
  46 000a 0122     		movs	r2, #1
  47 000c 01A9     		add	r1, sp, #4
  48              	.LVL1:
  49              		.loc 2 21 2 is_stmt 0 view .LVU3
  50 000e 0348     		ldr	r0, .L3
  51              	.LVL2:
  52              		.loc 2 21 2 view .LVU4
  53 0010 FFF7FEFF 		bl	HAL_UART_Transmit
  54              	.LVL3:
  22:Core/Inc/Serial.h **** 	return ch;
  55              		.loc 2 22 2 is_stmt 1 view .LVU5
  23:Core/Inc/Serial.h **** }
  56              		.loc 2 23 1 is_stmt 0 view .LVU6
  57 0014 0198     		ldr	r0, [sp, #4]
  58 0016 03B0     		add	sp, sp, #12
  59              	.LCFI2:
  60              		.cfi_def_cfa_offset 4
  61              		@ sp needed
  62 0018 5DF804FB 		ldr	pc, [sp], #4
  63              	.L4:
  64              		.align	2
  65              	.L3:
  66 001c 00000000 		.word	huart3
  67              		.cfi_endproc
  68              	.LFE332:
  70              		.section	.text.Error_Handler,"ax",%progbits
  71              		.align	1
  72              		.global	Error_Handler
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	Error_Handler:
  78              	.LFB335:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 3


  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "fdcan.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  30:Core/Src/main.c **** #include "supercap.h"
  31:Core/Src/main.c **** #include <stdio.h>
  32:Core/Src/main.c **** #include "Serial.h"
  33:Core/Src/main.c **** #include "Kalman_Filter.h"
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** #define MAX_CAP_VOLTAGE 1353 //3V in 12 bits
  36:Core/Src/main.c **** #define MAX_CURRENT 2125 //0.5A in 12 bits
  37:Core/Src/main.c **** #define MIN_CURRENT 2047 //0A in 12 bits
  38:Core/Src/main.c **** #define MAX_DUTY 300
  39:Core/Src/main.c **** #define MIN_DUTY 0
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END Includes */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PTD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PD */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:Core/Src/main.c ****   uint16_t supercap_ADC1[2];
  62:Core/Src/main.c ****   uint16_t supercap_ADC2[3];
  63:Core/Src/main.c ****   uint16_t supercap_ADC3[3];
  64:Core/Src/main.c **** 	uint16_t supercap_ADC4[2];
  65:Core/Src/main.c **** 
  66:Core/Src/main.c ****   _ADC_Sample_t C_left = {0};
  67:Core/Src/main.c ****   _ADC_Sample_t C_sys = {0};
  68:Core/Src/main.c ****   _ADC_Sample_t C_right = {0};
  69:Core/Src/main.c ****   _ADC_Sample_t V_sys_op = {0};
  70:Core/Src/main.c ****   _ADC_Sample_t V_cap_op = {0};
  71:Core/Src/main.c ****   _ADC_Sample_t V_cap = {0}; //V_right
  72:Core/Src/main.c ****   _ADC_Sample_t V_bat = {0}; //V_left
  73:Core/Src/main.c ****   _ADC_Sample_t V_sys = {0};
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 4


  74:Core/Src/main.c **** 	
  75:Core/Src/main.c **** 	_ADC_Sample_t V_1V6 = {0};
  76:Core/Src/main.c **** 	_ADC_Sample_t ADC4_3 = {0};
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** 	Kalman_Filter_t C_left_kalman = {.Q=0.5f,.R=1.0f};
  79:Core/Src/main.c **** 	
  80:Core/Src/main.c ****   _Supercap_PID_Controller_t Out_loop_PID;
  81:Core/Src/main.c ****   _Supercap_PID_Controller_t In_loop_PID;
  82:Core/Src/main.c **** 	
  83:Core/Src/main.c **** 	float temp2;
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* USER CODE END PV */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  88:Core/Src/main.c **** void SystemClock_Config(void);
  89:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  90:Core/Src/main.c **** //void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
  91:Core/Src/main.c **** //{
  92:Core/Src/main.c **** //  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
  93:Core/Src/main.c **** //}
  94:Core/Src/main.c **** /* USER CODE END PFP */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  97:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /* USER CODE END 0 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /**
 103:Core/Src/main.c ****   * @brief  The application entry point.
 104:Core/Src/main.c ****   * @retval int
 105:Core/Src/main.c ****   */
 106:Core/Src/main.c **** int main(void)
 107:Core/Src/main.c **** {
 108:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 109:Core/Src/main.c ****   
 110:Core/Src/main.c ****   char tail[4] = {0x00, 0x00, 0x80, 0x7f};
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   C_left.sample = &supercap_ADC1[0];
 113:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 114:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 115:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 116:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 117:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 118:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 119:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 120:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 121:Core/Src/main.c **** 	ADC4_3.sample = &supercap_ADC4[1];
 122:Core/Src/main.c **** 	
 123:Core/Src/main.c **** 	float temp;
 124:Core/Src/main.c ****   /* USER CODE END 1 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 129:Core/Src/main.c ****   HAL_Init();
 130:Core/Src/main.c **** 
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 5


 131:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END Init */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Configure the system clock */
 136:Core/Src/main.c ****   SystemClock_Config();
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE END SysInit */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Initialize all configured peripherals */
 143:Core/Src/main.c ****   MX_GPIO_Init();
 144:Core/Src/main.c ****   MX_DMA_Init();
 145:Core/Src/main.c ****   MX_ADC1_Init();
 146:Core/Src/main.c ****   MX_ADC2_Init();
 147:Core/Src/main.c ****   MX_TIM1_Init();
 148:Core/Src/main.c ****   MX_USART1_UART_Init();
 149:Core/Src/main.c ****   MX_USART2_UART_Init();
 150:Core/Src/main.c ****   MX_USART3_UART_Init();
 151:Core/Src/main.c ****   MX_TIM3_Init();
 152:Core/Src/main.c ****   MX_TIM4_Init();
 153:Core/Src/main.c ****   MX_ADC4_Init();
 154:Core/Src/main.c ****   MX_FDCAN1_Init();
 155:Core/Src/main.c ****   MX_ADC5_Init();
 156:Core/Src/main.c ****   MX_ADC3_Init();
 157:Core/Src/main.c ****   MX_TIM2_Init();
 158:Core/Src/main.c ****   MX_TIM5_Init();
 159:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 160:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 161:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 162:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 163:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)supercap_ADC1, 2);
 166:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 167:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 168:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)supercap_ADC4, 2);
 169:Core/Src/main.c **** 	
 170:Core/Src/main.c **** 	HAL_TIM_Base_Start(&htim1);
 171:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 172:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 173:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 174:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_4);
 175:Core/Src/main.c **** 	
 176:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 177:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 178:Core/Src/main.c **** 	
 179:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 180:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 181:Core/Src/main.c **** 	
 182:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim2);
 183:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim5);
 184:Core/Src/main.c **** 	
 185:Core/Src/main.c ****   Supercap_PID_Init(&Out_loop_PID, 1.1f, 0.00f, 0.0f, MAX_CAP_VOLTAGE, 0, 300);
 186:Core/Src/main.c ****   Supercap_PID_Init(&In_loop_PID, 0.0f, 0.00f, 0.0f, MAX_DUTY, MIN_DUTY, 250);
 187:Core/Src/main.c **** 	
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 6


 188:Core/Src/main.c ****   /* USER CODE END 2 */
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /* Infinite loop */
 191:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 192:Core/Src/main.c ****   while (1)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     /* USER CODE END WHILE */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 197:Core/Src/main.c **** 		temp = Supercap_ADC_to_Current_Funtion(C_left.real_value_12bits,V_1V6.real_value_12bits);
 198:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 199:Core/Src/main.c **** 		temp = Supercap_ADC_to_Current_Funtion(C_right.real_value_12bits,V_1V6.real_value_12bits);
 200:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 201:Core/Src/main.c **** 		temp = Supercap_ADC_to_Current_Funtion(C_sys.real_value_12bits,V_1V6.real_value_12bits);
 202:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 203:Core/Src/main.c **** 		temp = Supercap_ADC_to_Voltage_Funtion_Ref(V_1V6.real_value_12bits);
 204:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)tail, 4, 1000);
 207:Core/Src/main.c ****   }
 208:Core/Src/main.c ****   /* USER CODE END 3 */
 209:Core/Src/main.c **** }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** /**
 212:Core/Src/main.c ****   * @brief System Clock Configuration
 213:Core/Src/main.c ****   * @retval None
 214:Core/Src/main.c ****   */
 215:Core/Src/main.c **** void SystemClock_Config(void)
 216:Core/Src/main.c **** {
 217:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 218:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 221:Core/Src/main.c ****   */
 222:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 225:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 229:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 7


 245:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 246:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 247:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** /* USER CODE END 4 */
 260:Core/Src/main.c **** 
 261:Core/Src/main.c **** /**
 262:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 263:Core/Src/main.c ****   * @retval None
 264:Core/Src/main.c ****   */
 265:Core/Src/main.c **** void Error_Handler(void)
 266:Core/Src/main.c **** {
  79              		.loc 1 266 1 is_stmt 1 view -0
  80              		.cfi_startproc
  81              		@ Volatile: function does not return.
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
 267:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 268:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 269:Core/Src/main.c ****   __disable_irq();
  85              		.loc 1 269 3 view .LVU8
  86              	.LBB4:
  87              	.LBI4:
  88              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 8


  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 9


  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 10


 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 11


 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  89              		.loc 3 207 27 view .LVU9
  90              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  91              		.loc 3 209 3 view .LVU10
  92              		.syntax unified
  93              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  94 0000 72B6     		cpsid i
  95              	@ 0 "" 2
  96              		.thumb
  97              		.syntax unified
  98              	.L6:
  99              	.LBE5:
 100              	.LBE4:
 270:Core/Src/main.c ****   while (1)
 101              		.loc 1 270 3 view .LVU11
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****   }
 102              		.loc 1 272 3 view .LVU12
 270:Core/Src/main.c ****   while (1)
 103              		.loc 1 270 9 view .LVU13
 104 0002 FEE7     		b	.L6
 105              		.cfi_endproc
 106              	.LFE335:
 108              		.section	.text.SystemClock_Config,"ax",%progbits
 109              		.align	1
 110              		.global	SystemClock_Config
 111              		.syntax unified
 112              		.thumb
 113              		.thumb_func
 115              	SystemClock_Config:
 116              	.LFB334:
 216:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 117              		.loc 1 216 1 view -0
 118              		.cfi_startproc
 119              		@ args = 0, pretend = 0, frame = 80
 120              		@ frame_needed = 0, uses_anonymous_args = 0
 121 0000 00B5     		push	{lr}
 122              	.LCFI3:
 123              		.cfi_def_cfa_offset 4
 124              		.cfi_offset 14, -4
 125 0002 95B0     		sub	sp, sp, #84
 126              	.LCFI4:
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 12


 127              		.cfi_def_cfa_offset 88
 217:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 128              		.loc 1 217 3 view .LVU15
 217:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 129              		.loc 1 217 22 is_stmt 0 view .LVU16
 130 0004 3822     		movs	r2, #56
 131 0006 0021     		movs	r1, #0
 132 0008 06A8     		add	r0, sp, #24
 133 000a FFF7FEFF 		bl	memset
 134              	.LVL4:
 218:Core/Src/main.c **** 
 135              		.loc 1 218 3 is_stmt 1 view .LVU17
 218:Core/Src/main.c **** 
 136              		.loc 1 218 22 is_stmt 0 view .LVU18
 137 000e 0023     		movs	r3, #0
 138 0010 0193     		str	r3, [sp, #4]
 139 0012 0293     		str	r3, [sp, #8]
 140 0014 0393     		str	r3, [sp, #12]
 141 0016 0493     		str	r3, [sp, #16]
 142 0018 0593     		str	r3, [sp, #20]
 222:Core/Src/main.c **** 
 143              		.loc 1 222 3 is_stmt 1 view .LVU19
 144 001a 4FF40070 		mov	r0, #512
 145 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 146              	.LVL5:
 227:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 147              		.loc 1 227 3 view .LVU20
 227:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 148              		.loc 1 227 36 is_stmt 0 view .LVU21
 149 0022 0223     		movs	r3, #2
 150 0024 0693     		str	r3, [sp, #24]
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 151              		.loc 1 228 3 is_stmt 1 view .LVU22
 228:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 152              		.loc 1 228 30 is_stmt 0 view .LVU23
 153 0026 4FF48072 		mov	r2, #256
 154 002a 0992     		str	r2, [sp, #36]
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 155              		.loc 1 229 3 is_stmt 1 view .LVU24
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 156              		.loc 1 229 41 is_stmt 0 view .LVU25
 157 002c 4022     		movs	r2, #64
 158 002e 0A92     		str	r2, [sp, #40]
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 159              		.loc 1 230 3 is_stmt 1 view .LVU26
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 160              		.loc 1 230 34 is_stmt 0 view .LVU27
 161 0030 0D93     		str	r3, [sp, #52]
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 162              		.loc 1 231 3 is_stmt 1 view .LVU28
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 163              		.loc 1 231 35 is_stmt 0 view .LVU29
 164 0032 0E93     		str	r3, [sp, #56]
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 165              		.loc 1 232 3 is_stmt 1 view .LVU30
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 75;
 166              		.loc 1 232 30 is_stmt 0 view .LVU31
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 13


 167 0034 0422     		movs	r2, #4
 168 0036 0F92     		str	r2, [sp, #60]
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 169              		.loc 1 233 3 is_stmt 1 view .LVU32
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 170              		.loc 1 233 30 is_stmt 0 view .LVU33
 171 0038 4B22     		movs	r2, #75
 172 003a 1092     		str	r2, [sp, #64]
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 173              		.loc 1 234 3 is_stmt 1 view .LVU34
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 174              		.loc 1 234 30 is_stmt 0 view .LVU35
 175 003c 1193     		str	r3, [sp, #68]
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 176              		.loc 1 235 3 is_stmt 1 view .LVU36
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 177              		.loc 1 235 30 is_stmt 0 view .LVU37
 178 003e 1293     		str	r3, [sp, #72]
 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 179              		.loc 1 236 3 is_stmt 1 view .LVU38
 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180              		.loc 1 236 30 is_stmt 0 view .LVU39
 181 0040 1393     		str	r3, [sp, #76]
 237:Core/Src/main.c ****   {
 182              		.loc 1 237 3 is_stmt 1 view .LVU40
 237:Core/Src/main.c ****   {
 183              		.loc 1 237 7 is_stmt 0 view .LVU41
 184 0042 06A8     		add	r0, sp, #24
 185 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 186              	.LVL6:
 237:Core/Src/main.c ****   {
 187              		.loc 1 237 6 discriminator 1 view .LVU42
 188 0048 80B9     		cbnz	r0, .L11
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 189              		.loc 1 244 3 is_stmt 1 view .LVU43
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 190              		.loc 1 244 31 is_stmt 0 view .LVU44
 191 004a 0F23     		movs	r3, #15
 192 004c 0193     		str	r3, [sp, #4]
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 193              		.loc 1 246 3 is_stmt 1 view .LVU45
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 194              		.loc 1 246 34 is_stmt 0 view .LVU46
 195 004e 0323     		movs	r3, #3
 196 0050 0293     		str	r3, [sp, #8]
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 197              		.loc 1 247 3 is_stmt 1 view .LVU47
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 198              		.loc 1 247 35 is_stmt 0 view .LVU48
 199 0052 0023     		movs	r3, #0
 200 0054 0393     		str	r3, [sp, #12]
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 201              		.loc 1 248 3 is_stmt 1 view .LVU49
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 202              		.loc 1 248 36 is_stmt 0 view .LVU50
 203 0056 0493     		str	r3, [sp, #16]
 249:Core/Src/main.c **** 
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 14


 204              		.loc 1 249 3 is_stmt 1 view .LVU51
 249:Core/Src/main.c **** 
 205              		.loc 1 249 36 is_stmt 0 view .LVU52
 206 0058 0593     		str	r3, [sp, #20]
 251:Core/Src/main.c ****   {
 207              		.loc 1 251 3 is_stmt 1 view .LVU53
 251:Core/Src/main.c ****   {
 208              		.loc 1 251 7 is_stmt 0 view .LVU54
 209 005a 0421     		movs	r1, #4
 210 005c 0DEB0100 		add	r0, sp, r1
 211 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 212              	.LVL7:
 251:Core/Src/main.c ****   {
 213              		.loc 1 251 6 discriminator 1 view .LVU55
 214 0064 20B9     		cbnz	r0, .L12
 255:Core/Src/main.c **** 
 215              		.loc 1 255 1 view .LVU56
 216 0066 15B0     		add	sp, sp, #84
 217              	.LCFI5:
 218              		.cfi_remember_state
 219              		.cfi_def_cfa_offset 4
 220              		@ sp needed
 221 0068 5DF804FB 		ldr	pc, [sp], #4
 222              	.L11:
 223              	.LCFI6:
 224              		.cfi_restore_state
 239:Core/Src/main.c ****   }
 225              		.loc 1 239 5 is_stmt 1 view .LVU57
 226 006c FFF7FEFF 		bl	Error_Handler
 227              	.LVL8:
 228              	.L12:
 253:Core/Src/main.c ****   }
 229              		.loc 1 253 5 view .LVU58
 230 0070 FFF7FEFF 		bl	Error_Handler
 231              	.LVL9:
 232              		.cfi_endproc
 233              	.LFE334:
 235              		.section	.text.main,"ax",%progbits
 236              		.align	1
 237              		.global	main
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	main:
 243              	.LFB333:
 107:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 244              		.loc 1 107 1 view -0
 245              		.cfi_startproc
 246              		@ Volatile: function does not return.
 247              		@ args = 0, pretend = 0, frame = 8
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249 0000 2DE98048 		push	{r7, fp, lr}
 250              	.LCFI7:
 251              		.cfi_def_cfa_offset 12
 252              		.cfi_offset 7, -12
 253              		.cfi_offset 11, -8
 254              		.cfi_offset 14, -4
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 15


 255 0004 83B0     		sub	sp, sp, #12
 256              	.LCFI8:
 257              		.cfi_def_cfa_offset 24
 110:Core/Src/main.c **** 
 258              		.loc 1 110 3 view .LVU60
 110:Core/Src/main.c **** 
 259              		.loc 1 110 8 is_stmt 0 view .LVU61
 260 0006 4FF0FF43 		mov	r3, #2139095040
 261 000a 0193     		str	r3, [sp, #4]
 112:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 262              		.loc 1 112 3 is_stmt 1 view .LVU62
 112:Core/Src/main.c ****   C_sys.sample = &supercap_ADC1[1];
 263              		.loc 1 112 17 is_stmt 0 view .LVU63
 264 000c 7B4F     		ldr	r7, .L16
 265 000e 7C4B     		ldr	r3, .L16+4
 266 0010 1F60     		str	r7, [r3]
 113:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 267              		.loc 1 113 3 is_stmt 1 view .LVU64
 113:Core/Src/main.c ****   C_right.sample = &supercap_ADC3[2];
 268              		.loc 1 113 16 is_stmt 0 view .LVU65
 269 0012 BA1C     		adds	r2, r7, #2
 270 0014 7B4B     		ldr	r3, .L16+8
 271 0016 1A60     		str	r2, [r3]
 114:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 272              		.loc 1 114 3 is_stmt 1 view .LVU66
 114:Core/Src/main.c ****   V_sys_op.sample = &supercap_ADC2[0];
 273              		.loc 1 114 18 is_stmt 0 view .LVU67
 274 0018 7B4C     		ldr	r4, .L16+12
 275 001a 7C4B     		ldr	r3, .L16+16
 276 001c 1C60     		str	r4, [r3]
 115:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 277              		.loc 1 115 3 is_stmt 1 view .LVU68
 115:Core/Src/main.c ****   V_cap_op.sample = &supercap_ADC2[1];
 278              		.loc 1 115 19 is_stmt 0 view .LVU69
 279 001e 7C4D     		ldr	r5, .L16+20
 280 0020 7C4B     		ldr	r3, .L16+24
 281 0022 1D60     		str	r5, [r3]
 116:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 282              		.loc 1 116 3 is_stmt 1 view .LVU70
 116:Core/Src/main.c ****   V_cap.sample = &supercap_ADC2[2];
 283              		.loc 1 116 19 is_stmt 0 view .LVU71
 284 0024 AA1C     		adds	r2, r5, #2
 285 0026 7C4B     		ldr	r3, .L16+28
 286 0028 1A60     		str	r2, [r3]
 117:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 287              		.loc 1 117 3 is_stmt 1 view .LVU72
 117:Core/Src/main.c ****   V_bat.sample = &supercap_ADC3[0];
 288              		.loc 1 117 16 is_stmt 0 view .LVU73
 289 002a 2A1D     		adds	r2, r5, #4
 290 002c 7B4B     		ldr	r3, .L16+32
 291 002e 1A60     		str	r2, [r3]
 118:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 292              		.loc 1 118 3 is_stmt 1 view .LVU74
 118:Core/Src/main.c ****   V_sys.sample = &supercap_ADC3[1];
 293              		.loc 1 118 16 is_stmt 0 view .LVU75
 294 0030 043C     		subs	r4, r4, #4
 295 0032 7B4B     		ldr	r3, .L16+36
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 16


 296 0034 1C60     		str	r4, [r3]
 119:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 297              		.loc 1 119 3 is_stmt 1 view .LVU76
 119:Core/Src/main.c **** 	V_1V6.sample = &supercap_ADC4[0];
 298              		.loc 1 119 16 is_stmt 0 view .LVU77
 299 0036 A21C     		adds	r2, r4, #2
 300 0038 7A4B     		ldr	r3, .L16+40
 301 003a 1A60     		str	r2, [r3]
 120:Core/Src/main.c **** 	ADC4_3.sample = &supercap_ADC4[1];
 302              		.loc 1 120 2 is_stmt 1 view .LVU78
 120:Core/Src/main.c **** 	ADC4_3.sample = &supercap_ADC4[1];
 303              		.loc 1 120 15 is_stmt 0 view .LVU79
 304 003c 7A4E     		ldr	r6, .L16+44
 305 003e 7B4B     		ldr	r3, .L16+48
 306 0040 1E60     		str	r6, [r3]
 121:Core/Src/main.c **** 	
 307              		.loc 1 121 2 is_stmt 1 view .LVU80
 121:Core/Src/main.c **** 	
 308              		.loc 1 121 16 is_stmt 0 view .LVU81
 309 0042 B21C     		adds	r2, r6, #2
 310 0044 7A4B     		ldr	r3, .L16+52
 311 0046 1A60     		str	r2, [r3]
 123:Core/Src/main.c ****   /* USER CODE END 1 */
 312              		.loc 1 123 2 is_stmt 1 view .LVU82
 129:Core/Src/main.c **** 
 313              		.loc 1 129 3 view .LVU83
 314 0048 FFF7FEFF 		bl	HAL_Init
 315              	.LVL10:
 136:Core/Src/main.c **** 
 316              		.loc 1 136 3 view .LVU84
 317 004c FFF7FEFF 		bl	SystemClock_Config
 318              	.LVL11:
 143:Core/Src/main.c ****   MX_DMA_Init();
 319              		.loc 1 143 3 view .LVU85
 320 0050 FFF7FEFF 		bl	MX_GPIO_Init
 321              	.LVL12:
 144:Core/Src/main.c ****   MX_ADC1_Init();
 322              		.loc 1 144 3 view .LVU86
 323 0054 FFF7FEFF 		bl	MX_DMA_Init
 324              	.LVL13:
 145:Core/Src/main.c ****   MX_ADC2_Init();
 325              		.loc 1 145 3 view .LVU87
 326 0058 FFF7FEFF 		bl	MX_ADC1_Init
 327              	.LVL14:
 146:Core/Src/main.c ****   MX_TIM1_Init();
 328              		.loc 1 146 3 view .LVU88
 329 005c FFF7FEFF 		bl	MX_ADC2_Init
 330              	.LVL15:
 147:Core/Src/main.c ****   MX_USART1_UART_Init();
 331              		.loc 1 147 3 view .LVU89
 332 0060 FFF7FEFF 		bl	MX_TIM1_Init
 333              	.LVL16:
 148:Core/Src/main.c ****   MX_USART2_UART_Init();
 334              		.loc 1 148 3 view .LVU90
 335 0064 FFF7FEFF 		bl	MX_USART1_UART_Init
 336              	.LVL17:
 149:Core/Src/main.c ****   MX_USART3_UART_Init();
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 17


 337              		.loc 1 149 3 view .LVU91
 338 0068 FFF7FEFF 		bl	MX_USART2_UART_Init
 339              	.LVL18:
 150:Core/Src/main.c ****   MX_TIM3_Init();
 340              		.loc 1 150 3 view .LVU92
 341 006c FFF7FEFF 		bl	MX_USART3_UART_Init
 342              	.LVL19:
 151:Core/Src/main.c ****   MX_TIM4_Init();
 343              		.loc 1 151 3 view .LVU93
 344 0070 FFF7FEFF 		bl	MX_TIM3_Init
 345              	.LVL20:
 152:Core/Src/main.c ****   MX_ADC4_Init();
 346              		.loc 1 152 3 view .LVU94
 347 0074 FFF7FEFF 		bl	MX_TIM4_Init
 348              	.LVL21:
 153:Core/Src/main.c ****   MX_FDCAN1_Init();
 349              		.loc 1 153 3 view .LVU95
 350 0078 FFF7FEFF 		bl	MX_ADC4_Init
 351              	.LVL22:
 154:Core/Src/main.c ****   MX_ADC5_Init();
 352              		.loc 1 154 3 view .LVU96
 353 007c FFF7FEFF 		bl	MX_FDCAN1_Init
 354              	.LVL23:
 155:Core/Src/main.c ****   MX_ADC3_Init();
 355              		.loc 1 155 3 view .LVU97
 356 0080 FFF7FEFF 		bl	MX_ADC5_Init
 357              	.LVL24:
 156:Core/Src/main.c ****   MX_TIM2_Init();
 358              		.loc 1 156 3 view .LVU98
 359 0084 FFF7FEFF 		bl	MX_ADC3_Init
 360              	.LVL25:
 157:Core/Src/main.c ****   MX_TIM5_Init();
 361              		.loc 1 157 3 view .LVU99
 362 0088 FFF7FEFF 		bl	MX_TIM2_Init
 363              	.LVL26:
 158:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 364              		.loc 1 158 3 view .LVU100
 365 008c FFF7FEFF 		bl	MX_TIM5_Init
 366              	.LVL27:
 160:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 367              		.loc 1 160 2 view .LVU101
 368 0090 DFF8C8B1 		ldr	fp, .L16+96
 369 0094 7F21     		movs	r1, #127
 370 0096 5846     		mov	r0, fp
 371 0098 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 372              	.LVL28:
 161:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 373              		.loc 1 161 2 view .LVU102
 374 009c DFF8C0A1 		ldr	r10, .L16+100
 375 00a0 7F21     		movs	r1, #127
 376 00a2 5046     		mov	r0, r10
 377 00a4 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 378              	.LVL29:
 162:Core/Src/main.c **** 	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 379              		.loc 1 162 2 view .LVU103
 380 00a8 DFF8B891 		ldr	r9, .L16+104
 381 00ac 7F21     		movs	r1, #127
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 18


 382 00ae 4846     		mov	r0, r9
 383 00b0 FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 384              	.LVL30:
 163:Core/Src/main.c **** 
 385              		.loc 1 163 2 view .LVU104
 386 00b4 DFF8B081 		ldr	r8, .L16+108
 387 00b8 7F21     		movs	r1, #127
 388 00ba 4046     		mov	r0, r8
 389 00bc FFF7FEFF 		bl	HAL_ADCEx_Calibration_Start
 390              	.LVL31:
 165:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc2, (uint32_t*)supercap_ADC2, 3);
 391              		.loc 1 165 3 view .LVU105
 392 00c0 0222     		movs	r2, #2
 393 00c2 3946     		mov	r1, r7
 394 00c4 5846     		mov	r0, fp
 395 00c6 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 396              	.LVL32:
 166:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc3, (uint32_t*)supercap_ADC3, 3);
 397              		.loc 1 166 3 view .LVU106
 398 00ca 0322     		movs	r2, #3
 399 00cc 2946     		mov	r1, r5
 400 00ce 5046     		mov	r0, r10
 401 00d0 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 402              	.LVL33:
 167:Core/Src/main.c **** 	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)supercap_ADC4, 2);
 403              		.loc 1 167 3 view .LVU107
 404 00d4 0322     		movs	r2, #3
 405 00d6 2146     		mov	r1, r4
 406 00d8 4846     		mov	r0, r9
 407 00da FFF7FEFF 		bl	HAL_ADC_Start_DMA
 408              	.LVL34:
 168:Core/Src/main.c **** 	
 409              		.loc 1 168 2 view .LVU108
 410 00de 0222     		movs	r2, #2
 411 00e0 3146     		mov	r1, r6
 412 00e2 4046     		mov	r0, r8
 413 00e4 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 414              	.LVL35:
 170:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 415              		.loc 1 170 2 view .LVU109
 416 00e8 524C     		ldr	r4, .L16+56
 417 00ea 2046     		mov	r0, r4
 418 00ec FFF7FEFF 		bl	HAL_TIM_Base_Start
 419              	.LVL36:
 171:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 420              		.loc 1 171 2 view .LVU110
 421 00f0 0021     		movs	r1, #0
 422 00f2 2046     		mov	r0, r4
 423 00f4 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 424              	.LVL37:
 172:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 425              		.loc 1 172 3 view .LVU111
 426 00f8 0021     		movs	r1, #0
 427 00fa 2046     		mov	r0, r4
 428 00fc FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 429              	.LVL38:
 173:Core/Src/main.c ****   HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_4);
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 19


 430              		.loc 1 173 3 view .LVU112
 431 0100 0C21     		movs	r1, #12
 432 0102 2046     		mov	r0, r4
 433 0104 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 434              	.LVL39:
 174:Core/Src/main.c **** 	
 435              		.loc 1 174 3 view .LVU113
 436 0108 0C21     		movs	r1, #12
 437 010a 2046     		mov	r0, r4
 438 010c FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 439              	.LVL40:
 176:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 440              		.loc 1 176 3 view .LVU114
 441 0110 494C     		ldr	r4, .L16+60
 442 0112 0421     		movs	r1, #4
 443 0114 2046     		mov	r0, r4
 444 0116 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 445              	.LVL41:
 177:Core/Src/main.c **** 	
 446              		.loc 1 177 2 view .LVU115
 447 011a 0821     		movs	r1, #8
 448 011c 2046     		mov	r0, r4
 449 011e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 450              	.LVL42:
 179:Core/Src/main.c **** 	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 451              		.loc 1 179 2 view .LVU116
 452 0122 464C     		ldr	r4, .L16+64
 453 0124 0021     		movs	r1, #0
 454 0126 2046     		mov	r0, r4
 455 0128 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 456              	.LVL43:
 180:Core/Src/main.c **** 	
 457              		.loc 1 180 2 view .LVU117
 458 012c 0421     		movs	r1, #4
 459 012e 2046     		mov	r0, r4
 460 0130 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 461              	.LVL44:
 182:Core/Src/main.c **** 	HAL_TIM_Base_Start_IT(&htim5);
 462              		.loc 1 182 2 view .LVU118
 463 0134 4248     		ldr	r0, .L16+68
 464 0136 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 465              	.LVL45:
 183:Core/Src/main.c **** 	
 466              		.loc 1 183 2 view .LVU119
 467 013a 4248     		ldr	r0, .L16+72
 468 013c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 469              	.LVL46:
 185:Core/Src/main.c ****   Supercap_PID_Init(&In_loop_PID, 0.0f, 0.00f, 0.0f, MAX_DUTY, MIN_DUTY, 250);
 470              		.loc 1 185 3 view .LVU120
 471 0140 9FED418A 		vldr.32	s16, .L16+76
 472 0144 4FF49673 		mov	r3, #300
 473 0148 0022     		movs	r2, #0
 474 014a 40F24951 		movw	r1, #1353
 475 014e B0EE481A 		vmov.f32	s2, s16
 476 0152 F0EE480A 		vmov.f32	s1, s16
 477 0156 9FED3D0A 		vldr.32	s0, .L16+80
 478 015a 3D48     		ldr	r0, .L16+84
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 20


 479 015c FFF7FEFF 		bl	Supercap_PID_Init
 480              	.LVL47:
 186:Core/Src/main.c **** 	
 481              		.loc 1 186 3 view .LVU121
 482 0160 FA23     		movs	r3, #250
 483 0162 0022     		movs	r2, #0
 484 0164 4FF49671 		mov	r1, #300
 485 0168 B0EE481A 		vmov.f32	s2, s16
 486 016c F0EE480A 		vmov.f32	s1, s16
 487 0170 B0EE480A 		vmov.f32	s0, s16
 488 0174 3748     		ldr	r0, .L16+88
 489 0176 FFF7FEFF 		bl	Supercap_PID_Init
 490              	.LVL48:
 491              	.L14:
 192:Core/Src/main.c ****   {
 492              		.loc 1 192 3 view .LVU122
 197:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 493              		.loc 1 197 3 view .LVU123
 197:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 494              		.loc 1 197 10 is_stmt 0 view .LVU124
 495 017a 2C4D     		ldr	r5, .L16+48
 496 017c A989     		ldrh	r1, [r5, #12]
 497 017e 204B     		ldr	r3, .L16+4
 498 0180 9889     		ldrh	r0, [r3, #12]
 499 0182 FFF7FEFF 		bl	Supercap_ADC_to_Current_Funtion
 500              	.LVL49:
 197:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 501              		.loc 1 197 8 discriminator 1 view .LVU125
 502 0186 8DED000A 		vstr.32	s0, [sp]
 198:Core/Src/main.c **** 		temp = Supercap_ADC_to_Current_Funtion(C_right.real_value_12bits,V_1V6.real_value_12bits);
 503              		.loc 1 198 3 is_stmt 1 view .LVU126
 504 018a 334C     		ldr	r4, .L16+92
 505 018c 4FF47A73 		mov	r3, #1000
 506 0190 0422     		movs	r2, #4
 507 0192 6946     		mov	r1, sp
 508 0194 2046     		mov	r0, r4
 509 0196 FFF7FEFF 		bl	HAL_UART_Transmit
 510              	.LVL50:
 199:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 511              		.loc 1 199 3 view .LVU127
 199:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 512              		.loc 1 199 10 is_stmt 0 view .LVU128
 513 019a A989     		ldrh	r1, [r5, #12]
 514 019c 1B4B     		ldr	r3, .L16+16
 515 019e 9889     		ldrh	r0, [r3, #12]
 516 01a0 FFF7FEFF 		bl	Supercap_ADC_to_Current_Funtion
 517              	.LVL51:
 199:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 518              		.loc 1 199 8 discriminator 1 view .LVU129
 519 01a4 8DED000A 		vstr.32	s0, [sp]
 200:Core/Src/main.c **** 		temp = Supercap_ADC_to_Current_Funtion(C_sys.real_value_12bits,V_1V6.real_value_12bits);
 520              		.loc 1 200 3 is_stmt 1 view .LVU130
 521 01a8 4FF47A73 		mov	r3, #1000
 522 01ac 0422     		movs	r2, #4
 523 01ae 6946     		mov	r1, sp
 524 01b0 2046     		mov	r0, r4
 525 01b2 FFF7FEFF 		bl	HAL_UART_Transmit
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 21


 526              	.LVL52:
 201:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 527              		.loc 1 201 3 view .LVU131
 201:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 528              		.loc 1 201 10 is_stmt 0 view .LVU132
 529 01b6 A989     		ldrh	r1, [r5, #12]
 530 01b8 124B     		ldr	r3, .L16+8
 531 01ba 9889     		ldrh	r0, [r3, #12]
 532 01bc FFF7FEFF 		bl	Supercap_ADC_to_Current_Funtion
 533              	.LVL53:
 201:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 534              		.loc 1 201 8 discriminator 1 view .LVU133
 535 01c0 8DED000A 		vstr.32	s0, [sp]
 202:Core/Src/main.c **** 		temp = Supercap_ADC_to_Voltage_Funtion_Ref(V_1V6.real_value_12bits);
 536              		.loc 1 202 3 is_stmt 1 view .LVU134
 537 01c4 4FF47A73 		mov	r3, #1000
 538 01c8 0422     		movs	r2, #4
 539 01ca 6946     		mov	r1, sp
 540 01cc 2046     		mov	r0, r4
 541 01ce FFF7FEFF 		bl	HAL_UART_Transmit
 542              	.LVL54:
 203:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 543              		.loc 1 203 3 view .LVU135
 203:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 544              		.loc 1 203 10 is_stmt 0 view .LVU136
 545 01d2 A889     		ldrh	r0, [r5, #12]
 546 01d4 FFF7FEFF 		bl	Supercap_ADC_to_Voltage_Funtion_Ref
 547              	.LVL55:
 203:Core/Src/main.c **** 		HAL_UART_Transmit(&huart3, (uint8_t*)&(temp), 4, 1000);
 548              		.loc 1 203 8 discriminator 1 view .LVU137
 549 01d8 8DED000A 		vstr.32	s0, [sp]
 204:Core/Src/main.c **** 
 550              		.loc 1 204 3 is_stmt 1 view .LVU138
 551 01dc 4FF47A73 		mov	r3, #1000
 552 01e0 0422     		movs	r2, #4
 553 01e2 6946     		mov	r1, sp
 554 01e4 2046     		mov	r0, r4
 555 01e6 FFF7FEFF 		bl	HAL_UART_Transmit
 556              	.LVL56:
 206:Core/Src/main.c ****   }
 557              		.loc 1 206 3 discriminator 1 view .LVU139
 558 01ea 4FF47A73 		mov	r3, #1000
 559 01ee 0422     		movs	r2, #4
 560 01f0 0DEB0201 		add	r1, sp, r2
 561 01f4 2046     		mov	r0, r4
 562 01f6 FFF7FEFF 		bl	HAL_UART_Transmit
 563              	.LVL57:
 192:Core/Src/main.c ****   {
 564              		.loc 1 192 9 view .LVU140
 565 01fa BEE7     		b	.L14
 566              	.L17:
 567              		.align	2
 568              	.L16:
 569 01fc 00000000 		.word	supercap_ADC1
 570 0200 00000000 		.word	C_left
 571 0204 00000000 		.word	C_sys
 572 0208 04000000 		.word	supercap_ADC3+4
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 22


 573 020c 00000000 		.word	C_right
 574 0210 00000000 		.word	supercap_ADC2
 575 0214 00000000 		.word	V_sys_op
 576 0218 00000000 		.word	V_cap_op
 577 021c 00000000 		.word	V_cap
 578 0220 00000000 		.word	V_bat
 579 0224 00000000 		.word	V_sys
 580 0228 00000000 		.word	supercap_ADC4
 581 022c 00000000 		.word	V_1V6
 582 0230 00000000 		.word	ADC4_3
 583 0234 00000000 		.word	htim1
 584 0238 00000000 		.word	htim3
 585 023c 00000000 		.word	htim4
 586 0240 00000000 		.word	htim2
 587 0244 00000000 		.word	htim5
 588 0248 00000000 		.word	0
 589 024c CDCC8C3F 		.word	1066192077
 590 0250 00000000 		.word	Out_loop_PID
 591 0254 00000000 		.word	In_loop_PID
 592 0258 00000000 		.word	huart3
 593 025c 00000000 		.word	hadc1
 594 0260 00000000 		.word	hadc2
 595 0264 00000000 		.word	hadc3
 596 0268 00000000 		.word	hadc4
 597              		.cfi_endproc
 598              	.LFE333:
 600              		.global	temp2
 601              		.section	.bss.temp2,"aw",%nobits
 602              		.align	2
 605              	temp2:
 606 0000 00000000 		.space	4
 607              		.global	In_loop_PID
 608              		.section	.bss.In_loop_PID,"aw",%nobits
 609              		.align	2
 612              	In_loop_PID:
 613 0000 00000000 		.space	28
 613      00000000 
 613      00000000 
 613      00000000 
 613      00000000 
 614              		.global	Out_loop_PID
 615              		.section	.bss.Out_loop_PID,"aw",%nobits
 616              		.align	2
 619              	Out_loop_PID:
 620 0000 00000000 		.space	28
 620      00000000 
 620      00000000 
 620      00000000 
 620      00000000 
 621              		.global	C_left_kalman
 622              		.section	.data.C_left_kalman,"aw"
 623              		.align	2
 626              	C_left_kalman:
 627 0000 00000000 		.space	16
 627      00000000 
 627      00000000 
 627      00000000 
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 23


 628 0010 0000003F 		.word	1056964608
 629 0014 0000803F 		.word	1065353216
 630              		.global	ADC4_3
 631              		.section	.bss.ADC4_3,"aw",%nobits
 632              		.align	2
 635              	ADC4_3:
 636 0000 00000000 		.space	20
 636      00000000 
 636      00000000 
 636      00000000 
 636      00000000 
 637              		.global	V_1V6
 638              		.section	.bss.V_1V6,"aw",%nobits
 639              		.align	2
 642              	V_1V6:
 643 0000 00000000 		.space	20
 643      00000000 
 643      00000000 
 643      00000000 
 643      00000000 
 644              		.global	V_sys
 645              		.section	.bss.V_sys,"aw",%nobits
 646              		.align	2
 649              	V_sys:
 650 0000 00000000 		.space	20
 650      00000000 
 650      00000000 
 650      00000000 
 650      00000000 
 651              		.global	V_bat
 652              		.section	.bss.V_bat,"aw",%nobits
 653              		.align	2
 656              	V_bat:
 657 0000 00000000 		.space	20
 657      00000000 
 657      00000000 
 657      00000000 
 657      00000000 
 658              		.global	V_cap
 659              		.section	.bss.V_cap,"aw",%nobits
 660              		.align	2
 663              	V_cap:
 664 0000 00000000 		.space	20
 664      00000000 
 664      00000000 
 664      00000000 
 664      00000000 
 665              		.global	V_cap_op
 666              		.section	.bss.V_cap_op,"aw",%nobits
 667              		.align	2
 670              	V_cap_op:
 671 0000 00000000 		.space	20
 671      00000000 
 671      00000000 
 671      00000000 
 671      00000000 
 672              		.global	V_sys_op
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 24


 673              		.section	.bss.V_sys_op,"aw",%nobits
 674              		.align	2
 677              	V_sys_op:
 678 0000 00000000 		.space	20
 678      00000000 
 678      00000000 
 678      00000000 
 678      00000000 
 679              		.global	C_right
 680              		.section	.bss.C_right,"aw",%nobits
 681              		.align	2
 684              	C_right:
 685 0000 00000000 		.space	20
 685      00000000 
 685      00000000 
 685      00000000 
 685      00000000 
 686              		.global	C_sys
 687              		.section	.bss.C_sys,"aw",%nobits
 688              		.align	2
 691              	C_sys:
 692 0000 00000000 		.space	20
 692      00000000 
 692      00000000 
 692      00000000 
 692      00000000 
 693              		.global	C_left
 694              		.section	.bss.C_left,"aw",%nobits
 695              		.align	2
 698              	C_left:
 699 0000 00000000 		.space	20
 699      00000000 
 699      00000000 
 699      00000000 
 699      00000000 
 700              		.global	supercap_ADC4
 701              		.section	.bss.supercap_ADC4,"aw",%nobits
 702              		.align	2
 705              	supercap_ADC4:
 706 0000 00000000 		.space	4
 707              		.global	supercap_ADC3
 708              		.section	.bss.supercap_ADC3,"aw",%nobits
 709              		.align	2
 712              	supercap_ADC3:
 713 0000 00000000 		.space	6
 713      0000
 714              		.global	supercap_ADC2
 715              		.section	.bss.supercap_ADC2,"aw",%nobits
 716              		.align	2
 719              	supercap_ADC2:
 720 0000 00000000 		.space	6
 720      0000
 721              		.global	supercap_ADC1
 722              		.section	.bss.supercap_ADC1,"aw",%nobits
 723              		.align	2
 726              	supercap_ADC1:
 727 0000 00000000 		.space	4
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 25


 728              		.text
 729              	.Letext0:
 730              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 731              		.file 5 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 732              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g473xx.h"
 733              		.file 7 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 734              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 735              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 736              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 737              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 738              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 739              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 740              		.file 14 "Core/Inc/adc.h"
 741              		.file 15 "Core/Inc/tim.h"
 742              		.file 16 "Core/Inc/usart.h"
 743              		.file 17 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/lib/gcc/arm-none-eabi/1
 744              		.file 18 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 745              		.file 19 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 746              		.file 20 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 747              		.file 21 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/s
 748              		.file 22 "Core/Inc/Kalman_Filter.h"
 749              		.file 23 "Core/Inc/supercap.h"
 750              		.file 24 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 751              		.file 25 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 752              		.file 26 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 753              		.file 27 "Core/Inc/fdcan.h"
 754              		.file 28 "Core/Inc/dma.h"
 755              		.file 29 "Core/Inc/gpio.h"
 756              		.file 30 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 757              		.file 31 "<built-in>"
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:21     .text.fputc:00000000 $t
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:27     .text.fputc:00000000 fputc
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:66     .text.fputc:0000001c $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:71     .text.Error_Handler:00000000 $t
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:77     .text.Error_Handler:00000000 Error_Handler
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:109    .text.SystemClock_Config:00000000 $t
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:115    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:236    .text.main:00000000 $t
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:242    .text.main:00000000 main
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:569    .text.main:000001fc $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:726    .bss.supercap_ADC1:00000000 supercap_ADC1
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:698    .bss.C_left:00000000 C_left
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:691    .bss.C_sys:00000000 C_sys
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:712    .bss.supercap_ADC3:00000000 supercap_ADC3
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:684    .bss.C_right:00000000 C_right
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:719    .bss.supercap_ADC2:00000000 supercap_ADC2
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:677    .bss.V_sys_op:00000000 V_sys_op
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:670    .bss.V_cap_op:00000000 V_cap_op
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:663    .bss.V_cap:00000000 V_cap
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:656    .bss.V_bat:00000000 V_bat
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:649    .bss.V_sys:00000000 V_sys
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:705    .bss.supercap_ADC4:00000000 supercap_ADC4
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:642    .bss.V_1V6:00000000 V_1V6
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:635    .bss.ADC4_3:00000000 ADC4_3
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:619    .bss.Out_loop_PID:00000000 Out_loop_PID
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:612    .bss.In_loop_PID:00000000 In_loop_PID
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:605    .bss.temp2:00000000 temp2
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:602    .bss.temp2:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:609    .bss.In_loop_PID:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:616    .bss.Out_loop_PID:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:626    .data.C_left_kalman:00000000 C_left_kalman
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:623    .data.C_left_kalman:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:632    .bss.ADC4_3:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:639    .bss.V_1V6:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:646    .bss.V_sys:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:653    .bss.V_bat:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:660    .bss.V_cap:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:667    .bss.V_cap_op:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:674    .bss.V_sys_op:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:681    .bss.C_right:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:688    .bss.C_sys:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:695    .bss.C_left:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:702    .bss.supercap_ADC4:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:709    .bss.supercap_ADC3:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:716    .bss.supercap_ADC2:00000000 $d
C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s:723    .bss.supercap_ADC1:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Transmit
huart3
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
ARM GAS  C:\Users\HRb\AppData\Local\Temp\ccBm5oq3.s 			page 27


MX_GPIO_Init
MX_DMA_Init
MX_ADC1_Init
MX_ADC2_Init
MX_TIM1_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
MX_USART3_UART_Init
MX_TIM3_Init
MX_TIM4_Init
MX_ADC4_Init
MX_FDCAN1_Init
MX_ADC5_Init
MX_ADC3_Init
MX_TIM2_Init
MX_TIM5_Init
HAL_ADCEx_Calibration_Start
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
HAL_TIM_PWM_Start
HAL_TIMEx_PWMN_Start
HAL_TIM_Base_Start_IT
Supercap_PID_Init
Supercap_ADC_to_Current_Funtion
Supercap_ADC_to_Voltage_Funtion_Ref
htim1
htim3
htim4
htim2
htim5
hadc1
hadc2
hadc3
hadc4
