
                        DC Professional (TM)
                           DC Expert (TM)
                            DC Ultra (TM)
                       FloorPlan Manager (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                        Library Compiler (TM)
                      DesignWare Developer (TM)
                          DFT Compiler (TM)
                            BSD Compiler
                         Power Compiler (TM)

             Version B-2008.09 for linux -- Aug 25, 2008
              Copyright (c) 1988-2008 by Synopsys, Inc.
                         ALL RIGHTS RESERVED

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

The above trademark notice does not imply that you are licensed to use 
all of the listed products. You are licensed to use only those products 
for which you have lawfully obtained a valid license key.

Initializing...
#
# Your design
#
set base_name "core"
core
set vnet_file "mips_final.vnet"
mips_final.vnet
set sdc_file  "core.sdc"
core.sdc
set sdf_file  "mips.sdf"
mips.sdf
set spef_file "mips.spef"
mips.spef
#
# Libraries
#
set target_library "~matutani/lib/fast.db ~matutani/lib/typical.db ~matutani/lib/slow.db"
~matutani/lib/fast.db ~matutani/lib/typical.db ~matutani/lib/slow.db
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set link_library [concat "*" $target_library $synthetic_library]
* ~matutani/lib/fast.db ~matutani/lib/typical.db ~matutani/lib/slow.db dw_foundation.sldb
set symbol_library "generic.sldb"
generic.sldb
define_design_lib WORK -path ./WORK
1
#
# Read post-layout netlist
#
read_file -format verilog $vnet_file
Loading db file '/home/staff2/matutani/lib/fast.db'
Loading db file '/home/staff2/matutani/lib/typical.db'
Loading db file '/home/staff2/matutani/lib/slow.db'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/gtech.db'
Loading db file '/usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/cur10/j/j141405n/ics_vlsi_final/mips_final.vnet'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/cur10/j/j141405n/ics_vlsi_final/mips_final.vnet
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/cur10/j/j141405n/ics_vlsi_final/alu_DW01_add_0.db:alu_DW01_add_0'
Loaded 13 designs.
Current design is 'alu_DW01_add_0'.
alu_DW01_add_0 alu alucontrol alu_decoder core_DW01_add_0 execute_write_clk state_to_control executor decode_execute_clk regfile decoder fetch_decode_clk core
current_design $base_name
Current design is 'core'.
{core}
link

  Linking design 'core'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (13 designs)              /home/cur10/j/j141405n/ics_vlsi_final/core.db, etc
  NangateOpenCellLibrary (library) /home/staff2/matutani/lib/fast.db
  NangateOpenCellLibrary (library) /home/staff2/matutani/lib/typical.db
  NangateOpenCellLibrary (library) /home/staff2/matutani/lib/slow.db
  dw_foundation.sldb (library) /usr/local/vdec/synopsys/syn_vB-2008.09/libraries/syn/dw_foundation.sldb

1
#
# Delay and RC information
#
read_sdc $sdc_file

Reading SDC version 1.7...
1
read_sdf $sdf_file
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Reading 'maximum' values for 'maximum delay analysis'. (SDFN-16)
Information: Reading 'minimum' values for 'minimum delay analysis'. (SDFN-16)
1
read_parasitics $spef_file
Information: Library unit = 1.000000 ns. (SPEF-10)
Information: Derived delay scale factor = 0.001000. (SPEF-11)
Information: Library unit = 0.001000 pF. (SPEF-10)
Information: Derived capacitance scale factor = 999.999939. (SPEF-12)
Information: Library unit = 999.999939 kOhm. (SPEF-10)
Information: Derived resistance scale factor = 0.000001. (SPEF-13)

Reading /home/cur10/j/j141405n/ics_vlsi_final/mips.spef ...

Information: Path delimiter = /. (SPEF-2)
Information: Pin delimiter = :. (SPEF-3)

2242 RNETs/DNETs have been read.


0 net completion steps have been performed.
0 nets have been skipped due to partial parasitics

1
# report_timing
# report_reference -hier
# quit
Information: Defining new variable 'base_name'. (CMD-041)
Information: Defining new variable 'spef_file'. (CMD-041)
Information: Defining new variable 'vnet_file'. (CMD-041)
Information: Defining new variable 'sdf_file'. (CMD-041)
Information: Defining new variable 'sdc_file'. (CMD-041)
dc_shell> repo
report_annotated_check                  report_clock_constraint                 report_disable_timing                   report_path_budget                      report_scan_replacement                 
report_annotated_delay                  report_clock_fanout                     report_dp_smartgen_options              report_path_group                       report_scan_state                       
report_annotated_transition             report_clock_gating                     report_dw_rp_group_options              report_pin_map                          report_scan_suppress_toggling           
report_app_var                          report_clock_gating_check               report_fault                            report_pin_name_synonym                 report_supply_net                       
report_area                             report_clock_timing                     report_fsm                              report_pipeline_scan_data_configuration report_supply_port                      
report_attribute                        report_clock_tree                       report_hierarchy                        report_port                             report_synlib                           
report_attributes                       report_clocks                           report_ideal_network                    report_power                            report_synthetic                        
report_auto_ungroup                     report_compile_options                  report_internal_loads                   report_power_calculation                report_target_library_subset            
report_autofix_configuration            report_constraint                       report_isolate_ports                    report_power_domain                     report_test_assume                      
report_autofix_element                  report_constraints                      report_isolation_cell                   report_power_gating                     report_test_model                       
report_boundary_cell                    report_crpr                             report_level_shifter                    report_power_pin_info                   report_test_point_element               
report_boundary_cell_io                 report_delay_calculation                report_lib                              report_power_switch                     report_testability_configuration        
report_bsd_ac_port                      report_design                           report_logicbist_configuration          report_pst                              report_threshold_voltage_group          
report_bsd_compliance                   report_design_lib                       report_mode                             report_qor                              report_timing                           
report_bsd_configuration                report_dft_clock_controller             report_multibit                         report_qor_snapshot                     report_timing_derate                    
report_bsd_instruction                  report_dft_configuration                report_mw_lib                           report_reference                        report_timing_requirements              
report_bsd_linkage_port                 report_dft_connect                      report_name_rules                       report_resources                        report_transitive_fanin                 
report_bsd_power_up_reset               report_dft_design                       report_names                            report_retention_cell                   report_transitive_fanout                
report_buffer_tree                      report_dft_drc_rules                    report_net                              report_saif                             report_ultra_optimization               
report_buffer_tree_qor                  report_dft_drc_violations               report_net_changes                      report_scan_chain                       report_units                            
report_bus                              report_dft_equivalent_signals           report_net_characteristics              report_scan_compression_configuration   report_use_test_model                   
report_cache                            report_dft_insertion_configuration      report_net_fanout                       report_scan_configuration               report_wire_load                        
report_case_analysis                    report_dft_logic_usage                  report_operand_isolation                report_scan_group                       report_wrapper_configuration            
report_cell                             report_dft_partition                    report_operating_conditions             report_scan_link                        
report_check_library_options            report_dft_signal                       report_partitions                       report_scan_path                        
report_clock                            report_direct_power_rail_tie            report_pass_data                        report_scan_register_type               
dc_shell> report_timi
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : core
Version: B-2008.09
Date   : Mon Jul 31 23:12:29 2017
****************************************

Timing delays computed with Innovus delay calculator.

 * Some/all delay information is back-annotated.

Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: declk/alucont_E_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ewclk/aluresult_W_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  declk/alucont_E_reg[2]/CK (DFF_X1)                      0.00       0.00 r
  declk/alucont_E_reg[2]/Q (DFF_X1)                       0.40 *     0.40 r
  declk/alucont_E[2] (decode_execute_clk)                 0.00       0.40 r
  exec1/alucont[2] (executor)                             0.00       0.40 r
  exec1/alu1/alucont[2] (alu)                             0.00       0.40 r
  exec1/alu1/FE_OFC12_alucont_E_2/Z (BUF_X8)              0.18 *     0.58 r
  exec1/alu1/FE_RC_4_0/ZN (OAI21_X1)                      0.09 *     0.67 f
  exec1/alu1/add_1_root_add_13_2/B[0] (alu_DW01_add_0)
                                                          0.00       0.67 f
  exec1/alu1/add_1_root_add_13_2/U1_0/CO (FA_X1)          0.32 *     0.99 f
  exec1/alu1/add_1_root_add_13_2/U1_1/CO (FA_X1)          0.28 *     1.26 f
  exec1/alu1/add_1_root_add_13_2/U1_2/CO (FA_X1)          0.27 *     1.54 f
  exec1/alu1/add_1_root_add_13_2/U1_3/CO (FA_X1)          0.28 *     1.82 f
  exec1/alu1/add_1_root_add_13_2/U1_4/CO (FA_X1)          0.29 *     2.11 f
  exec1/alu1/add_1_root_add_13_2/U1_5/CO (FA_X1)          0.28 *     2.39 f
  exec1/alu1/add_1_root_add_13_2/U1_6/CO (FA_X1)          0.28 *     2.67 f
  exec1/alu1/add_1_root_add_13_2/U1_7/CO (FA_X1)          0.28 *     2.95 f
  exec1/alu1/add_1_root_add_13_2/U1_8/CO (FA_X1)          0.28 *     3.23 f
  exec1/alu1/add_1_root_add_13_2/U1_9/CO (FA_X1)          0.28 *     3.51 f
  exec1/alu1/add_1_root_add_13_2/U1_10/CO (FA_X1)         0.28 *     3.79 f
  exec1/alu1/add_1_root_add_13_2/U1_11/CO (FA_X1)         0.28 *     4.06 f
  exec1/alu1/add_1_root_add_13_2/U1_12/CO (FA_X1)         0.28 *     4.34 f
  exec1/alu1/add_1_root_add_13_2/U1_13/CO (FA_X1)         0.28 *     4.62 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_14/CO (FA_X1)         0.28 *     4.90 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_15/CO (FA_X1)         0.28 *     5.18 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_16/CO (FA_X1)         0.28 *     5.46 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_17/CO (FA_X1)         0.28 *     5.74 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_18/CO (FA_X1)         0.28 *     6.02 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_19/CO (FA_X1)         0.29 *     6.30 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_20/CO (FA_X1)         0.28 *     6.58 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_21/CO (FA_X1)         0.28 *     6.86 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_22/CO (FA_X1)         0.28 *     7.14 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_23/CO (FA_X1)         0.29 *     7.43 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_24/CO (FA_X1)         0.28 *     7.70 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_25/CO (FA_X1)         0.28 *     7.99 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_26/CO (FA_X1)         0.30 *     8.29 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/FE_RC_18_0/ZN (NAND2_X1)
[7m--More--[0m[A
[K                                                          0.08 *     8.37 r
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/FE_RC_15_0/ZN (NAND3_X1)
[7m--More--[0m[A
[K                                                          0.10 *     8.47 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/FE_RC_12_0/ZN (NAND2_X1)
[7m--More--[0m[A
[K                                                          0.08 *     8.56 r
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/FE_RC_9_0/ZN (NAND3_X1)
[7m--More--[0m[A
[K                                                          0.09 *     8.64 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_29/CO (FA_X1)         0.28 *     8.92 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_30/CO (FA_X1)         0.28 *     9.20 f
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/U1_31/S (FA_X1)          0.41 *     9.61 r
[7m--More--[0m[A
[K  exec1/alu1/add_1_root_add_13_2/SUM[31] (alu_DW01_add_0)
[7m--More--[0m[A
[K                                                          0.00       9.61 r
[7m--More--[0m[A
[K  exec1/alu1/U138/ZN (NAND2_X1)                           0.04 *     9.65 f
[7m--More--[0m[A
[K  exec1/alu1/FE_RC_0_0/ZN (NAND2_X1)                      0.06 *     9.71 r
[7m--More--[0m[A
[K  exec1/alu1/result[31] (alu)                             0.00       9.71 r
[7m--More--[0m[A
[K  exec1/aluresult[31] (executor)                          0.00       9.71 r
[7m--More--[0m[A
[K  ewclk/aluresult_E[31] (execute_write_clk)               0.00       9.71 r
[7m--More--[0m[A
[K  ewclk/U3/ZN (AND2_X1)                                   0.09 *     9.80 r
[7m--More--[0m[A
[K  ewclk/aluresult_W_reg[31]/D (DFF_X1)                    0.00 *     9.80 r
[7m--More--[0m[A
[K  data arrival time                                                  9.80
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K  clock clk (rise edge)                                  10.00      10.00
[7m--More--[0m[A
[K  clock network delay (ideal)                             0.00      10.00
[7m--More--[0m[A
[K  clock uncertainty                                      -0.02       9.98
[7m--More--[0m[A
[K  ewclk/aluresult_W_reg[31]/CK (DFF_X1)                   0.00       9.98 r
[7m--More--[0m[A
[K  library setup time                                     -0.05 *     9.93
[7m--More--[0m[A
[K  data required time                                                 9.93
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  data required time                                                 9.93
[7m--More--[0m[A
[K  data arrival time                                                 -9.80
[7m--More--[0m[A
[K  --------------------------------------------------------------------------
[7m--More--[0m[A
[K  slack (MET)                                                        0.13
[7m--More--[0m[A
[K
[7m--More--[0m[A
[K
1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> i[Krepo
report_annotated_check                  report_clock_constraint                 report_disable_timing                   report_path_budget                      report_scan_replacement                 
report_annotated_delay                  report_clock_fanout                     report_dp_smartgen_options              report_path_group                       report_scan_state                       
report_annotated_transition             report_clock_gating                     report_dw_rp_group_options              report_pin_map                          report_scan_suppress_toggling           
report_app_var                          report_clock_gating_check               report_fault                            report_pin_name_synonym                 report_supply_net                       
report_area                             report_clock_timing                     report_fsm                              report_pipeline_scan_data_configuration report_supply_port                      
report_attribute                        report_clock_tree                       report_hierarchy                        report_port                             report_synlib                           
report_attributes                       report_clocks                           report_ideal_network                    report_power                            report_synthetic                        
report_auto_ungroup                     report_compile_options                  report_internal_loads                   report_power_calculation                report_target_library_subset            
report_autofix_configuration            report_constraint                       report_isolate_ports                    report_power_domain                     report_test_assume                      
report_autofix_element                  report_constraints                      report_isolation_cell                   report_power_gating                     report_test_model                       
report_boundary_cell                    report_crpr                             report_level_shifter                    report_power_pin_info                   report_test_point_element               
report_boundary_cell_io                 report_delay_calculation                report_lib                              report_power_switch                     report_testability_configuration        
report_bsd_ac_port                      report_design                           report_logicbist_configuration          report_pst                              report_threshold_voltage_group          
report_bsd_compliance                   report_design_lib                       report_mode                             report_qor                              report_timing                           
report_bsd_configuration                report_dft_clock_controller             report_multibit                         report_qor_snapshot                     report_timing_derate                    
report_bsd_instruction                  report_dft_configuration                report_mw_lib                           report_reference                        report_timing_requirements              
report_bsd_linkage_port                 report_dft_connect                      report_name_rules                       report_resources                        report_transitive_fanin                 
report_bsd_power_up_reset               report_dft_design                       report_names                            report_retention_cell                   report_transitive_fanout                
report_buffer_tree                      report_dft_drc_rules                    report_net                              report_saif                             report_ultra_optimization               
report_buffer_tree_qor                  report_dft_drc_violations               report_net_changes                      report_scan_chain                       report_units                            
report_bus                              report_dft_equivalent_signals           report_net_characteristics              report_scan_compression_configuration   report_use_test_model                   
report_cache                            report_dft_insertion_configuration      report_net_fanout                       report_scan_configuration               report_wire_load                        
report_case_analysis                    report_dft_logic_usage                  report_operand_isolation                report_scan_group                       report_wrapper_configuration            
report_cell                             report_dft_partition                    report_operating_conditions             report_scan_link                        
report_check_library_options            report_dft_signal                       report_partitions                       report_scan_path                        
report_clock                            report_direct_power_rail_tie            report_pass_data                        report_scan_register_type               
dc_shell> report_reference 
 
****************************************
Report : reference
Design : core
Version: B-2008.09
Date   : Mon Jul 31 23:18:20 2017
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
AND2_X1            NangateOpenCellLibrary
                                  1.064000       1      1.064000  
AND2_X2            NangateOpenCellLibrary
                                  1.330000       2      2.660000  
AOI22_X1           NangateOpenCellLibrary
                                  1.330000       3      3.990000  
AOI22_X2           NangateOpenCellLibrary
                                  2.394000      29     69.426002  
BUF_X4             NangateOpenCellLibrary
                                  1.862000       1      1.862000  
CLKBUF_X2          NangateOpenCellLibrary
                                  1.064000       2      2.128000  
CLKBUF_X3          NangateOpenCellLibrary
                                  1.330000      17     22.610001  
DFF_X1             NangateOpenCellLibrary
                                  4.522000      32    144.703995  n
INV_X1             NangateOpenCellLibrary
                                  0.532000      62     32.984000  
INV_X2             NangateOpenCellLibrary
                                  0.798000       3      2.394000  
INV_X4             NangateOpenCellLibrary
                                  1.330000       1      1.330000  
NAND2_X1           NangateOpenCellLibrary
                                  0.798000       1      0.798000  
OAI22_X1           NangateOpenCellLibrary
                                  1.330000      32     42.560001  
OR2_X1             NangateOpenCellLibrary
                                  1.064000       1      1.064000  
core_DW01_add_0                 120.764001       1    120.764001  h
decode_execute_clk              644.251981       1    644.251981  h, n
decoder                          43.358000       1     43.358000  h
execute_write_clk               396.605989       1    396.605989  h, n
executor                        425.067999       1    425.067999  h
fetch_decode_clk                330.371991       1    330.371991  h, n
regfile                        2135.447954       1   2135.447954  h, n
[7m--More--[0m[A
[Kstate_to_control                  7.714000       1      7.714000  h
[7m--More--[0m[A
[K-----------------------------------------------------------------------------
[7m--More--[0m[A
[KTotal 22 references                                  4433.155914
1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> make[K[K[K[Kexit

Thank you...
