{"Source Block": ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr_up.v@228:252@HdlStmProcess", "  assign up_ch_lpm_dfe_n = up_lpm_dfe_n;\n  assign up_ch_rate = up_rate;\n  assign up_ch_sys_clk_sel = up_sys_clk_sel;\n  assign up_ch_out_clk_sel = up_out_clk_sel;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_lpm_dfe_n <= LPM_OR_DFE_N;\n      up_rate <= RATE;\n      up_sys_clk_sel <= SYS_CLK_SEL;\n      up_out_clk_sel <= OUT_CLK_SEL;\n    end else begin\n      if ((up_wreq == 1'b1) && (up_waddr == 10'h008)) begin\n        up_lpm_dfe_n <= up_wdata[12];\n        up_rate <= up_wdata[10:8];\n        up_sys_clk_sel <= up_wdata[5:4];\n        up_out_clk_sel <= up_wdata[2:0];\n      end\n    end\n  end\n\n  // common access\n\n  assign up_cm_sel = up_icm_sel;\n  assign up_cm_enb = up_icm_enb;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[238, "      up_tx_diffctrl <= TX_DIFFCTRL;\n"], [238, "      up_tx_postcursor <= TX_POSTCURSOR;\n"], [238, "      up_tx_precursor <= TX_PRECURSOR;\n"], [245, "      if ((up_wreq == 1'b1) && (up_waddr == 10'h030)) begin\n"], [245, "        up_tx_diffctrl <= up_wdata[3:0];\n"], [245, "      end\n"], [245, "      if ((up_wreq == 1'b1) && (up_waddr == 10'h031)) begin\n"], [245, "        up_tx_postcursor <= up_wdata[4:0];\n"], [245, "      end\n"], [245, "      if ((up_wreq == 1'b1) && (up_waddr == 10'h032)) begin\n"], [245, "        up_tx_precursor <= up_wdata[4:0];\n"], [245, "      end\n"]]}}