# VHDL implementation of DPD encoded adder/subtractor
