#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e4544f0300 .scope module, "AudVid" "AudVid" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Reset"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "I2SCLK"
    .port_info 3 /INPUT 4 "Address"
    .port_info 4 /INPUT 32 "Data"
    .port_info 5 /INPUT 1 "Enable"
    .port_info 6 /OUTPUT 1 "TFT_SPI_CLK"
    .port_info 7 /OUTPUT 1 "TFT_SPI_CS"
    .port_info 8 /OUTPUT 1 "TFT_SPI_MOSI"
    .port_info 9 /OUTPUT 1 "TFT_RST"
    .port_info 10 /OUTPUT 1 "TFT_RS"
    .port_info 11 /OUTPUT 1 "SD_SPI_CLK"
    .port_info 12 /OUTPUT 1 "SD_SPI_CS"
    .port_info 13 /OUTPUT 1 "SD_SPI_MOSI"
    .port_info 14 /INPUT 1 "SD_SPI_MISO"
    .port_info 15 /OUTPUT 1 "SD_SPI_COUNT_DEBUG"
    .port_info 16 /OUTPUT 1 "SD_SPI_UTILCOUNT_DEBUG"
    .port_info 17 /OUTPUT 1 "I2S_DATA"
    .port_info 18 /OUTPUT 1 "I2S_CLK"
    .port_info 19 /OUTPUT 1 "I2S_WS"
o0x7f43257134d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55e4545b8500_0 .net "Address", 3 0, o0x7f43257134d8;  0 drivers
o0x7f4325713508 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e4545b8600_0 .net "Data", 31 0, o0x7f4325713508;  0 drivers
o0x7f4325713538 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b86e0_0 .net "Enable", 0 0, o0x7f4325713538;  0 drivers
o0x7f4325713568 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b8780_0 .net "I2SCLK", 0 0, o0x7f4325713568;  0 drivers
o0x7f4325713598 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b8840_0 .net "I2S_CLK", 0 0, o0x7f4325713598;  0 drivers
o0x7f43257135c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b8900_0 .net "I2S_DATA", 0 0, o0x7f43257135c8;  0 drivers
o0x7f43257135f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b89c0_0 .net "I2S_WS", 0 0, o0x7f43257135f8;  0 drivers
o0x7f4325711b58 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b8a80_0 .net "MasterCLK", 0 0, o0x7f4325711b58;  0 drivers
o0x7f4325712338 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b8b20_0 .net "Reset", 0 0, o0x7f4325712338;  0 drivers
v0x55e4545b8bc0_0 .net "SD_EnableDataRead", 0 0, v0x55e4545b1570_0;  1 drivers
o0x7f43257122d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55e4545b8c60_0 .net "SD_InputAddress", 15 0, o0x7f43257122d8;  0 drivers
v0x55e4545b8d30_0 .net "SD_InputData", 7 0, v0x55e45450d410_0;  1 drivers
v0x55e4545b8dd0_0 .net "SD_InputDataClock", 0 0, L_0x55e4544e2940;  1 drivers
v0x55e4545b8e70_0 .net "SD_SPI_CLK", 0 0, L_0x55e4545d9690;  1 drivers
v0x55e4545b8f60_0 .net "SD_SPI_COUNT_DEBUG", 0 0, L_0x55e4545d9d90;  1 drivers
v0x55e4545b9050_0 .net "SD_SPI_CS", 0 0, v0x55e4545b1c80_0;  1 drivers
o0x7f4325711168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b90f0_0 .net "SD_SPI_MISO", 0 0, o0x7f4325711168;  0 drivers
v0x55e4545b92f0_0 .net "SD_SPI_MOSI", 0 0, L_0x55e4545d9250;  1 drivers
v0x55e4545b93e0_0 .net "SD_SPI_UTILCOUNT_DEBUG", 0 0, L_0x55e4545dabc0;  1 drivers
o0x7f43257132f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55e4545b94d0_0 .net "TFT_Data", 15 0, o0x7f43257132f8;  0 drivers
v0x55e4545b9570_0 .net "TFT_DataClock", 0 0, L_0x55e4544d96d0;  1 drivers
RS_0x7f4325712cf8 .resolv tri, v0x55e4545b59c0_0, L_0x55e4545dcca0;
v0x55e4545b9610_0 .net8 "TFT_RS", 0 0, RS_0x7f4325712cf8;  2 drivers
o0x7f4325713628 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545b96b0_0 .net "TFT_RST", 0 0, o0x7f4325713628;  0 drivers
v0x55e4545b9750_0 .net "TFT_SPI_CLK", 0 0, L_0x55e4545dc5c0;  1 drivers
v0x55e4545b9840_0 .net "TFT_SPI_CS", 0 0, v0x55e4545b43b0_0;  1 drivers
v0x55e4545b9930_0 .net "TFT_SPI_MOSI", 0 0, L_0x55e4545dbee0;  1 drivers
E_0x55e45447a380 .event posedge, v0x55e4545b17f0_0;
S_0x55e45454b970 .scope module, "sd_spi" "SD_SPI" 2 37, 3 1 0, S_0x55e4544f0300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "SPI_MISO"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "SPI_CS"
    .port_info 6 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 7 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 8 /OUTPUT 8 "InputData"
    .port_info 9 /OUTPUT 1 "EnableDataRead"
    .port_info 10 /OUTPUT 1 "InputDataClock"
    .port_info 11 /INPUT 16 "InputAddress"
L_0x55e4544e2940 .functor NOT 1, v0x55e454542550_0, C4<0>, C4<0>, C4<0>;
v0x55e4545b13a0_0 .var "Address", 15 0;
v0x55e4545b1480_0 .net "DataClock", 0 0, v0x55e454542550_0;  1 drivers
v0x55e4545b1570_0 .var "EnableDataRead", 0 0;
v0x55e4545b1640_0 .net "InputAddress", 15 0, o0x7f43257122d8;  alias, 0 drivers
v0x55e4545b16e0_0 .net "InputData", 7 0, v0x55e45450d410_0;  alias, 1 drivers
v0x55e4545b17f0_0 .net "InputDataClock", 0 0, L_0x55e4544e2940;  alias, 1 drivers
v0x55e4545b1890_0 .net "MasterCLK", 0 0, o0x7f4325711b58;  alias, 0 drivers
v0x55e4545b1980_0 .var "OutputData", 7 0;
v0x55e4545b1a40_0 .net "Reset", 0 0, o0x7f4325712338;  alias, 0 drivers
v0x55e4545b1ae0_0 .net "SPI_CLK", 0 0, L_0x55e4545d9690;  alias, 1 drivers
v0x55e4545b1bb0_0 .net "SPI_COUNT_DEBUG", 0 0, L_0x55e4545d9d90;  alias, 1 drivers
v0x55e4545b1c80_0 .var "SPI_CS", 0 0;
v0x55e4545b1d20_0 .var "SPI_Enable", 0 0;
v0x55e4545b1dc0_0 .net "SPI_InitClock", 0 0, v0x55e4545af480_0;  1 drivers
v0x55e4545b1e90_0 .net "SPI_InputCLK", 0 0, L_0x55e4545db400;  1 drivers
v0x55e4545b1f30_0 .net "SPI_MISO", 0 0, o0x7f4325711168;  alias, 0 drivers
v0x55e4545b2000_0 .net "SPI_MOSI", 0 0, L_0x55e4545d9250;  alias, 1 drivers
v0x55e4545b21e0_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, L_0x55e4545dabc0;  alias, 1 drivers
v0x55e4545b22b0_0 .net "SPI_WorkClock", 0 0, v0x55e4545b11b0_0;  1 drivers
v0x55e4545b2380_0 .var "UtilCount", 9 0;
v0x55e4545b2420_0 .var "VideoCount", 9 0;
L_0x7f43256c8378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e4545b24c0_0 .net/2u *"_s0", 1 0, L_0x7f43256c8378;  1 drivers
L_0x7f43256c85b8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b2560_0 .net/2u *"_s10", 31 0, L_0x7f43256c85b8;  1 drivers
v0x55e4545b2640_0 .net *"_s12", 0 0, L_0x55e4545db290;  1 drivers
v0x55e4545b2700_0 .net *"_s6", 31 0, L_0x55e4545db150;  1 drivers
L_0x7f43256c8570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b27e0_0 .net *"_s9", 25 0, L_0x7f43256c8570;  1 drivers
v0x55e4545b28c0_0 .var "count", 5 0;
E_0x55e45447a580 .event posedge, v0x55e4545b1570_0;
E_0x55e45447d190 .event posedge, v0x55e454542550_0;
L_0x55e4545da230 .concat [ 6 2 0 0], v0x55e4545b28c0_0, L_0x7f43256c8378;
L_0x55e4545db060 .part v0x55e4545b2380_0, 0, 8;
L_0x55e4545db150 .concat [ 6 26 0 0], v0x55e4545b28c0_0, L_0x7f43256c8570;
L_0x55e4545db290 .cmp/gt 32, L_0x7f43256c85b8, L_0x55e4545db150;
L_0x55e4545db400 .functor MUXZ 1, v0x55e4545b11b0_0, v0x55e4545af480_0, L_0x55e4545db290, C4<>;
S_0x55e45451c960 .scope module, "spi" "FullSPI" 3 55, 4 1 0, S_0x55e45454b970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55e45452cec0_0 .var "Data", 7 0;
v0x55e454542550_0 .var "DataClk", 0 0;
v0x55e45450d410_0 .var "InputData", 7 0;
v0x55e45451be90_0 .net "OutputData", 7 0, v0x55e4545b1980_0;  1 drivers
v0x55e45451c420_0 .net "SPI_CLK", 0 0, L_0x55e4545d9690;  alias, 1 drivers
v0x55e454516a10_0 .net "SPI_Enable", 0 0, v0x55e4545b1d20_0;  1 drivers
v0x55e454516fa0_0 .net "SPI_InputCLK", 0 0, L_0x55e4545db400;  alias, 1 drivers
v0x55e4545acad0_0 .net "SPI_MISO", 0 0, o0x7f4325711168;  alias, 0 drivers
v0x55e4545acb90_0 .net "SPI_MOSI", 0 0, L_0x55e4545d9250;  alias, 1 drivers
L_0x7f43256c8018 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55e4545acc50_0 .net/2u *"_s0", 31 0, L_0x7f43256c8018;  1 drivers
v0x55e4545acd30_0 .net *"_s10", 1 0, L_0x55e4545d8f60;  1 drivers
L_0x7f43256c80a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545ace10_0 .net *"_s13", 0 0, L_0x7f43256c80a8;  1 drivers
L_0x7f43256c80f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545acef0_0 .net/2u *"_s14", 1 0, L_0x7f43256c80f0;  1 drivers
v0x55e4545acfd0_0 .net *"_s16", 1 0, L_0x55e4545d90d0;  1 drivers
v0x55e4545ad0b0_0 .net *"_s2", 31 0, L_0x55e4545d8b90;  1 drivers
v0x55e4545ad190_0 .net *"_s20", 1 0, L_0x55e4545d9380;  1 drivers
L_0x7f43256c8138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545ad270_0 .net *"_s23", 0 0, L_0x7f43256c8138;  1 drivers
L_0x7f43256c8180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545ad350_0 .net/2u *"_s24", 1 0, L_0x7f43256c8180;  1 drivers
v0x55e4545ad430_0 .net *"_s26", 1 0, L_0x55e4545d9500;  1 drivers
L_0x7f43256c8060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545ad510_0 .net *"_s5", 28 0, L_0x7f43256c8060;  1 drivers
v0x55e4545ad5f0_0 .net *"_s6", 31 0, L_0x55e4545d8ce0;  1 drivers
v0x55e4545ad6d0_0 .net *"_s9", 0 0, L_0x55e4545d8e20;  1 drivers
v0x55e4545ad7b0_0 .var "count", 2 0;
E_0x55e45447ce70 .event posedge, v0x55e454516fa0_0;
E_0x55e454593640 .event negedge, v0x55e454516fa0_0;
L_0x55e4545d8b90 .concat [ 3 29 0 0], v0x55e4545ad7b0_0, L_0x7f43256c8060;
L_0x55e4545d8ce0 .arith/sub 32, L_0x7f43256c8018, L_0x55e4545d8b90;
L_0x55e4545d8e20 .part/v v0x55e4545b1980_0, L_0x55e4545d8ce0, 1;
L_0x55e4545d8f60 .concat [ 1 1 0 0], L_0x55e4545d8e20, L_0x7f43256c80a8;
L_0x55e4545d90d0 .functor MUXZ 2, L_0x7f43256c80f0, L_0x55e4545d8f60, v0x55e4545b1d20_0, C4<>;
L_0x55e4545d9250 .part L_0x55e4545d90d0, 0, 1;
L_0x55e4545d9380 .concat [ 1 1 0 0], L_0x55e4545db400, L_0x7f43256c8138;
L_0x55e4545d9500 .functor MUXZ 2, L_0x7f43256c8180, L_0x55e4545d9380, v0x55e4545b1d20_0, C4<>;
L_0x55e4545d9690 .part L_0x55e4545d9500, 0, 1;
S_0x55e4545ad990 .scope module, "spiCount" "FullSPI" 3 65, 4 1 0, S_0x55e45454b970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55e4545adbd0_0 .var "Data", 7 0;
v0x55e4545adcb0_0 .var "DataClk", 0 0;
v0x55e4545add70_0 .var "InputData", 7 0;
v0x55e4545ade30_0 .net "OutputData", 7 0, L_0x55e4545da230;  1 drivers
v0x55e4545adf10_0 .net "SPI_CLK", 0 0, L_0x55e4545da140;  1 drivers
v0x55e4545ae020_0 .net "SPI_Enable", 0 0, v0x55e4545b1d20_0;  alias, 1 drivers
v0x55e4545ae0c0_0 .net "SPI_InputCLK", 0 0, L_0x55e4545db400;  alias, 1 drivers
o0x7f43257116d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545ae160_0 .net "SPI_MISO", 0 0, o0x7f43257116d8;  0 drivers
v0x55e4545ae200_0 .net "SPI_MOSI", 0 0, L_0x55e4545d9d90;  alias, 1 drivers
L_0x7f43256c81c8 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55e4545ae2a0_0 .net/2u *"_s0", 31 0, L_0x7f43256c81c8;  1 drivers
v0x55e4545ae380_0 .net *"_s10", 1 0, L_0x55e4545d9aa0;  1 drivers
L_0x7f43256c8258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545ae460_0 .net *"_s13", 0 0, L_0x7f43256c8258;  1 drivers
L_0x7f43256c82a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545ae540_0 .net/2u *"_s14", 1 0, L_0x7f43256c82a0;  1 drivers
v0x55e4545ae620_0 .net *"_s16", 1 0, L_0x55e4545d9ca0;  1 drivers
v0x55e4545ae700_0 .net *"_s2", 31 0, L_0x55e4545d9780;  1 drivers
v0x55e4545ae7e0_0 .net *"_s20", 1 0, L_0x55e4545d9ec0;  1 drivers
L_0x7f43256c82e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545ae8c0_0 .net *"_s23", 0 0, L_0x7f43256c82e8;  1 drivers
L_0x7f43256c8330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545ae9a0_0 .net/2u *"_s24", 1 0, L_0x7f43256c8330;  1 drivers
v0x55e4545aea80_0 .net *"_s26", 1 0, L_0x55e4545d9fb0;  1 drivers
L_0x7f43256c8210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545aeb60_0 .net *"_s5", 28 0, L_0x7f43256c8210;  1 drivers
v0x55e4545aec40_0 .net *"_s6", 31 0, L_0x55e4545d9870;  1 drivers
v0x55e4545aed20_0 .net *"_s9", 0 0, L_0x55e4545d99b0;  1 drivers
v0x55e4545aee00_0 .var "count", 2 0;
L_0x55e4545d9780 .concat [ 3 29 0 0], v0x55e4545aee00_0, L_0x7f43256c8210;
L_0x55e4545d9870 .arith/sub 32, L_0x7f43256c81c8, L_0x55e4545d9780;
L_0x55e4545d99b0 .part/v L_0x55e4545da230, L_0x55e4545d9870, 1;
L_0x55e4545d9aa0 .concat [ 1 1 0 0], L_0x55e4545d99b0, L_0x7f43256c8258;
L_0x55e4545d9ca0 .functor MUXZ 2, L_0x7f43256c82a0, L_0x55e4545d9aa0, v0x55e4545b1d20_0, C4<>;
L_0x55e4545d9d90 .part L_0x55e4545d9ca0, 0, 1;
L_0x55e4545d9ec0 .concat [ 1 1 0 0], L_0x55e4545db400, L_0x7f43256c82e8;
L_0x55e4545d9fb0 .functor MUXZ 2, L_0x7f43256c8330, L_0x55e4545d9ec0, v0x55e4545b1d20_0, C4<>;
L_0x55e4545da140 .part L_0x55e4545d9fb0, 0, 1;
S_0x55e4545aefe0 .scope module, "spiInitClock" "FrequencyGenerator" 3 43, 5 1 0, S_0x55e45454b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e45455b080 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x55e45455b0c0 .param/l "frequency" 0 5 1, +C4<00000000000001100001101010000000>;
P_0x55e45455b100 .param/l "limit" 0 5 6, +C4<00000000000000000000000011111010>;
v0x55e4545af3a0_0 .net "InputCLK", 0 0, o0x7f4325711b58;  alias, 0 drivers
v0x55e4545af480_0 .var "OutputCLK", 0 0;
v0x55e4545af540_0 .var "counter", 7 0;
E_0x55e4545af320 .event posedge, v0x55e4545af3a0_0;
S_0x55e4545af690 .scope module, "spiUtilCount" "FullSPI" 3 72, 4 1 0, S_0x55e45454b970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55e4545af8b0_0 .var "Data", 7 0;
v0x55e4545af990_0 .var "DataClk", 0 0;
v0x55e4545afa50_0 .var "InputData", 7 0;
v0x55e4545afb40_0 .net "OutputData", 7 0, L_0x55e4545db060;  1 drivers
v0x55e4545afc20_0 .net "SPI_CLK", 0 0, L_0x55e4545daf70;  1 drivers
v0x55e4545afd30_0 .net "SPI_Enable", 0 0, v0x55e4545b1d20_0;  alias, 1 drivers
v0x55e4545afe20_0 .net "SPI_InputCLK", 0 0, L_0x55e4545db400;  alias, 1 drivers
o0x7f4325711d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545aff10_0 .net "SPI_MISO", 0 0, o0x7f4325711d38;  0 drivers
v0x55e4545affd0_0 .net "SPI_MOSI", 0 0, L_0x55e4545dabc0;  alias, 1 drivers
L_0x7f43256c83c0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55e4545b0090_0 .net/2u *"_s0", 31 0, L_0x7f43256c83c0;  1 drivers
v0x55e4545b0170_0 .net *"_s10", 1 0, L_0x55e4545da6c0;  1 drivers
L_0x7f43256c8450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545b0250_0 .net *"_s13", 0 0, L_0x7f43256c8450;  1 drivers
L_0x7f43256c8498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545b0330_0 .net/2u *"_s14", 1 0, L_0x7f43256c8498;  1 drivers
v0x55e4545b0410_0 .net *"_s16", 1 0, L_0x55e4545da940;  1 drivers
v0x55e4545b04f0_0 .net *"_s2", 31 0, L_0x55e4545da370;  1 drivers
v0x55e4545b05d0_0 .net *"_s20", 1 0, L_0x55e4545dacf0;  1 drivers
L_0x7f43256c84e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545b06b0_0 .net *"_s23", 0 0, L_0x7f43256c84e0;  1 drivers
L_0x7f43256c8528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545b0790_0 .net/2u *"_s24", 1 0, L_0x7f43256c8528;  1 drivers
v0x55e4545b0870_0 .net *"_s26", 1 0, L_0x55e4545dade0;  1 drivers
L_0x7f43256c8408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b0950_0 .net *"_s5", 28 0, L_0x7f43256c8408;  1 drivers
v0x55e4545b0a30_0 .net *"_s6", 31 0, L_0x55e4545da490;  1 drivers
v0x55e4545b0b10_0 .net *"_s9", 0 0, L_0x55e4545da5d0;  1 drivers
v0x55e4545b0bf0_0 .var "count", 2 0;
L_0x55e4545da370 .concat [ 3 29 0 0], v0x55e4545b0bf0_0, L_0x7f43256c8408;
L_0x55e4545da490 .arith/sub 32, L_0x7f43256c83c0, L_0x55e4545da370;
L_0x55e4545da5d0 .part/v L_0x55e4545db060, L_0x55e4545da490, 1;
L_0x55e4545da6c0 .concat [ 1 1 0 0], L_0x55e4545da5d0, L_0x7f43256c8450;
L_0x55e4545da940 .functor MUXZ 2, L_0x7f43256c8498, L_0x55e4545da6c0, v0x55e4545b1d20_0, C4<>;
L_0x55e4545dabc0 .part L_0x55e4545da940, 0, 1;
L_0x55e4545dacf0 .concat [ 1 1 0 0], L_0x55e4545db400, L_0x7f43256c84e0;
L_0x55e4545dade0 .functor MUXZ 2, L_0x7f43256c8528, L_0x55e4545dacf0, v0x55e4545b1d20_0, C4<>;
L_0x55e4545daf70 .part L_0x55e4545dade0, 0, 1;
S_0x55e4545b0dd0 .scope module, "spiWorkClock" "FrequencyGenerator" 3 49, 5 1 0, S_0x55e45454b970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e454551a00 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000000101>;
P_0x55e454551a40 .param/l "frequency" 0 5 1, +C4<00000000101111101011110000100000>;
P_0x55e454551a80 .param/l "limit" 0 5 6, +C4<00000000000000000000000000001000>;
v0x55e4545b10f0_0 .net "InputCLK", 0 0, o0x7f4325711b58;  alias, 0 drivers
v0x55e4545b11b0_0 .var "OutputCLK", 0 0;
v0x55e4545b1250_0 .var "counter", 4 0;
S_0x55e4545b2b20 .scope module, "tft_spi" "TFT_SPI" 2 52, 6 1 0, S_0x55e4544f0300;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "RS"
    .port_info 6 /OUTPUT 1 "SPI_CS"
    .port_info 7 /OUTPUT 1 "RST"
    .port_info 8 /OUTPUT 1 "DataClock"
P_0x55e4545b2cc0 .param/l "InitDataSize" 0 6 14, +C4<00000000000000000000000001101000>;
P_0x55e4545b2d00 .param/l "InitFrequency" 0 6 15, +C4<00000000000000000010011100010000>;
P_0x55e4545b2d40 .param/l "InitFrequencyBits" 0 6 16, +C4<00000000000000000000000000011010>;
P_0x55e4545b2d80 .param/l "WorkFrequency" 0 6 17, +C4<00000000010011000100101101000000>;
P_0x55e4545b2dc0 .param/l "WorkFrequencyBits" 0 6 18, +C4<00000000000000000000000000011000>;
P_0x55e4545b2e00 .param/l "delayTime" 0 6 21, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0x55e4545b2e40 .param/l "delayUnit" 0 6 19, +C4<00000000000000000000000000001010>;
L_0x55e4544d96d0 .functor BUFZ 1, v0x55e4545b5890_0, C4<0>, C4<0>, C4<0>;
v0x55e4545b6a10_0 .net "DataClock", 0 0, L_0x55e4544d96d0;  alias, 1 drivers
v0x55e4545b6ad0_0 .net "InitData", 15 0, L_0x55e4545db810;  1 drivers
v0x55e4545b6bc0_0 .net "InitRegPointer", 24 0, v0x55e4545b3c00_0;  1 drivers
v0x55e4545b6ce0_0 .net "InitReg_RS", 0 0, L_0x55e4545dbb80;  1 drivers
v0x55e4545b6d80_0 .net "MasterCLK", 0 0, o0x7f4325711b58;  alias, 0 drivers
v0x55e4545b6e70_0 .net "OutputData", 15 0, L_0x55e4545dc2a0;  1 drivers
v0x55e4545b6f10_0 .net8 "RS", 0 0, RS_0x7f4325712cf8;  alias, 2 drivers
v0x55e4545b6fe0_0 .net8 "RST", 0 0, RS_0x7f4325712cf8;  alias, 2 drivers
v0x55e4545b70d0_0 .net "Reset", 0 0, o0x7f4325712338;  alias, 0 drivers
v0x55e4545b7170_0 .net "SPI_CLK", 0 0, L_0x55e4545dc5c0;  alias, 1 drivers
v0x55e4545b7210_0 .net "SPI_CS", 0 0, v0x55e4545b43b0_0;  alias, 1 drivers
v0x55e4545b72b0_0 .net "SPI_InitRegClock", 0 0, v0x55e4545b6070_0;  1 drivers
v0x55e4545b7380_0 .net "SPI_MOSI", 0 0, L_0x55e4545dbee0;  alias, 1 drivers
v0x55e4545b7450_0 .net "SPI_WorkClock", 0 0, v0x55e4545b6800_0;  1 drivers
v0x55e4545b7520_0 .net *"_s0", 63 0, L_0x55e4545dc020;  1 drivers
v0x55e4545b75c0_0 .net *"_s10", 63 0, L_0x55e4545dc3e0;  1 drivers
L_0x7f43256c87b0 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b7660_0 .net *"_s13", 38 0, L_0x7f43256c87b0;  1 drivers
L_0x7f43256c87f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b7700_0 .net/2u *"_s14", 63 0, L_0x7f43256c87f8;  1 drivers
v0x55e4545b77a0_0 .net *"_s16", 0 0, L_0x55e4545dc480;  1 drivers
v0x55e4545b7860_0 .net *"_s20", 63 0, L_0x55e4545dc790;  1 drivers
L_0x7f43256c8840 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b7940_0 .net *"_s23", 38 0, L_0x7f43256c8840;  1 drivers
L_0x7f43256c8888 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b7a20_0 .net/2u *"_s24", 63 0, L_0x7f43256c8888;  1 drivers
v0x55e4545b7b00_0 .net *"_s26", 0 0, L_0x55e4545dc880;  1 drivers
v0x55e4545b7bc0_0 .net *"_s28", 1 0, L_0x55e4545dca10;  1 drivers
L_0x7f43256c8720 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b7ca0_0 .net *"_s3", 38 0, L_0x7f43256c8720;  1 drivers
L_0x7f43256c88d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545b7d80_0 .net *"_s31", 0 0, L_0x7f43256c88d0;  1 drivers
L_0x7f43256c8918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545b7e60_0 .net/2u *"_s32", 1 0, L_0x7f43256c8918;  1 drivers
v0x55e4545b7f40_0 .net *"_s34", 1 0, L_0x55e4545dcb00;  1 drivers
L_0x7f43256c8768 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b8020_0 .net/2u *"_s4", 63 0, L_0x7f43256c8768;  1 drivers
v0x55e4545b8100_0 .net *"_s6", 0 0, L_0x55e4545dc160;  1 drivers
v0x55e4545b81c0_0 .net "data", 15 0, o0x7f43257132f8;  alias, 0 drivers
v0x55e4545b82a0_0 .net "dataClk", 0 0, v0x55e4545b5890_0;  1 drivers
L_0x55e4545dc020 .concat [ 25 39 0 0], v0x55e4545b3c00_0, L_0x7f43256c8720;
L_0x55e4545dc160 .cmp/gt 64, L_0x7f43256c8768, L_0x55e4545dc020;
L_0x55e4545dc2a0 .functor MUXZ 16, o0x7f43257132f8, L_0x55e4545db810, L_0x55e4545dc160, C4<>;
L_0x55e4545dc3e0 .concat [ 25 39 0 0], v0x55e4545b3c00_0, L_0x7f43256c87b0;
L_0x55e4545dc480 .cmp/gt 64, L_0x7f43256c87f8, L_0x55e4545dc3e0;
L_0x55e4545dc5c0 .functor MUXZ 1, v0x55e4545b6800_0, v0x55e4545b6070_0, L_0x55e4545dc480, C4<>;
L_0x55e4545dc790 .concat [ 25 39 0 0], v0x55e4545b3c00_0, L_0x7f43256c8840;
L_0x55e4545dc880 .cmp/gt 64, L_0x7f43256c8888, L_0x55e4545dc790;
L_0x55e4545dca10 .concat [ 1 1 0 0], L_0x55e4545dbb80, L_0x7f43256c88d0;
L_0x55e4545dcb00 .functor MUXZ 2, L_0x7f43256c8918, L_0x55e4545dca10, L_0x55e4545dc880, C4<>;
L_0x55e4545dcca0 .part L_0x55e4545dcb00, 0, 1;
S_0x55e4545b3470 .scope module, "counter" "Counter" 6 62, 7 2 0, S_0x55e4545b2b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x55e4545b3160 .param/l "Begin" 0 7 2, +C4<00000000000000000000000000000000>;
P_0x55e4545b31a0 .param/l "End" 0 7 2, +C4<00000000000000000000000000000000000000000000000000000011010101000>;
P_0x55e4545b31e0 .param/l "bitsNumber" 0 7 2, +C4<00000000000000000000000000011001>;
P_0x55e4545b3220 .param/l "mode" 0 7 2, +C4<00000000000000000000000000000000>;
L_0x55e4544d97c0 .functor OR 1, v0x55e4545b5890_0, o0x7f4325712338, C4<0>, C4<0>;
v0x55e4545b3a60_0 .net *"_s1", 0 0, L_0x55e4544d97c0;  1 drivers
v0x55e4545b3b40_0 .net "clk", 0 0, v0x55e4545b5890_0;  alias, 1 drivers
v0x55e4545b3c00_0 .var "count", 24 0;
v0x55e4545b3cf0_0 .var "init", 0 0;
v0x55e4545b3db0_0 .net "reset", 0 0, o0x7f4325712338;  alias, 0 drivers
E_0x55e4545b39e0 .event posedge, L_0x55e4544d97c0;
S_0x55e4545b3f00 .scope module, "initializationRegister" "InitializationRegister" 6 54, 8 4 0, S_0x55e4545b2b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x55e454592d40 .param/l "InitFrequency" 0 8 4, +C4<00000000000000000010011100010000>;
P_0x55e454592d80 .param/l "delayUnit" 0 8 4, +C4<00000000000000000000000000001010>;
v0x55e4545b4310_0 .net "CLK", 0 0, o0x7f4325711b58;  alias, 0 drivers
v0x55e4545b43b0_0 .var "CS", 0 0;
v0x55e4545b4470 .array "Data", 0 103, 16 0;
v0x55e4545b4540_0 .net "OutData", 15 0, L_0x55e4545db810;  alias, 1 drivers
v0x55e4545b4620_0 .net "RS", 0 0, L_0x55e4545dbb80;  alias, 1 drivers
v0x55e4545b4730_0 .net *"_s0", 16 0, L_0x55e4545db630;  1 drivers
v0x55e4545b4810_0 .net *"_s10", 7 0, L_0x55e4545db9f0;  1 drivers
L_0x7f43256c8648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545b48f0_0 .net *"_s13", 0 0, L_0x7f43256c8648;  1 drivers
v0x55e4545b49d0_0 .net *"_s2", 7 0, L_0x55e4545db6d0;  1 drivers
L_0x7f43256c8600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545b4ab0_0 .net *"_s5", 0 0, L_0x7f43256c8600;  1 drivers
v0x55e4545b4b90_0 .net *"_s8", 16 0, L_0x55e4545db950;  1 drivers
v0x55e4545b4c70_0 .var "address", 6 0;
v0x55e4545b4d50_0 .net "pointer", 24 0, v0x55e4545b3c00_0;  alias, 1 drivers
L_0x55e4545db630 .array/port v0x55e4545b4470, L_0x55e4545db6d0;
L_0x55e4545db6d0 .concat [ 7 1 0 0], v0x55e4545b4c70_0, L_0x7f43256c8600;
L_0x55e4545db810 .part L_0x55e4545db630, 0, 16;
L_0x55e4545db950 .array/port v0x55e4545b4470, L_0x55e4545db9f0;
L_0x55e4545db9f0 .concat [ 7 1 0 0], v0x55e4545b4c70_0, L_0x7f43256c8648;
L_0x55e4545dbb80 .part L_0x55e4545db950, 16, 1;
S_0x55e4545b4ec0 .scope module, "spi" "SPI" 6 68, 9 1 0, S_0x55e4545b2b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x55e4545b5150_0 .net "SPI_CLK", 0 0, L_0x55e4545dc5c0;  alias, 1 drivers
v0x55e4545b5230_0 .net "SPI_MOSI", 0 0, L_0x55e4545dbee0;  alias, 1 drivers
L_0x7f43256c8690 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55e4545b52f0_0 .net/2u *"_s0", 31 0, L_0x7f43256c8690;  1 drivers
v0x55e4545b53e0_0 .net *"_s2", 31 0, L_0x55e4545dbd00;  1 drivers
L_0x7f43256c86d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545b54c0_0 .net *"_s5", 27 0, L_0x7f43256c86d8;  1 drivers
v0x55e4545b55f0_0 .net *"_s6", 31 0, L_0x55e4545dbda0;  1 drivers
v0x55e4545b56d0_0 .var "count", 3 0;
v0x55e4545b57b0_0 .net "data", 15 0, L_0x55e4545dc2a0;  alias, 1 drivers
v0x55e4545b5890_0 .var "dataClk", 0 0;
v0x55e4545b59c0_0 .var "reset", 0 0;
v0x55e4545b5a60_0 .var "reseted", 0 0;
E_0x55e4545b50f0 .event negedge, v0x55e4545b5150_0;
L_0x55e4545dbd00 .concat [ 4 28 0 0], v0x55e4545b56d0_0, L_0x7f43256c86d8;
L_0x55e4545dbda0 .arith/sub 32, L_0x7f43256c8690, L_0x55e4545dbd00;
L_0x55e4545dbee0 .part/v L_0x55e4545dc2a0, L_0x55e4545dbda0, 1;
S_0x55e4545b5bf0 .scope module, "spiInitRegClock" "FrequencyGenerator" 6 40, 5 1 0, S_0x55e4545b2b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e454573960 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011010>;
P_0x55e4545739a0 .param/l "frequency" 0 5 1, +C4<00000000000000000010011100010000>;
P_0x55e4545739e0 .param/l "limit" 0 5 6, +C4<00000000000000000010011100010000>;
v0x55e4545b5fb0_0 .net "InputCLK", 0 0, o0x7f4325711b58;  alias, 0 drivers
v0x55e4545b6070_0 .var "OutputCLK", 0 0;
v0x55e4545b6130_0 .var "counter", 25 0;
S_0x55e4545b6280 .scope module, "spiWorkClock" "FrequencyGenerator" 6 46, 5 1 0, S_0x55e4545b2b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e4545b6450 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011000>;
P_0x55e4545b6490 .param/l "frequency" 0 5 1, +C4<00000000010011000100101101000000>;
P_0x55e4545b64d0 .param/l "limit" 0 5 6, +C4<00000000000000000000000000010100>;
v0x55e4545b6740_0 .net "InputCLK", 0 0, o0x7f4325711b58;  alias, 0 drivers
v0x55e4545b6800_0 .var "OutputCLK", 0 0;
v0x55e4545b68c0_0 .var "counter", 23 0;
S_0x55e45447f0d0 .scope module, "ButtonDebouncer" "ButtonDebouncer" 10 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Input"
    .port_info 2 /OUTPUT 1 "Output"
L_0x55e4544d98f0 .functor AND 1, v0x55e4545ba8b0_0, L_0x55e4545dceb0, C4<1>, C4<1>;
o0x7f4325713b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545ba430_0 .net "Input", 0 0, o0x7f4325713b08;  0 drivers
v0x55e4545ba4f0_0 .net "Output", 0 0, L_0x55e4544d98f0;  1 drivers
v0x55e4545ba5b0_0 .net "VerificationClk", 0 0, v0x55e4545ba250_0;  1 drivers
v0x55e4545ba680_0 .net *"_s1", 0 0, L_0x55e4545dceb0;  1 drivers
o0x7f4325713a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545ba720_0 .net "clk", 0 0, o0x7f4325713a18;  0 drivers
v0x55e4545ba810_0 .var "prevState", 0 0;
v0x55e4545ba8b0_0 .var "state", 0 0;
E_0x55e4545b9c60 .event posedge, v0x55e4545ba250_0;
L_0x55e4545dceb0 .reduce/nor v0x55e4545ba810_0;
S_0x55e4545b9ce0 .scope module, "verificationCLk" "FrequencyGenerator" 10 14, 5 1 0, S_0x55e45447f0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e4545b9ed0 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000010101>;
P_0x55e4545b9f10 .param/l "frequency" 0 5 1, +C4<00000000000000000000000000110010>;
P_0x55e4545b9f50 .param/l "limit" 0 5 6, +C4<00000000000111101000010010000000>;
v0x55e4545ba170_0 .net "InputCLK", 0 0, o0x7f4325713a18;  alias, 0 drivers
v0x55e4545ba250_0 .var "OutputCLK", 0 0;
v0x55e4545ba310_0 .var "counter", 20 0;
E_0x55e4545ba0f0 .event posedge, v0x55e4545ba170_0;
S_0x55e454592580 .scope module, "FrequencyDivider" "FrequencyDivider" 11 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e454592cb0 .param/l "bitsNumber" 0 11 2, +C4<00000000000000000000000000010100>;
P_0x55e454592cf0 .param/l "divider" 0 11 2, +C4<00000000000000000000000001100100>;
o0x7f4325713c88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545baa30_0 .net "InputCLK", 0 0, o0x7f4325713c88;  0 drivers
v0x55e4545bab10_0 .var "OutputCLK", 0 0;
v0x55e4545babd0_0 .var "count", 19 0;
E_0x55e4545ba9d0 .event posedge, v0x55e4545baa30_0;
S_0x55e4544fe080 .scope module, "SD_SPI_TB" "SD_SPI_TB" 12 6;
 .timescale -9 -12;
v0x55e4545c23b0_0 .var "InputAddress", 15 0;
v0x55e4545c24c0_0 .net "SPI_CLK", 0 0, L_0x55e4545dd970;  1 drivers
v0x55e4545c2560_0 .net "SPI_CS", 0 0, v0x55e4545c1510_0;  1 drivers
v0x55e4545c2630_0 .var "SPI_MISO", 0 0;
v0x55e4545c2720_0 .net "SPI_MOSI", 0 0, L_0x55e4545dd580;  1 drivers
v0x55e4545c2860_0 .var *"_s0", 0 0; Local signal
v0x55e4545c2900_0 .var "reset", 0 0;
v0x55e4545c29a0_0 .var "sys_clk_i", 0 0;
S_0x55e4545bad20 .scope begin, "TEST_CASE" "TEST_CASE" 12 73, 12 73 0, S_0x55e4544fe080;
 .timescale -9 -12;
S_0x55e4545baef0 .scope module, "uut" "SD_SPI" 12 15, 3 1 0, S_0x55e4544fe080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "MasterCLK"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /INPUT 1 "SPI_MISO"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "SPI_CS"
    .port_info 6 /OUTPUT 1 "SPI_COUNT_DEBUG"
    .port_info 7 /OUTPUT 1 "SPI_UTILCOUNT_DEBUG"
    .port_info 8 /OUTPUT 8 "InputData"
    .port_info 9 /OUTPUT 1 "EnableDataRead"
    .port_info 10 /OUTPUT 1 "InputDataClock"
    .port_info 11 /INPUT 16 "InputAddress"
L_0x55e4545937f0 .functor NOT 1, v0x55e4545bb7c0_0, C4<0>, C4<0>, C4<0>;
v0x55e4545c0c30_0 .var "Address", 15 0;
v0x55e4545c0d10_0 .net "DataClock", 0 0, v0x55e4545bb7c0_0;  1 drivers
v0x55e4545c0e00_0 .var "EnableDataRead", 0 0;
v0x55e4545c0ed0_0 .net "InputAddress", 15 0, v0x55e4545c23b0_0;  1 drivers
v0x55e4545c0f70_0 .net "InputData", 7 0, v0x55e4545bb880_0;  1 drivers
v0x55e4545c1080_0 .net "InputDataClock", 0 0, L_0x55e4545937f0;  1 drivers
v0x55e4545c1120_0 .net "MasterCLK", 0 0, v0x55e4545c29a0_0;  1 drivers
v0x55e4545c1210_0 .var "OutputData", 7 0;
v0x55e4545c12d0_0 .net "Reset", 0 0, v0x55e4545c2900_0;  1 drivers
v0x55e4545c1370_0 .net "SPI_CLK", 0 0, L_0x55e4545dd970;  alias, 1 drivers
v0x55e4545c1440_0 .net "SPI_COUNT_DEBUG", 0 0, L_0x55e4545de000;  1 drivers
v0x55e4545c1510_0 .var "SPI_CS", 0 0;
v0x55e4545c15b0_0 .var "SPI_Enable", 0 0;
v0x55e4545c1650_0 .net "SPI_InitClock", 0 0, v0x55e4545bea60_0;  1 drivers
v0x55e4545c1720_0 .net "SPI_InputCLK", 0 0, L_0x55e4545df430;  1 drivers
v0x55e4545c17c0_0 .net "SPI_MISO", 0 0, v0x55e4545c2630_0;  1 drivers
v0x55e4545c1890_0 .net "SPI_MOSI", 0 0, L_0x55e4545dd580;  alias, 1 drivers
v0x55e4545c1a70_0 .net "SPI_UTILCOUNT_DEBUG", 0 0, L_0x55e4545debd0;  1 drivers
v0x55e4545c1b40_0 .net "SPI_WorkClock", 0 0, v0x55e4545c0a40_0;  1 drivers
v0x55e4545c1c10_0 .var "UtilCount", 9 0;
v0x55e4545c1cb0_0 .var "VideoCount", 9 0;
L_0x7f43256c8cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e4545c1d50_0 .net/2u *"_s0", 1 0, L_0x7f43256c8cc0;  1 drivers
L_0x7f43256c8f00 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c1df0_0 .net/2u *"_s10", 31 0, L_0x7f43256c8f00;  1 drivers
v0x55e4545c1ed0_0 .net *"_s12", 0 0, L_0x55e4545df2f0;  1 drivers
v0x55e4545c1f90_0 .net *"_s6", 31 0, L_0x55e4545df1b0;  1 drivers
L_0x7f43256c8eb8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c2070_0 .net *"_s9", 25 0, L_0x7f43256c8eb8;  1 drivers
v0x55e4545c2150_0 .var "count", 5 0;
E_0x55e4545bb210 .event posedge, v0x55e4545c0e00_0;
E_0x55e4545bb270 .event posedge, v0x55e4545bb7c0_0;
L_0x55e4545de4f0 .concat [ 6 2 0 0], v0x55e4545c2150_0, L_0x7f43256c8cc0;
L_0x55e4545df0c0 .part v0x55e4545c1c10_0, 0, 8;
L_0x55e4545df1b0 .concat [ 6 26 0 0], v0x55e4545c2150_0, L_0x7f43256c8eb8;
L_0x55e4545df2f0 .cmp/gt 32, L_0x7f43256c8f00, L_0x55e4545df1b0;
L_0x55e4545df430 .functor MUXZ 1, v0x55e4545c0a40_0, v0x55e4545bea60_0, L_0x55e4545df2f0, C4<>;
S_0x55e4545bb2d0 .scope module, "spi" "FullSPI" 3 55, 4 1 0, S_0x55e4545baef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55e4545bb6c0_0 .var "Data", 7 0;
v0x55e4545bb7c0_0 .var "DataClk", 0 0;
v0x55e4545bb880_0 .var "InputData", 7 0;
v0x55e4545bb970_0 .net "OutputData", 7 0, v0x55e4545c1210_0;  1 drivers
v0x55e4545bba50_0 .net "SPI_CLK", 0 0, L_0x55e4545dd970;  alias, 1 drivers
v0x55e4545bbb60_0 .net "SPI_Enable", 0 0, v0x55e4545c15b0_0;  1 drivers
v0x55e4545bbc20_0 .net "SPI_InputCLK", 0 0, L_0x55e4545df430;  alias, 1 drivers
v0x55e4545bbce0_0 .net "SPI_MISO", 0 0, v0x55e4545c2630_0;  alias, 1 drivers
v0x55e4545bbda0_0 .net "SPI_MOSI", 0 0, L_0x55e4545dd580;  alias, 1 drivers
L_0x7f43256c8960 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55e4545bbe60_0 .net/2u *"_s0", 31 0, L_0x7f43256c8960;  1 drivers
v0x55e4545bbf40_0 .net *"_s10", 1 0, L_0x55e4545dd2c0;  1 drivers
L_0x7f43256c89f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545bc020_0 .net *"_s13", 0 0, L_0x7f43256c89f0;  1 drivers
L_0x7f43256c8a38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545bc100_0 .net/2u *"_s14", 1 0, L_0x7f43256c8a38;  1 drivers
v0x55e4545bc1e0_0 .net *"_s16", 1 0, L_0x55e4545dd400;  1 drivers
v0x55e4545bc2c0_0 .net *"_s2", 31 0, L_0x55e4545dcf50;  1 drivers
v0x55e4545bc3a0_0 .net *"_s20", 1 0, L_0x55e4545dd6b0;  1 drivers
L_0x7f43256c8a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545bc480_0 .net *"_s23", 0 0, L_0x7f43256c8a80;  1 drivers
L_0x7f43256c8ac8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545bc670_0 .net/2u *"_s24", 1 0, L_0x7f43256c8ac8;  1 drivers
v0x55e4545bc750_0 .net *"_s26", 1 0, L_0x55e4545dd7e0;  1 drivers
L_0x7f43256c89a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545bc830_0 .net *"_s5", 28 0, L_0x7f43256c89a8;  1 drivers
v0x55e4545bc910_0 .net *"_s6", 31 0, L_0x55e4545dd040;  1 drivers
v0x55e4545bc9f0_0 .net *"_s9", 0 0, L_0x55e4545dd180;  1 drivers
v0x55e4545bcad0_0 .var "count", 2 0;
E_0x55e4545bb5e0 .event posedge, v0x55e4545bbc20_0;
E_0x55e4545bb660 .event negedge, v0x55e4545bbc20_0;
L_0x55e4545dcf50 .concat [ 3 29 0 0], v0x55e4545bcad0_0, L_0x7f43256c89a8;
L_0x55e4545dd040 .arith/sub 32, L_0x7f43256c8960, L_0x55e4545dcf50;
L_0x55e4545dd180 .part/v v0x55e4545c1210_0, L_0x55e4545dd040, 1;
L_0x55e4545dd2c0 .concat [ 1 1 0 0], L_0x55e4545dd180, L_0x7f43256c89f0;
L_0x55e4545dd400 .functor MUXZ 2, L_0x7f43256c8a38, L_0x55e4545dd2c0, v0x55e4545c15b0_0, C4<>;
L_0x55e4545dd580 .part L_0x55e4545dd400, 0, 1;
L_0x55e4545dd6b0 .concat [ 1 1 0 0], L_0x55e4545df430, L_0x7f43256c8a80;
L_0x55e4545dd7e0 .functor MUXZ 2, L_0x7f43256c8ac8, L_0x55e4545dd6b0, v0x55e4545c15b0_0, C4<>;
L_0x55e4545dd970 .part L_0x55e4545dd7e0, 0, 1;
S_0x55e4545bccb0 .scope module, "spiCount" "FullSPI" 3 65, 4 1 0, S_0x55e4545baef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55e4545bcf70_0 .var "Data", 7 0;
v0x55e4545bd050_0 .var "DataClk", 0 0;
v0x55e4545bd110_0 .var "InputData", 7 0;
v0x55e4545bd1d0_0 .net "OutputData", 7 0, L_0x55e4545de4f0;  1 drivers
v0x55e4545bd2b0_0 .net "SPI_CLK", 0 0, L_0x55e4545de400;  1 drivers
v0x55e4545bd3c0_0 .net "SPI_Enable", 0 0, v0x55e4545c15b0_0;  alias, 1 drivers
v0x55e4545bd460_0 .net "SPI_InputCLK", 0 0, L_0x55e4545df430;  alias, 1 drivers
o0x7f4325714438 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545bd530_0 .net "SPI_MISO", 0 0, o0x7f4325714438;  0 drivers
v0x55e4545bd5d0_0 .net "SPI_MOSI", 0 0, L_0x55e4545de000;  alias, 1 drivers
L_0x7f43256c8b10 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55e4545bd670_0 .net/2u *"_s0", 31 0, L_0x7f43256c8b10;  1 drivers
v0x55e4545bd750_0 .net *"_s10", 1 0, L_0x55e4545ddd80;  1 drivers
L_0x7f43256c8ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545bd830_0 .net *"_s13", 0 0, L_0x7f43256c8ba0;  1 drivers
L_0x7f43256c8be8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545bd910_0 .net/2u *"_s14", 1 0, L_0x7f43256c8be8;  1 drivers
v0x55e4545bd9f0_0 .net *"_s16", 1 0, L_0x55e4545ddec0;  1 drivers
v0x55e4545bdad0_0 .net *"_s2", 31 0, L_0x55e4545dda60;  1 drivers
v0x55e4545bdbb0_0 .net *"_s20", 1 0, L_0x55e4545de180;  1 drivers
L_0x7f43256c8c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545bdc90_0 .net *"_s23", 0 0, L_0x7f43256c8c30;  1 drivers
L_0x7f43256c8c78 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545bde80_0 .net/2u *"_s24", 1 0, L_0x7f43256c8c78;  1 drivers
v0x55e4545bdf60_0 .net *"_s26", 1 0, L_0x55e4545de270;  1 drivers
L_0x7f43256c8b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545be040_0 .net *"_s5", 28 0, L_0x7f43256c8b58;  1 drivers
v0x55e4545be120_0 .net *"_s6", 31 0, L_0x55e4545ddb50;  1 drivers
v0x55e4545be200_0 .net *"_s9", 0 0, L_0x55e4545ddc90;  1 drivers
v0x55e4545be2e0_0 .var "count", 2 0;
L_0x55e4545dda60 .concat [ 3 29 0 0], v0x55e4545be2e0_0, L_0x7f43256c8b58;
L_0x55e4545ddb50 .arith/sub 32, L_0x7f43256c8b10, L_0x55e4545dda60;
L_0x55e4545ddc90 .part/v L_0x55e4545de4f0, L_0x55e4545ddb50, 1;
L_0x55e4545ddd80 .concat [ 1 1 0 0], L_0x55e4545ddc90, L_0x7f43256c8ba0;
L_0x55e4545ddec0 .functor MUXZ 2, L_0x7f43256c8be8, L_0x55e4545ddd80, v0x55e4545c15b0_0, C4<>;
L_0x55e4545de000 .part L_0x55e4545ddec0, 0, 1;
L_0x55e4545de180 .concat [ 1 1 0 0], L_0x55e4545df430, L_0x7f43256c8c30;
L_0x55e4545de270 .functor MUXZ 2, L_0x7f43256c8c78, L_0x55e4545de180, v0x55e4545c15b0_0, C4<>;
L_0x55e4545de400 .part L_0x55e4545de270, 0, 1;
S_0x55e4545be4c0 .scope module, "spiInitClock" "FrequencyGenerator" 3 43, 5 1 0, S_0x55e4545baef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e4545be670 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x55e4545be6b0 .param/l "frequency" 0 5 1, +C4<00000000000001100001101010000000>;
P_0x55e4545be6f0 .param/l "limit" 0 5 6, +C4<00000000000000000000000011111010>;
v0x55e4545be980_0 .net "InputCLK", 0 0, v0x55e4545c29a0_0;  alias, 1 drivers
v0x55e4545bea60_0 .var "OutputCLK", 0 0;
v0x55e4545beb20_0 .var "counter", 7 0;
E_0x55e4545be900 .event posedge, v0x55e4545be980_0;
S_0x55e4545bec70 .scope module, "spiUtilCount" "FullSPI" 3 72, 4 1 0, S_0x55e4545baef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "InputData"
    .port_info 1 /INPUT 8 "OutputData"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "SPI_CLK"
    .port_info 4 /INPUT 1 "SPI_MISO"
    .port_info 5 /INPUT 1 "SPI_InputCLK"
    .port_info 6 /OUTPUT 1 "DataClk"
    .port_info 7 /INPUT 1 "SPI_Enable"
v0x55e4545bef60_0 .var "Data", 7 0;
v0x55e4545bf040_0 .var "DataClk", 0 0;
v0x55e4545bf100_0 .var "InputData", 7 0;
v0x55e4545bf1f0_0 .net "OutputData", 7 0, L_0x55e4545df0c0;  1 drivers
v0x55e4545bf2d0_0 .net "SPI_CLK", 0 0, L_0x55e4545defd0;  1 drivers
v0x55e4545bf3e0_0 .net "SPI_Enable", 0 0, v0x55e4545c15b0_0;  alias, 1 drivers
v0x55e4545bf4d0_0 .net "SPI_InputCLK", 0 0, L_0x55e4545df430;  alias, 1 drivers
o0x7f4325714a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545bf5c0_0 .net "SPI_MISO", 0 0, o0x7f4325714a98;  0 drivers
v0x55e4545bf680_0 .net "SPI_MOSI", 0 0, L_0x55e4545debd0;  alias, 1 drivers
L_0x7f43256c8d08 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55e4545bf740_0 .net/2u *"_s0", 31 0, L_0x7f43256c8d08;  1 drivers
v0x55e4545bf820_0 .net *"_s10", 1 0, L_0x55e4545de950;  1 drivers
L_0x7f43256c8d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545bf900_0 .net *"_s13", 0 0, L_0x7f43256c8d98;  1 drivers
L_0x7f43256c8de0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545bf9e0_0 .net/2u *"_s14", 1 0, L_0x7f43256c8de0;  1 drivers
v0x55e4545bfac0_0 .net *"_s16", 1 0, L_0x55e4545dea90;  1 drivers
v0x55e4545bfba0_0 .net *"_s2", 31 0, L_0x55e4545de630;  1 drivers
v0x55e4545bfc80_0 .net *"_s20", 1 0, L_0x55e4545ded50;  1 drivers
L_0x7f43256c8e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545bfd60_0 .net *"_s23", 0 0, L_0x7f43256c8e28;  1 drivers
L_0x7f43256c8e70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545bff50_0 .net/2u *"_s24", 1 0, L_0x7f43256c8e70;  1 drivers
v0x55e4545c0030_0 .net *"_s26", 1 0, L_0x55e4545dee40;  1 drivers
L_0x7f43256c8d50 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c0110_0 .net *"_s5", 28 0, L_0x7f43256c8d50;  1 drivers
v0x55e4545c01f0_0 .net *"_s6", 31 0, L_0x55e4545de720;  1 drivers
v0x55e4545c02d0_0 .net *"_s9", 0 0, L_0x55e4545de860;  1 drivers
v0x55e4545c03b0_0 .var "count", 2 0;
L_0x55e4545de630 .concat [ 3 29 0 0], v0x55e4545c03b0_0, L_0x7f43256c8d50;
L_0x55e4545de720 .arith/sub 32, L_0x7f43256c8d08, L_0x55e4545de630;
L_0x55e4545de860 .part/v L_0x55e4545df0c0, L_0x55e4545de720, 1;
L_0x55e4545de950 .concat [ 1 1 0 0], L_0x55e4545de860, L_0x7f43256c8d98;
L_0x55e4545dea90 .functor MUXZ 2, L_0x7f43256c8de0, L_0x55e4545de950, v0x55e4545c15b0_0, C4<>;
L_0x55e4545debd0 .part L_0x55e4545dea90, 0, 1;
L_0x55e4545ded50 .concat [ 1 1 0 0], L_0x55e4545df430, L_0x7f43256c8e28;
L_0x55e4545dee40 .functor MUXZ 2, L_0x7f43256c8e70, L_0x55e4545ded50, v0x55e4545c15b0_0, C4<>;
L_0x55e4545defd0 .part L_0x55e4545dee40, 0, 1;
S_0x55e4545c0590 .scope module, "spiWorkClock" "FrequencyGenerator" 3 49, 5 1 0, S_0x55e4545baef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e4545c0760 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000000101>;
P_0x55e4545c07a0 .param/l "frequency" 0 5 1, +C4<00000000101111101011110000100000>;
P_0x55e4545c07e0 .param/l "limit" 0 5 6, +C4<00000000000000000000000000001000>;
v0x55e4545c0980_0 .net "InputCLK", 0 0, v0x55e4545c29a0_0;  alias, 1 drivers
v0x55e4545c0a40_0 .var "OutputCLK", 0 0;
v0x55e4545c0ae0_0 .var "counter", 4 0;
S_0x55e454560fd0 .scope module, "TFT_SPI_TB" "TFT_SPI_TB" 13 6;
 .timescale -9 -12;
v0x55e4545c86c0_0 .var "InputData", 15 0;
v0x55e4545c87a0_0 .net "SPI_CLK", 0 0, L_0x55e4545e06d0;  1 drivers
v0x55e4545c8840_0 .net "SPI_MOOSI", 0 0, L_0x55e4545e0040;  1 drivers
v0x55e4545c8930_0 .var *"_s0", 0 0; Local signal
v0x55e4545c89d0_0 .var "sys_clk_i", 0 0;
v0x55e4545c8ac0_0 .var "sys_rst_i", 0 0;
S_0x55e4545c2a40 .scope begin, "TEST_CASE" "TEST_CASE" 13 32, 13 32 0, S_0x55e454560fd0;
 .timescale -9 -12;
S_0x55e4545c2c10 .scope module, "uut" "TFT_SPI" 13 14, 6 1 0, S_0x55e454560fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "MasterCLK"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /OUTPUT 1 "SPI_MOSI"
    .port_info 4 /OUTPUT 1 "SPI_CLK"
    .port_info 5 /OUTPUT 1 "RS"
    .port_info 6 /OUTPUT 1 "SPI_CS"
    .port_info 7 /OUTPUT 1 "RST"
    .port_info 8 /OUTPUT 1 "DataClock"
P_0x55e4545c2de0 .param/l "InitDataSize" 0 6 14, +C4<00000000000000000000000001101000>;
P_0x55e4545c2e20 .param/l "InitFrequency" 0 6 15, +C4<00000000000000000010011100010000>;
P_0x55e4545c2e60 .param/l "InitFrequencyBits" 0 6 16, +C4<00000000000000000000000000011010>;
P_0x55e4545c2ea0 .param/l "WorkFrequency" 0 6 17, +C4<00000000010011000100101101000000>;
P_0x55e4545c2ee0 .param/l "WorkFrequencyBits" 0 6 18, +C4<00000000000000000000000000011000>;
P_0x55e4545c2f20 .param/l "delayTime" 0 6 21, +C4<0000000000000000000000000000000000000000000000000000011001000000>;
P_0x55e4545c2f60 .param/l "delayUnit" 0 6 19, +C4<00000000000000000000000000001010>;
L_0x55e4545dff30 .functor BUFZ 1, v0x55e4545c59a0_0, C4<0>, C4<0>, C4<0>;
v0x55e4545c6be0_0 .net "DataClock", 0 0, L_0x55e4545dff30;  1 drivers
v0x55e4545c6ca0_0 .net "InitData", 15 0, L_0x55e4545df7f0;  1 drivers
v0x55e4545c6d90_0 .net "InitRegPointer", 24 0, v0x55e4545c3cc0_0;  1 drivers
v0x55e4545c6eb0_0 .net "InitReg_RS", 0 0, L_0x55e4545dfb60;  1 drivers
v0x55e4545c6f50_0 .net "MasterCLK", 0 0, v0x55e4545c89d0_0;  1 drivers
v0x55e4545c7040_0 .net "OutputData", 15 0, L_0x55e4545e03b0;  1 drivers
v0x55e4545c70e0_0 .net "RS", 0 0, L_0x55e4545e0db0;  1 drivers
v0x55e4545c7180_0 .net "RST", 0 0, v0x55e4545c5ad0_0;  1 drivers
o0x7f43257155a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e4545c7250_0 .net "Reset", 0 0, o0x7f43257155a8;  0 drivers
v0x55e4545c7320_0 .net "SPI_CLK", 0 0, L_0x55e4545e06d0;  alias, 1 drivers
v0x55e4545c73f0_0 .net "SPI_CS", 0 0, v0x55e4545c4520_0;  1 drivers
v0x55e4545c74c0_0 .net "SPI_InitRegClock", 0 0, v0x55e4545c6280_0;  1 drivers
v0x55e4545c7590_0 .net "SPI_MOSI", 0 0, L_0x55e4545e0040;  alias, 1 drivers
v0x55e4545c7660_0 .net "SPI_WorkClock", 0 0, v0x55e4545c6a00_0;  1 drivers
v0x55e4545c7730_0 .net *"_s0", 63 0, L_0x55e4545e0180;  1 drivers
v0x55e4545c77d0_0 .net *"_s10", 63 0, L_0x55e4545e04f0;  1 drivers
L_0x7f43256c90f8 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c7870_0 .net *"_s13", 38 0, L_0x7f43256c90f8;  1 drivers
L_0x7f43256c9140 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c7910_0 .net/2u *"_s14", 63 0, L_0x7f43256c9140;  1 drivers
v0x55e4545c79b0_0 .net *"_s16", 0 0, L_0x55e4545e0590;  1 drivers
v0x55e4545c7a70_0 .net *"_s20", 63 0, L_0x55e4545e08a0;  1 drivers
L_0x7f43256c9188 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c7b50_0 .net *"_s23", 38 0, L_0x7f43256c9188;  1 drivers
L_0x7f43256c91d0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c7c30_0 .net/2u *"_s24", 63 0, L_0x7f43256c91d0;  1 drivers
v0x55e4545c7d10_0 .net *"_s26", 0 0, L_0x55e4545e0990;  1 drivers
v0x55e4545c7dd0_0 .net *"_s28", 1 0, L_0x55e4545e0b20;  1 drivers
L_0x7f43256c9068 .functor BUFT 1, C4<000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c7eb0_0 .net *"_s3", 38 0, L_0x7f43256c9068;  1 drivers
L_0x7f43256c9218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545c7f90_0 .net *"_s31", 0 0, L_0x7f43256c9218;  1 drivers
L_0x7f43256c9260 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e4545c8070_0 .net/2u *"_s32", 1 0, L_0x7f43256c9260;  1 drivers
v0x55e4545c8150_0 .net *"_s34", 1 0, L_0x55e4545e0c10;  1 drivers
L_0x7f43256c90b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011010101000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c8230_0 .net/2u *"_s4", 63 0, L_0x7f43256c90b0;  1 drivers
v0x55e4545c8310_0 .net *"_s6", 0 0, L_0x55e4545e0270;  1 drivers
v0x55e4545c83d0_0 .net "data", 15 0, v0x55e4545c86c0_0;  1 drivers
v0x55e4545c84b0_0 .net "dataClk", 0 0, v0x55e4545c59a0_0;  1 drivers
L_0x55e4545e0180 .concat [ 25 39 0 0], v0x55e4545c3cc0_0, L_0x7f43256c9068;
L_0x55e4545e0270 .cmp/gt 64, L_0x7f43256c90b0, L_0x55e4545e0180;
L_0x55e4545e03b0 .functor MUXZ 16, v0x55e4545c86c0_0, L_0x55e4545df7f0, L_0x55e4545e0270, C4<>;
L_0x55e4545e04f0 .concat [ 25 39 0 0], v0x55e4545c3cc0_0, L_0x7f43256c90f8;
L_0x55e4545e0590 .cmp/gt 64, L_0x7f43256c9140, L_0x55e4545e04f0;
L_0x55e4545e06d0 .functor MUXZ 1, v0x55e4545c6a00_0, v0x55e4545c6280_0, L_0x55e4545e0590, C4<>;
L_0x55e4545e08a0 .concat [ 25 39 0 0], v0x55e4545c3cc0_0, L_0x7f43256c9188;
L_0x55e4545e0990 .cmp/gt 64, L_0x7f43256c91d0, L_0x55e4545e08a0;
L_0x55e4545e0b20 .concat [ 1 1 0 0], L_0x55e4545dfb60, L_0x7f43256c9218;
L_0x55e4545e0c10 .functor MUXZ 2, L_0x7f43256c9260, L_0x55e4545e0b20, L_0x55e4545e0990, C4<>;
L_0x55e4545e0db0 .part L_0x55e4545e0c10, 0, 1;
S_0x55e4545c3530 .scope module, "counter" "Counter" 6 62, 7 2 0, S_0x55e4545c2c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 25 "count"
P_0x55e4545c3220 .param/l "Begin" 0 7 2, +C4<00000000000000000000000000000000>;
P_0x55e4545c3260 .param/l "End" 0 7 2, +C4<00000000000000000000000000000000000000000000000000000011010101000>;
P_0x55e4545c32a0 .param/l "bitsNumber" 0 7 2, +C4<00000000000000000000000000011001>;
P_0x55e4545c32e0 .param/l "mode" 0 7 2, +C4<00000000000000000000000000000000>;
L_0x55e4545dfce0 .functor OR 1, v0x55e4545c59a0_0, o0x7f43257155a8, C4<0>, C4<0>;
v0x55e4545c3b20_0 .net *"_s1", 0 0, L_0x55e4545dfce0;  1 drivers
v0x55e4545c3c00_0 .net "clk", 0 0, v0x55e4545c59a0_0;  alias, 1 drivers
v0x55e4545c3cc0_0 .var "count", 24 0;
v0x55e4545c3db0_0 .var "init", 0 0;
v0x55e4545c3e70_0 .net "reset", 0 0, o0x7f43257155a8;  alias, 0 drivers
E_0x55e4545c3aa0 .event posedge, L_0x55e4545dfce0;
S_0x55e4545c4000 .scope module, "initializationRegister" "InitializationRegister" 6 54, 8 4 0, S_0x55e4545c2c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "pointer"
    .port_info 1 /OUTPUT 16 "OutData"
    .port_info 2 /OUTPUT 1 "RS"
    .port_info 3 /OUTPUT 1 "CS"
    .port_info 4 /INPUT 1 "CLK"
P_0x55e4545b6570 .param/l "InitFrequency" 0 8 4, +C4<00000000000000000010011100010000>;
P_0x55e4545b65b0 .param/l "delayUnit" 0 8 4, +C4<00000000000000000000000000001010>;
v0x55e4545c4440_0 .net "CLK", 0 0, v0x55e4545c89d0_0;  alias, 1 drivers
v0x55e4545c4520_0 .var "CS", 0 0;
v0x55e4545c45e0 .array "Data", 0 103, 16 0;
v0x55e4545c46b0_0 .net "OutData", 15 0, L_0x55e4545df7f0;  alias, 1 drivers
v0x55e4545c4790_0 .net "RS", 0 0, L_0x55e4545dfb60;  alias, 1 drivers
v0x55e4545c48a0_0 .net *"_s0", 16 0, L_0x55e4545df610;  1 drivers
v0x55e4545c4980_0 .net *"_s10", 7 0, L_0x55e4545df9d0;  1 drivers
L_0x7f43256c8f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545c4a60_0 .net *"_s13", 0 0, L_0x7f43256c8f90;  1 drivers
v0x55e4545c4b40_0 .net *"_s2", 7 0, L_0x55e4545df6b0;  1 drivers
L_0x7f43256c8f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e4545c4c20_0 .net *"_s5", 0 0, L_0x7f43256c8f48;  1 drivers
v0x55e4545c4d00_0 .net *"_s8", 16 0, L_0x55e4545df930;  1 drivers
v0x55e4545c4de0_0 .var "address", 6 0;
v0x55e4545c4ec0_0 .net "pointer", 24 0, v0x55e4545c3cc0_0;  alias, 1 drivers
E_0x55e4545c43e0 .event posedge, v0x55e4545c4440_0;
L_0x55e4545df610 .array/port v0x55e4545c45e0, L_0x55e4545df6b0;
L_0x55e4545df6b0 .concat [ 7 1 0 0], v0x55e4545c4de0_0, L_0x7f43256c8f48;
L_0x55e4545df7f0 .part L_0x55e4545df610, 0, 16;
L_0x55e4545df930 .array/port v0x55e4545c45e0, L_0x55e4545df9d0;
L_0x55e4545df9d0 .concat [ 7 1 0 0], v0x55e4545c4de0_0, L_0x7f43256c8f90;
L_0x55e4545dfb60 .part L_0x55e4545df930, 16, 1;
S_0x55e4545c4ff0 .scope module, "spi" "SPI" 6 68, 9 1 0, S_0x55e4545c2c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "SPI_CLK"
    .port_info 2 /OUTPUT 1 "SPI_MOSI"
    .port_info 3 /OUTPUT 1 "dataClk"
    .port_info 4 /OUTPUT 1 "reset"
v0x55e4545c5260_0 .net "SPI_CLK", 0 0, L_0x55e4545e06d0;  alias, 1 drivers
v0x55e4545c5340_0 .net "SPI_MOSI", 0 0, L_0x55e4545e0040;  alias, 1 drivers
L_0x7f43256c8fd8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55e4545c5400_0 .net/2u *"_s0", 31 0, L_0x7f43256c8fd8;  1 drivers
v0x55e4545c54f0_0 .net *"_s2", 31 0, L_0x55e4545dfda0;  1 drivers
L_0x7f43256c9020 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e4545c55d0_0 .net *"_s5", 27 0, L_0x7f43256c9020;  1 drivers
v0x55e4545c5700_0 .net *"_s6", 31 0, L_0x55e4545dfe90;  1 drivers
v0x55e4545c57e0_0 .var "count", 3 0;
v0x55e4545c58c0_0 .net "data", 15 0, L_0x55e4545e03b0;  alias, 1 drivers
v0x55e4545c59a0_0 .var "dataClk", 0 0;
v0x55e4545c5ad0_0 .var "reset", 0 0;
v0x55e4545c5b70_0 .var "reseted", 0 0;
E_0x55e4545c5220 .event negedge, v0x55e4545c5260_0;
L_0x55e4545dfda0 .concat [ 4 28 0 0], v0x55e4545c57e0_0, L_0x7f43256c9020;
L_0x55e4545dfe90 .arith/sub 32, L_0x7f43256c8fd8, L_0x55e4545dfda0;
L_0x55e4545e0040 .part/v L_0x55e4545e03b0, L_0x55e4545dfe90, 1;
S_0x55e4545c5d00 .scope module, "spiInitRegClock" "FrequencyGenerator" 6 40, 5 1 0, S_0x55e4545c2c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e4545c5e80 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011010>;
P_0x55e4545c5ec0 .param/l "frequency" 0 5 1, +C4<00000000000000000010011100010000>;
P_0x55e4545c5f00 .param/l "limit" 0 5 6, +C4<00000000000000000010011100010000>;
v0x55e4545c6190_0 .net "InputCLK", 0 0, v0x55e4545c89d0_0;  alias, 1 drivers
v0x55e4545c6280_0 .var "OutputCLK", 0 0;
v0x55e4545c6320_0 .var "counter", 25 0;
S_0x55e4545c6470 .scope module, "spiWorkClock" "FrequencyGenerator" 6 46, 5 1 0, S_0x55e4545c2c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "InputCLK"
    .port_info 1 /OUTPUT 1 "OutputCLK"
P_0x55e4545c6690 .param/l "bitsNumber" 0 5 1, +C4<00000000000000000000000000011000>;
P_0x55e4545c66d0 .param/l "frequency" 0 5 1, +C4<00000000010011000100101101000000>;
P_0x55e4545c6710 .param/l "limit" 0 5 6, +C4<00000000000000000000000000010100>;
v0x55e4545c68f0_0 .net "InputCLK", 0 0, v0x55e4545c89d0_0;  alias, 1 drivers
v0x55e4545c6a00_0 .var "OutputCLK", 0 0;
v0x55e4545c6ac0_0 .var "counter", 23 0;
    .scope S_0x55e4545aefe0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e4545af540_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545af480_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55e4545aefe0;
T_1 ;
    %wait E_0x55e4545af320;
    %load/vec4 v0x55e4545af540_0;
    %pad/u 32;
    %cmpi/u 125, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x55e4545af540_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e4545af540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545af480_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e4545af540_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0x55e4545af540_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e4545af540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545af480_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545af540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545af480_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e4545b0dd0;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e4545b1250_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b11b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55e4545b0dd0;
T_3 ;
    %wait E_0x55e4545af320;
    %load/vec4 v0x55e4545b1250_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x55e4545b1250_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e4545b1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b11b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e4545b1250_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0x55e4545b1250_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e4545b1250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b11b0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e4545b1250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b11b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e45451c960;
T_4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e4545ad7b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e454542550_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55e45451c960;
T_5 ;
    %wait E_0x55e454593640;
    %load/vec4 v0x55e4545ad7b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e454542550_0, 0;
    %load/vec4 v0x55e45452cec0_0;
    %assign/vec4 v0x55e45450d410_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e4545ad7b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e454542550_0, 0;
T_5.2 ;
T_5.1 ;
    %load/vec4 v0x55e4545ad7b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55e4545ad7b0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e45451c960;
T_6 ;
    %wait E_0x55e45447ce70;
    %load/vec4 v0x55e4545acad0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55e4545ad7b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55e45452cec0_0, 4, 5;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e4545ad990;
T_7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e4545aee00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545adcb0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55e4545ad990;
T_8 ;
    %wait E_0x55e454593640;
    %load/vec4 v0x55e4545aee00_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545adcb0_0, 0;
    %load/vec4 v0x55e4545adbd0_0;
    %assign/vec4 v0x55e4545add70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e4545aee00_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545adcb0_0, 0;
T_8.2 ;
T_8.1 ;
    %load/vec4 v0x55e4545aee00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55e4545aee00_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e4545ad990;
T_9 ;
    %wait E_0x55e45447ce70;
    %load/vec4 v0x55e4545ae160_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55e4545aee00_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55e4545adbd0_0, 4, 5;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e4545af690;
T_10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e4545b0bf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545af990_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55e4545af690;
T_11 ;
    %wait E_0x55e454593640;
    %load/vec4 v0x55e4545b0bf0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545af990_0, 0;
    %load/vec4 v0x55e4545af8b0_0;
    %assign/vec4 v0x55e4545afa50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55e4545b0bf0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545af990_0, 0;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x55e4545b0bf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55e4545b0bf0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e4545af690;
T_12 ;
    %wait E_0x55e45447ce70;
    %load/vec4 v0x55e4545aff10_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55e4545b0bf0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55e4545af8b0_0, 4, 5;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e45454b970;
T_13 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55e4545b28c0_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e4545b2380_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55e4545b1980_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545b1c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b1d20_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e4545b2420_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b1570_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55e45454b970;
T_14 ;
    %wait E_0x55e45447d190;
    %load/vec4 v0x55e4545b1a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b1c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b1d20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545b2420_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545b2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b1570_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x55e4545b2380_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545b2380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b1d20_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x55e4545b2380_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e4545b2380_0, 0;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55e4545b2380_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.10, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545b2380_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x55e4545b2380_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e4545b2380_0, 0;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b1c80_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_14.16, 4;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_14.18, 4;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.19;
T_14.18 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_14.20, 4;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_14.22, 4;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.23;
T_14.22 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_14.24, 4;
    %load/vec4 v0x55e4545b16e0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_14.26, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.27;
T_14.26 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
T_14.27 ;
    %jmp T_14.25;
T_14.24 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_14.28, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.29;
T_14.28 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_14.30, 4;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.31;
T_14.30 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_14.32, 4;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.33;
T_14.32 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.35;
T_14.34 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_14.36, 4;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.37;
T_14.36 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_14.38, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.39;
T_14.38 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_14.40, 4;
    %load/vec4 v0x55e4545b16e0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_14.42, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.43;
T_14.42 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
T_14.43 ;
    %jmp T_14.41;
T_14.40 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_14.44, 4;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.45;
T_14.44 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_14.46, 4;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.47;
T_14.46 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_14.48, 4;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.49;
T_14.48 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_14.50, 4;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.51;
T_14.50 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_14.52, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.53;
T_14.52 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_14.54, 4;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.55;
T_14.54 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_14.56, 4;
    %load/vec4 v0x55e4545b16e0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.58, 4;
    %load/vec4 v0x55e4545b16e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_14.60, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.61;
T_14.60 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
T_14.61 ;
    %jmp T_14.59;
T_14.58 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
T_14.59 ;
    %jmp T_14.57;
T_14.56 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_14.62, 4;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.63;
T_14.62 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_14.64, 4;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.65;
T_14.64 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_14.66, 4;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %load/vec4 v0x55e4545b13a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.67;
T_14.66 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_14.68, 4;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %load/vec4 v0x55e4545b13a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.69;
T_14.68 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_14.70, 4;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.71;
T_14.70 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_14.72, 4;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.73;
T_14.72 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_14.74, 4;
    %load/vec4 v0x55e4545b16e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_14.76, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %jmp T_14.77;
T_14.76 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
T_14.77 ;
    %jmp T_14.75;
T_14.74 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_14.78, 4;
    %load/vec4 v0x55e4545b16e0_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_14.80, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b1570_0, 0;
T_14.80 ;
    %jmp T_14.79;
T_14.78 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_14.82, 4;
    %load/vec4 v0x55e4545b2380_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_14.84, 5;
    %load/vec4 v0x55e4545b2380_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e4545b2380_0, 0;
    %jmp T_14.85;
T_14.84 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545b2380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b1570_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
T_14.85 ;
    %jmp T_14.83;
T_14.82 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_14.86, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
    %jmp T_14.87;
T_14.86 ;
    %load/vec4 v0x55e4545b28c0_0;
    %pad/u 32;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_14.88, 4;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545b1980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b1d20_0, 0;
    %jmp T_14.89;
T_14.88 ;
    %load/vec4 v0x55e4545b28c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55e4545b28c0_0, 0;
T_14.89 ;
T_14.87 ;
T_14.83 ;
T_14.79 ;
T_14.75 ;
T_14.73 ;
T_14.71 ;
T_14.69 ;
T_14.67 ;
T_14.65 ;
T_14.63 ;
T_14.57 ;
T_14.55 ;
T_14.53 ;
T_14.51 ;
T_14.49 ;
T_14.47 ;
T_14.45 ;
T_14.41 ;
T_14.39 ;
T_14.37 ;
T_14.35 ;
T_14.33 ;
T_14.31 ;
T_14.29 ;
T_14.25 ;
T_14.23 ;
T_14.21 ;
T_14.19 ;
T_14.17 ;
T_14.15 ;
T_14.13 ;
T_14.9 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e45454b970;
T_15 ;
    %wait E_0x55e45447a580;
    %load/vec4 v0x55e4545b1640_0;
    %assign/vec4 v0x55e4545b13a0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e4545b5bf0;
T_16 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x55e4545b6130_0, 0, 26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b6070_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x55e4545b5bf0;
T_17 ;
    %wait E_0x55e4545af320;
    %load/vec4 v0x55e4545b6130_0;
    %pad/u 32;
    %cmpi/u 5000, 0, 32;
    %jmp/0xz  T_17.0, 5;
    %load/vec4 v0x55e4545b6130_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x55e4545b6130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b6070_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55e4545b6130_0;
    %pad/u 32;
    %cmpi/u 10000, 0, 32;
    %jmp/0xz  T_17.2, 5;
    %load/vec4 v0x55e4545b6130_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x55e4545b6130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b6070_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x55e4545b6130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b6070_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55e4545b6280;
T_18 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55e4545b68c0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b6800_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x55e4545b6280;
T_19 ;
    %wait E_0x55e4545af320;
    %load/vec4 v0x55e4545b68c0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_19.0, 5;
    %load/vec4 v0x55e4545b68c0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55e4545b68c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545b6800_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55e4545b68c0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_19.2, 5;
    %load/vec4 v0x55e4545b68c0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55e4545b68c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b6800_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55e4545b68c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545b6800_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55e4545b3f00;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b43b0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e4545b4c70_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 69680, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545b4470, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55e4545b3f00;
T_21 ;
    %wait E_0x55e4545af320;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 7;
    %store/vec4 v0x55e4545b4c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b43b0_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 411, 0, 32;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmpi/u 421, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %subi 400, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545b4c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b43b0_0, 0, 1;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 621, 0, 32;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmpi/u 623, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %subi 600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545b4c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b43b0_0, 0, 1;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 1123, 0, 32;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmpi/u 1187, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %subi 1100, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545b4c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b43b0_0, 0, 1;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 1687, 0, 32;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_21.8, 5;
    %load/vec4 v0x55e4545b4d50_0;
    %pad/u 32;
    %subi 1600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545b4c70_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b43b0_0, 0, 1;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545b43b0_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e4545b4c70_0, 0, 7;
T_21.9 ;
T_21.7 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55e4545b3470;
T_22 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55e4545b3c00_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b3cf0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x55e4545b3470;
T_23 ;
    %wait E_0x55e4545b39e0;
    %load/vec4 v0x55e4545b3db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55e4545b3c00_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b3cf0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55e4545b3cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55e4545b3c00_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545b3cf0_0, 0, 1;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55e4545b3c00_0;
    %pad/u 65;
    %cmpi/e 1704, 0, 65;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 1704, 0, 25;
    %store/vec4 v0x55e4545b3c00_0, 0, 25;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x55e4545b3c00_0;
    %addi 1, 0, 25;
    %store/vec4 v0x55e4545b3c00_0, 0, 25;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55e4545b4ec0;
T_24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545b59c0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e4545b56d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b5890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b5a60_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x55e4545b4ec0;
T_25 ;
    %wait E_0x55e4545b50f0;
    %load/vec4 v0x55e4545b56d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545b5890_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545b59c0_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55e4545b56d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545b5890_0, 0, 1;
    %load/vec4 v0x55e4545b5a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_25.5, 8;
T_25.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_25.5, 8;
 ; End of false expr.
    %blend;
T_25.5;
    %pad/s 1;
    %store/vec4 v0x55e4545b59c0_0, 0, 1;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55e4545b56d0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545b5a60_0, 0, 1;
T_25.6 ;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x55e4545b56d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55e4545b56d0_0, 0, 4;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55e4544f0300;
T_26 ;
    %wait E_0x55e45447a380;
    %load/vec4 v0x55e4545b8bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55e4545b9ce0;
T_27 ;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x55e4545ba310_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545ba250_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x55e4545b9ce0;
T_28 ;
    %wait E_0x55e4545ba0f0;
    %load/vec4 v0x55e4545ba310_0;
    %pad/u 32;
    %cmpi/u 1000000, 0, 32;
    %jmp/0xz  T_28.0, 5;
    %load/vec4 v0x55e4545ba310_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55e4545ba310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545ba250_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55e4545ba310_0;
    %pad/u 32;
    %cmpi/u 2000000, 0, 32;
    %jmp/0xz  T_28.2, 5;
    %load/vec4 v0x55e4545ba310_0;
    %addi 1, 0, 21;
    %assign/vec4 v0x55e4545ba310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545ba250_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x55e4545ba310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545ba250_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55e45447f0d0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545ba810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545ba8b0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x55e45447f0d0;
T_30 ;
    %wait E_0x55e4545b9c60;
    %load/vec4 v0x55e4545ba8b0_0;
    %store/vec4 v0x55e4545ba810_0, 0, 1;
    %load/vec4 v0x55e4545ba430_0;
    %store/vec4 v0x55e4545ba8b0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55e454592580;
T_31 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55e4545babd0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545bab10_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x55e454592580;
T_32 ;
    %wait E_0x55e4545ba9d0;
    %load/vec4 v0x55e4545babd0_0;
    %pad/u 32;
    %cmpi/e 99, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x55e4545babd0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545bab10_0, 0, 1;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55e4545babd0_0;
    %pad/u 32;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0x55e4545babd0_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55e4545babd0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545bab10_0, 0, 1;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x55e4545babd0_0;
    %addi 1, 0, 20;
    %store/vec4 v0x55e4545babd0_0, 0, 20;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55e4545be4c0;
T_33 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e4545beb20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545bea60_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x55e4545be4c0;
T_34 ;
    %wait E_0x55e4545be900;
    %load/vec4 v0x55e4545beb20_0;
    %pad/u 32;
    %cmpi/u 125, 0, 32;
    %jmp/0xz  T_34.0, 5;
    %load/vec4 v0x55e4545beb20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e4545beb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545bea60_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55e4545beb20_0;
    %pad/u 32;
    %cmpi/u 250, 0, 32;
    %jmp/0xz  T_34.2, 5;
    %load/vec4 v0x55e4545beb20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e4545beb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545bea60_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545beb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545bea60_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55e4545c0590;
T_35 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e4545c0ae0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c0a40_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x55e4545c0590;
T_36 ;
    %wait E_0x55e4545be900;
    %load/vec4 v0x55e4545c0ae0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_36.0, 5;
    %load/vec4 v0x55e4545c0ae0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e4545c0ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c0a40_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55e4545c0ae0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_36.2, 5;
    %load/vec4 v0x55e4545c0ae0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e4545c0ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c0a40_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e4545c0ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c0a40_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55e4545bb2d0;
T_37 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e4545bcad0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545bb7c0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x55e4545bb2d0;
T_38 ;
    %wait E_0x55e4545bb660;
    %load/vec4 v0x55e4545bcad0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545bb7c0_0, 0;
    %load/vec4 v0x55e4545bb6c0_0;
    %assign/vec4 v0x55e4545bb880_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55e4545bcad0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_38.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545bb7c0_0, 0;
T_38.2 ;
T_38.1 ;
    %load/vec4 v0x55e4545bcad0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55e4545bcad0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55e4545bb2d0;
T_39 ;
    %wait E_0x55e4545bb5e0;
    %load/vec4 v0x55e4545bbce0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55e4545bcad0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55e4545bb6c0_0, 4, 5;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55e4545bccb0;
T_40 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e4545be2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545bd050_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x55e4545bccb0;
T_41 ;
    %wait E_0x55e4545bb660;
    %load/vec4 v0x55e4545be2e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545bd050_0, 0;
    %load/vec4 v0x55e4545bcf70_0;
    %assign/vec4 v0x55e4545bd110_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55e4545be2e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545bd050_0, 0;
T_41.2 ;
T_41.1 ;
    %load/vec4 v0x55e4545be2e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55e4545be2e0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55e4545bccb0;
T_42 ;
    %wait E_0x55e4545bb5e0;
    %load/vec4 v0x55e4545bd530_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55e4545be2e0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55e4545bcf70_0, 4, 5;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55e4545bec70;
T_43 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e4545c03b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545bf040_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x55e4545bec70;
T_44 ;
    %wait E_0x55e4545bb660;
    %load/vec4 v0x55e4545c03b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545bf040_0, 0;
    %load/vec4 v0x55e4545bef60_0;
    %assign/vec4 v0x55e4545bf100_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55e4545c03b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_44.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545bf040_0, 0;
T_44.2 ;
T_44.1 ;
    %load/vec4 v0x55e4545c03b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55e4545c03b0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55e4545bec70;
T_45 ;
    %wait E_0x55e4545bb5e0;
    %load/vec4 v0x55e4545bf5c0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55e4545c03b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55e4545bef60_0, 4, 5;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55e4545baef0;
T_46 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55e4545c2150_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e4545c1c10_0, 0, 10;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55e4545c1210_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c1510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c15b0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x55e4545c1cb0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c0e00_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x55e4545baef0;
T_47 ;
    %wait E_0x55e4545bb270;
    %load/vec4 v0x55e4545c12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c1510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c15b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545c1cb0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545c1c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c0e00_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.4, 4;
    %pushi/vec4 75, 0, 32;
    %load/vec4 v0x55e4545c1c10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_47.6, 5;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545c1c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c15b0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.7;
T_47.6 ;
    %load/vec4 v0x55e4545c1c10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e4545c1c10_0, 0;
T_47.7 ;
    %jmp T_47.5;
T_47.4 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_47.8, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x55e4545c1c10_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_47.10, 5;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545c1c10_0, 0;
    %jmp T_47.11;
T_47.10 ;
    %load/vec4 v0x55e4545c1c10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e4545c1c10_0, 0;
T_47.11 ;
    %jmp T_47.9;
T_47.8 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_47.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c1510_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.13;
T_47.12 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_47.14, 4;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.15;
T_47.14 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_47.16, 4;
    %pushi/vec4 6, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.17;
T_47.16 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_47.18, 4;
    %pushi/vec4 7, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.19;
T_47.18 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_47.20, 4;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.21;
T_47.20 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_47.22, 4;
    %pushi/vec4 9, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 149, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.23;
T_47.22 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_47.24, 4;
    %load/vec4 v0x55e4545c0f70_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_47.26, 4;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.27;
T_47.26 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
T_47.27 ;
    %jmp T_47.25;
T_47.24 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_47.28, 4;
    %pushi/vec4 11, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 119, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.29;
T_47.28 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_47.30, 4;
    %pushi/vec4 12, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.31;
T_47.30 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_47.32, 4;
    %pushi/vec4 13, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.33;
T_47.32 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %jmp/0xz  T_47.34, 4;
    %pushi/vec4 14, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.35;
T_47.34 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_47.36, 4;
    %pushi/vec4 15, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.37;
T_47.36 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_47.38, 4;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.39;
T_47.38 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_47.40, 4;
    %load/vec4 v0x55e4545c0f70_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_47.42, 4;
    %pushi/vec4 17, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.43;
T_47.42 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
T_47.43 ;
    %jmp T_47.41;
T_47.40 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_47.44, 4;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 105, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.45;
T_47.44 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_47.46, 4;
    %pushi/vec4 19, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.47;
T_47.46 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_47.48, 4;
    %pushi/vec4 20, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.49;
T_47.48 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_47.50, 4;
    %pushi/vec4 21, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.51;
T_47.50 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %jmp/0xz  T_47.52, 4;
    %pushi/vec4 22, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.53;
T_47.52 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_47.54, 4;
    %pushi/vec4 23, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.55;
T_47.54 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_47.56, 4;
    %load/vec4 v0x55e4545c0f70_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_47.58, 4;
    %load/vec4 v0x55e4545c0f70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_47.60, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.61;
T_47.60 ;
    %pushi/vec4 10, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
T_47.61 ;
    %jmp T_47.59;
T_47.58 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
T_47.59 ;
    %jmp T_47.57;
T_47.56 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_47.62, 4;
    %pushi/vec4 25, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 81, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.63;
T_47.62 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %jmp/0xz  T_47.64, 4;
    %pushi/vec4 26, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.65;
T_47.64 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_47.66, 4;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %load/vec4 v0x55e4545c0c30_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.67;
T_47.66 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_47.68, 4;
    %pushi/vec4 28, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %load/vec4 v0x55e4545c0c30_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.69;
T_47.68 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %jmp/0xz  T_47.70, 4;
    %pushi/vec4 29, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.71;
T_47.70 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_47.72, 4;
    %pushi/vec4 30, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.73;
T_47.72 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_47.74, 4;
    %load/vec4 v0x55e4545c0f70_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_47.76, 4;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %jmp T_47.77;
T_47.76 ;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
T_47.77 ;
    %jmp T_47.75;
T_47.74 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_47.78, 4;
    %load/vec4 v0x55e4545c0f70_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_47.80, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c0e00_0, 0;
T_47.80 ;
    %jmp T_47.79;
T_47.78 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_47.82, 4;
    %load/vec4 v0x55e4545c1c10_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_47.84, 5;
    %load/vec4 v0x55e4545c1c10_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55e4545c1c10_0, 0;
    %jmp T_47.85;
T_47.84 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e4545c1c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c0e00_0, 0;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
T_47.85 ;
    %jmp T_47.83;
T_47.82 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_47.86, 4;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
    %jmp T_47.87;
T_47.86 ;
    %load/vec4 v0x55e4545c2150_0;
    %pad/u 32;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_47.88, 4;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55e4545c1210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c15b0_0, 0;
    %jmp T_47.89;
T_47.88 ;
    %load/vec4 v0x55e4545c2150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55e4545c2150_0, 0;
T_47.89 ;
T_47.87 ;
T_47.83 ;
T_47.79 ;
T_47.75 ;
T_47.73 ;
T_47.71 ;
T_47.69 ;
T_47.67 ;
T_47.65 ;
T_47.63 ;
T_47.57 ;
T_47.55 ;
T_47.53 ;
T_47.51 ;
T_47.49 ;
T_47.47 ;
T_47.45 ;
T_47.41 ;
T_47.39 ;
T_47.37 ;
T_47.35 ;
T_47.33 ;
T_47.31 ;
T_47.29 ;
T_47.25 ;
T_47.23 ;
T_47.21 ;
T_47.19 ;
T_47.17 ;
T_47.15 ;
T_47.13 ;
T_47.9 ;
T_47.5 ;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55e4545baef0;
T_48 ;
    %wait E_0x55e4545bb210;
    %load/vec4 v0x55e4545c0ed0_0;
    %assign/vec4 v0x55e4545c0c30_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55e4544fe080;
T_49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c29a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2900_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e4545c23b0_0, 0, 16;
    %delay 1446750000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 2500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 401750000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 17500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 142500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 17500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 142500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c2630_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x55e4544fe080;
T_50 ;
    %load/vec4 v0x55e4545c29a0_0;
    %inv;
    %store/vec4 v0x55e4545c2860_0, 0, 1;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55e4545c2860_0;
    %store/vec4 v0x55e4545c29a0_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x55e4544fe080;
T_51 ;
    %fork t_1, S_0x55e4545bad20;
    %jmp t_0;
    .scope S_0x55e4545bad20;
t_1 ;
    %vpi_call 12 74 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 12 75 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55e4545baef0 {0 0 0};
    %delay 4000000000, 0;
    %vpi_call 12 76 "$finish" {0 0 0};
    %end;
    .scope S_0x55e4544fe080;
t_0 %join;
    %end;
    .thread T_51;
    .scope S_0x55e4545c5d00;
T_52 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x55e4545c6320_0, 0, 26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c6280_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x55e4545c5d00;
T_53 ;
    %wait E_0x55e4545c43e0;
    %load/vec4 v0x55e4545c6320_0;
    %pad/u 32;
    %cmpi/u 5000, 0, 32;
    %jmp/0xz  T_53.0, 5;
    %load/vec4 v0x55e4545c6320_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x55e4545c6320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c6280_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55e4545c6320_0;
    %pad/u 32;
    %cmpi/u 10000, 0, 32;
    %jmp/0xz  T_53.2, 5;
    %load/vec4 v0x55e4545c6320_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x55e4545c6320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c6280_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x55e4545c6320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c6280_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x55e4545c6470;
T_54 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55e4545c6ac0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c6a00_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x55e4545c6470;
T_55 ;
    %wait E_0x55e4545c43e0;
    %load/vec4 v0x55e4545c6ac0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_55.0, 5;
    %load/vec4 v0x55e4545c6ac0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55e4545c6ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e4545c6a00_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x55e4545c6ac0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_55.2, 5;
    %load/vec4 v0x55e4545c6ac0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55e4545c6ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c6a00_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55e4545c6ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e4545c6a00_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x55e4545c4000;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c4520_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e4545c4de0_0, 0, 7;
    %pushi/vec4 0, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65560, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 90401, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 19, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65647, 0, 17;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 20, 0, 17;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 84319, 0, 17;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 16, 0, 17;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 67584, 0, 17;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 17, 0, 17;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 69691, 0, 17;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 1, 0, 17;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65820, 0, 17;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 2, 0, 17;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65792, 0, 17;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 69688, 0, 17;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 8, 0, 17;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 11, 0, 17;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 69888, 0, 17;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 12, 0, 17;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 15, 0, 17;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 68865, 0, 17;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 21, 0, 17;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65568, 0, 17;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 48, 0, 17;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 49, 0, 17;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 50, 0, 17;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 51, 0, 17;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 52, 0, 17;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 53, 0, 17;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 80, 0, 17;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 81, 0, 17;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 82, 0, 17;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 67594, 0, 17;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 83, 0, 17;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65546, 0, 17;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 84, 0, 17;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 68104, 0, 17;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 85, 0, 17;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 67592, 0, 17;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 86, 0, 17;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 87, 0, 17;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 68096, 0, 17;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 88, 0, 17;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 89, 0, 17;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 67344, 0, 17;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65554, 0, 17;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 7, 0, 17;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 69655, 0, 17;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 3, 0, 17;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 69680, 0, 17;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 54, 0, 17;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65711, 0, 17;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 55, 0, 17;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 56, 0, 17;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65755, 0, 17;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 57, 0, 17;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 32, 0, 17;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 33, 0, 17;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 65536, 0, 17;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %pushi/vec4 34, 0, 17;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e4545c45e0, 4, 0;
    %end;
    .thread T_56;
    .scope S_0x55e4545c4000;
T_57 ;
    %wait E_0x55e4545c43e0;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmpi/u 11, 0, 32;
    %jmp/0xz  T_57.0, 5;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 7;
    %store/vec4 v0x55e4545c4de0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c4520_0, 0, 1;
    %jmp T_57.1;
T_57.0 ;
    %pushi/vec4 411, 0, 32;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmpi/u 421, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %subi 400, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545c4de0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c4520_0, 0, 1;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 621, 0, 32;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmpi/u 623, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %subi 600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545c4de0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c4520_0, 0, 1;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 1123, 0, 32;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmpi/u 1187, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.6, 8;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %subi 1100, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545c4de0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c4520_0, 0, 1;
    %jmp T_57.7;
T_57.6 ;
    %pushi/vec4 1687, 0, 32;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_57.8, 5;
    %load/vec4 v0x55e4545c4ec0_0;
    %pad/u 32;
    %subi 1600, 0, 32;
    %pad/u 7;
    %store/vec4 v0x55e4545c4de0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c4520_0, 0, 1;
    %jmp T_57.9;
T_57.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c4520_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e4545c4de0_0, 0, 7;
T_57.9 ;
T_57.7 ;
T_57.5 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55e4545c3530;
T_58 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55e4545c3cc0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c3db0_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x55e4545c3530;
T_59 ;
    %wait E_0x55e4545c3aa0;
    %load/vec4 v0x55e4545c3e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_59.0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55e4545c3cc0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c3db0_0, 0, 1;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55e4545c3db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_59.2, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x55e4545c3cc0_0, 0, 25;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c3db0_0, 0, 1;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x55e4545c3cc0_0;
    %pad/u 65;
    %cmpi/e 1704, 0, 65;
    %jmp/0xz  T_59.4, 4;
    %pushi/vec4 1704, 0, 25;
    %store/vec4 v0x55e4545c3cc0_0, 0, 25;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v0x55e4545c3cc0_0;
    %addi 1, 0, 25;
    %store/vec4 v0x55e4545c3cc0_0, 0, 25;
T_59.5 ;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55e4545c4ff0;
T_60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c5ad0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55e4545c57e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c59a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c5b70_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x55e4545c4ff0;
T_61 ;
    %wait E_0x55e4545c5220;
    %load/vec4 v0x55e4545c57e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_61.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c59a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c5ad0_0, 0, 1;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55e4545c57e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_61.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c59a0_0, 0, 1;
    %load/vec4 v0x55e4545c5b70_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.5, 8;
T_61.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.5, 8;
 ; End of false expr.
    %blend;
T_61.5;
    %pad/s 1;
    %store/vec4 v0x55e4545c5ad0_0, 0, 1;
    %jmp T_61.3;
T_61.2 ;
    %load/vec4 v0x55e4545c57e0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_61.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c5b70_0, 0, 1;
T_61.6 ;
T_61.3 ;
T_61.1 ;
    %load/vec4 v0x55e4545c57e0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55e4545c57e0_0, 0, 4;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55e454560fd0;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c89d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e4545c8ac0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e4545c86c0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e4545c8ac0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x55e454560fd0;
T_63 ;
    %load/vec4 v0x55e4545c89d0_0;
    %inv;
    %store/vec4 v0x55e4545c8930_0, 0, 1;
    %pushi/vec4 1000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x55e4545c8930_0;
    %store/vec4 v0x55e4545c89d0_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55e454560fd0;
T_64 ;
    %fork t_3, S_0x55e4545c2a40;
    %jmp t_2;
    .scope S_0x55e4545c2a40;
t_3 ;
    %vpi_call 13 33 "$dumpfile", "SoC.vcd" {0 0 0};
    %vpi_call 13 34 "$dumpvars", 32'sb11111111111111111111111111111111, S_0x55e4545c2c10 {0 0 0};
    %delay 3705032704, 1;
    %vpi_call 13 35 "$finish" {0 0 0};
    %end;
    .scope S_0x55e454560fd0;
t_2 %join;
    %end;
    .thread T_64;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "Hardware/Peripheral_AudVid/AudVid.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/FullSPI.v";
    "utilities/FrequencyGenerator.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI.v";
    "utilities/Counter.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/InitializationRegister.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/SPI.v";
    "utilities/ButtonDebouncer.v";
    "utilities/FrequencyDivider.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_SD_SPI/SD_SPI_TB.v";
    "Hardware/Peripheral_AudVid/SubPeripheral_TFT_SPI/TFT_SPI_TB.v";
