Time resolution is 1 ps
Starting Test: Resetting the system...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.dac_intf_i.fifo32_2clk_dep32_i.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/dac_intf_i/fifo32_2clk_dep32_i/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_43  Scope: tx_intf_tb.uut.dac_intf_i.fifo32_2clk_dep32_i.\gnuram_async_fifo.xpm_fifo_base_inst .\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_status_fifo_i/fifo32_1clk_dep64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_status_fifo_i/fifo32_1clk_dep64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_status_fifo_i/fifo32_1clk_dep64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i4.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_status_fifo_i/fifo32_1clk_dep64_i4/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_status_fifo_i.fifo32_1clk_dep64_i4.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i0.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_intf_s_axis_i/fifo64_i0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_359  Scope: tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i0.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_intf_s_axis_i/fifo64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_359  Scope: tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_intf_s_axis_i/fifo64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_359  Scope: tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_intf_s_axis_i/fifo64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_359  Scope: tx_intf_tb.uut.tx_intf_s_axis_i.fifo64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i0.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo64_1clk_dep64_i0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_567  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i0.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i0.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo32_1clk_dep64_i0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i0.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo64_1clk_dep64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_567  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo32_1clk_dep64_i1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i1.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo64_1clk_dep64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_567  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo32_1clk_dep64_i2/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i2.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo64_1clk_dep64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_567  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo64_1clk_dep64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_bit_intf_i/fifo32_1clk_dep64_i3/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_156  Scope: tx_intf_tb.uut.tx_bit_intf_i.fifo32_1clk_dep64_i3.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tx_intf_tb.uut.tx_iq_intf_i.fifo32_1clk_dep512_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /tx_intf_tb/uut/tx_iq_intf_i/fifo32_1clk_dep512_i/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial296_990  Scope: tx_intf_tb.uut.tx_iq_intf_i.fifo32_1clk_dep512_i.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2021.1/sw/continuous/3932/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 490
Reset released.
Configuring tx_intf...
XPU grants permission to transmit...
Simulating DMA transfer of a packet...
DMA transfer complete.
Waiting for phy_tx_start...
