<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_uart_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6800_2ip_2hpm__uart__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_uart_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6800_2ip_2hpm__uart__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_UART_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_UART_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    __RW uint32_t IDLE_CFG;                    <span class="comment">/* 0x4: Idle Configuration Register */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    __R  uint8_t  RESERVED1[8];                <span class="comment">/* 0x8 - 0xF: Reserved */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;    __RW uint32_t CFG;                         <span class="comment">/* 0x10: Configuration Register */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    __RW uint32_t OSCR;                        <span class="comment">/* 0x14: Over Sample Control Register */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    __RW uint32_t FCRR;                        <span class="comment">/* 0x18: FIFO Control Register config */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    __R  uint8_t  RESERVED2[4];                <span class="comment">/* 0x1C - 0x1F: Reserved */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        __R  uint32_t RBR;                     <span class="comment">/* 0x20: Receiver Buffer Register (when DLAB = 0) */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        __W  uint32_t THR;                     <span class="comment">/* 0x20: Transmitter Holding Register (when DLAB = 0) */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        __RW uint32_t DLL;                     <span class="comment">/* 0x20: Divisor Latch LSB (when DLAB = 1) */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    };</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        __RW uint32_t IER;                     <span class="comment">/* 0x24: Interrupt Enable Register (when DLAB = 0) */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        __RW uint32_t DLM;                     <span class="comment">/* 0x24: Divisor Latch MSB (when DLAB = 1) */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    };</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keyword">union </span>{</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        __RW uint32_t IIR;                     <span class="comment">/* 0x28: Interrupt Identification Register */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        __W  uint32_t FCR;                     <span class="comment">/* 0x28: FIFO Control Register */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    };</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    __RW uint32_t LCR;                         <span class="comment">/* 0x2C: Line Control Register */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    __RW uint32_t MCR;                         <span class="comment">/* 0x30: Modem Control Register ( */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    __R  uint32_t LSR;                         <span class="comment">/* 0x34: Line Status Register */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    __R  uint32_t MSR;                         <span class="comment">/* 0x38: Modem Status Register */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    __RW uint32_t GPR;                         <span class="comment">/* 0x3C: GPR Register */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;} <a class="code" href="structUART__Type.html">UART_Type</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Bitfield definition for register: IDLE_CFG */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * RXEN (RW)</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * UART receive enable.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * 0 - hold RX input to high, avoide wrong data input when config pinmux</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * 1 - bypass RX input from PIN</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * software should set it after config pinmux</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ae4eea8555d02ffb1820ddf426aaa61d0">   50</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RXEN_MASK (0x800U)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a98f9a07c92fffd150c24d6d7ec34b13c">   51</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RXEN_SHIFT (11U)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#af1477a97bc419ae113c1be43505a4bd1">   52</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RXEN_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RXEN_SHIFT) &amp; UART_IDLE_CFG_RXEN_MASK)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a3fa3bbebe4dd05c4a682b86bb4ca863e">   53</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RXEN_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RXEN_MASK) &gt;&gt; UART_IDLE_CFG_RXEN_SHIFT)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * RX_IDLE_COND (RW)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * IDLE Detection Condition</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * 0 - Treat as idle if RX pin is logic one</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * 1 - Treat as idle if UART state machine state is idle</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#af00886a21d6714142ac00e6a91e69d23">   62</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_MASK (0x200U)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a48285dba6d1b7c6e9d1308d3d0c980cb">   63</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_SHIFT (9U)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a60500e125ac853634479cb5b44f45c74">   64</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RX_IDLE_COND_SHIFT) &amp; UART_IDLE_CFG_RX_IDLE_COND_MASK)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a5f37bfacb2b560c9e8ea379ce963cda7">   65</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_COND_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RX_IDLE_COND_MASK) &gt;&gt; UART_IDLE_CFG_RX_IDLE_COND_SHIFT)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * RX_IDLE_EN (RW)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * UART Idle Detect Enable</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * 0 - Disable</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * 1 - Enable</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * it should be enabled if enable address match feature</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a69d04e299334d9d04ef9e56d0e9257ad">   75</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_MASK (0x100U)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9440e34cd31519f6946d68c64ca81470">   76</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_SHIFT (8U)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a8456839735c0b60d6e443fb4a1608c95">   77</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RX_IDLE_EN_SHIFT) &amp; UART_IDLE_CFG_RX_IDLE_EN_MASK)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aafe75a9998f91bd68266c2e5c54c7bf7">   78</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_EN_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RX_IDLE_EN_MASK) &gt;&gt; UART_IDLE_CFG_RX_IDLE_EN_SHIFT)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * RX_IDLE_THR (RW)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * Threshold for UART Receive Idle detection (in terms of bits)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a64fb957b80494d71272c4499c55a1583">   85</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_MASK (0xFFU)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#affef3967ceecf16436ed7d625b5188bb">   86</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_SHIFT (0U)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aad8d649e04444f7c190ef11477c8a63c">   87</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_SET(x) (((uint32_t)(x) &lt;&lt; UART_IDLE_CFG_RX_IDLE_THR_SHIFT) &amp; UART_IDLE_CFG_RX_IDLE_THR_MASK)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a49ebd8261bed70b8b59055583912c9fa">   88</a></span>&#160;<span class="preprocessor">#define UART_IDLE_CFG_RX_IDLE_THR_GET(x) (((uint32_t)(x) &amp; UART_IDLE_CFG_RX_IDLE_THR_MASK) &gt;&gt; UART_IDLE_CFG_RX_IDLE_THR_SHIFT)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* Bitfield definition for register: CFG */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * FIFOSIZE (RO)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * The depth of RXFIFO and TXFIFO</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * 0: 16-byte FIFO</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * 1: 32-byte FIFO</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * 2: 64-byte FIFO</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * 3: 128-byte FIFO</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad67c21fa13a1168e3d3e51d2cb7823b4">  100</a></span>&#160;<span class="preprocessor">#define UART_CFG_FIFOSIZE_MASK (0x3U)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#af51ce881a1f593d8a7e98c8bf8f33024">  101</a></span>&#160;<span class="preprocessor">#define UART_CFG_FIFOSIZE_SHIFT (0U)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa9e6565232c82793c6930079545bb670">  102</a></span>&#160;<span class="preprocessor">#define UART_CFG_FIFOSIZE_GET(x) (((uint32_t)(x) &amp; UART_CFG_FIFOSIZE_MASK) &gt;&gt; UART_CFG_FIFOSIZE_SHIFT)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* Bitfield definition for register: OSCR */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * OSC (RW)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * Over-sample control</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * The value must be an even number; any odd value</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * writes to this field will be converted to an even value.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * OSC=0: reserved</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * OSC&lt;=8: The over-sample ratio is 8</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * 8 &lt; OSC&lt; 32: The over sample ratio is OSC</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aba02fb181984baa49efcef261e1f3a72">  115</a></span>&#160;<span class="preprocessor">#define UART_OSCR_OSC_MASK (0x1FU)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a7d375f211a8f6aa8a289cc237a0a03f1">  116</a></span>&#160;<span class="preprocessor">#define UART_OSCR_OSC_SHIFT (0U)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ae28923e7cfa9797e7c20ee24861aceea">  117</a></span>&#160;<span class="preprocessor">#define UART_OSCR_OSC_SET(x) (((uint32_t)(x) &lt;&lt; UART_OSCR_OSC_SHIFT) &amp; UART_OSCR_OSC_MASK)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a64677dc18e47ed04ce504cb85993fc7a">  118</a></span>&#160;<span class="preprocessor">#define UART_OSCR_OSC_GET(x) (((uint32_t)(x) &amp; UART_OSCR_OSC_MASK) &gt;&gt; UART_OSCR_OSC_SHIFT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Bitfield definition for register: FCRR */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * RFIFOT (RW)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * Receiver FIFO trigger level</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ab5a905a8bd37a9ff7321acee0669764d">  126</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFOT_MASK (0xC0U)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a73c8e33c480d21fa1ee5a35c70468809">  127</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFOT_SHIFT (6U)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a3b2f020c1faf0d0a18c64c55d7f4a8db">  128</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_RFIFOT_SHIFT) &amp; UART_FCRR_RFIFOT_MASK)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a841dfb56c5c598696ed9510c9501751a">  129</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCRR_RFIFOT_MASK) &gt;&gt; UART_FCRR_RFIFOT_SHIFT)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * TFIFOT (RW)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * Transmitter FIFO trigger level</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#abaf8dd1be6f3b1201f980c30f4e07cb0">  136</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFOT_MASK (0x30U)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9dd8afe5516c02a054f9503e781129a6">  137</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFOT_SHIFT (4U)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aed756219f4f57aba81640031500d10d4">  138</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_TFIFOT_SHIFT) &amp; UART_FCRR_TFIFOT_MASK)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4a92b675384d52989e7569dec3672e37">  139</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCRR_TFIFOT_MASK) &gt;&gt; UART_FCRR_TFIFOT_SHIFT)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * DMAE (RW)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * DMA enable</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * 0: Disable</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * 1: Enable</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a8e61bae60d359a36a2cfcfc14e398408">  148</a></span>&#160;<span class="preprocessor">#define UART_FCRR_DMAE_MASK (0x8U)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aedff7319cc1e2d6b17828ed223b8b5da">  149</a></span>&#160;<span class="preprocessor">#define UART_FCRR_DMAE_SHIFT (3U)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a995f227496d82fe65040a84baeafac48">  150</a></span>&#160;<span class="preprocessor">#define UART_FCRR_DMAE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_DMAE_SHIFT) &amp; UART_FCRR_DMAE_MASK)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a3ce4299f0118e59029863a9de7de969a">  151</a></span>&#160;<span class="preprocessor">#define UART_FCRR_DMAE_GET(x) (((uint32_t)(x) &amp; UART_FCRR_DMAE_MASK) &gt;&gt; UART_FCRR_DMAE_SHIFT)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * TFIFORST (WO)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * Transmitter FIFO reset</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * Write 1 to clear all bytes in the TXFIFO and resets its</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * counter. The Transmitter Shift Register is not cleared.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#acc3e3f606e21116506e24e098cc3b6b4">  161</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFORST_MASK (0x4U)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a96c2230ba592625aa6940a607070698e">  162</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFORST_SHIFT (2U)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ae124dc45af6151816a12203ada494007">  163</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_TFIFORST_SHIFT) &amp; UART_FCRR_TFIFORST_MASK)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aac15d9b562706d2e78b59937c3ef3679">  164</a></span>&#160;<span class="preprocessor">#define UART_FCRR_TFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCRR_TFIFORST_MASK) &gt;&gt; UART_FCRR_TFIFORST_SHIFT)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * RFIFORST (WO)</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * Receiver FIFO reset</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * Write 1 to clear all bytes in the RXFIFO and resets its</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * counter. The Receiver Shift Register is not cleared.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a1eea83f78c3ec8edba4cd6de1f88b180">  174</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFORST_MASK (0x2U)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#adc9b6da001ab52d8f577b889da97a6ce">  175</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFORST_SHIFT (1U)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ac653a121148e44ed9fc752a1cfa02858">  176</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_RFIFORST_SHIFT) &amp; UART_FCRR_RFIFORST_MASK)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a78c090474db76c6a8c253e5a4cdb033b">  177</a></span>&#160;<span class="preprocessor">#define UART_FCRR_RFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCRR_RFIFORST_MASK) &gt;&gt; UART_FCRR_RFIFORST_SHIFT)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * FIFOE (RW)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * FIFO enable</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> * Write 1 to enable both the transmitter and receiver</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * FIFOs.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * The FIFOs are reset when the value of this bit toggles.</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa6ee7c1e8276011220381e9797497d1d">  187</a></span>&#160;<span class="preprocessor">#define UART_FCRR_FIFOE_MASK (0x1U)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a68f2863e0d43ae511d37cdfae3a2be60">  188</a></span>&#160;<span class="preprocessor">#define UART_FCRR_FIFOE_SHIFT (0U)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a0b5e5ea9b8f86ad5d8afd5b10caf4c4c">  189</a></span>&#160;<span class="preprocessor">#define UART_FCRR_FIFOE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCRR_FIFOE_SHIFT) &amp; UART_FCRR_FIFOE_MASK)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a0266f21b88e7e063594335904639ffeb">  190</a></span>&#160;<span class="preprocessor">#define UART_FCRR_FIFOE_GET(x) (((uint32_t)(x) &amp; UART_FCRR_FIFOE_MASK) &gt;&gt; UART_FCRR_FIFOE_SHIFT)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/* Bitfield definition for register: RBR */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * RBR (RO)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * Receive data read port</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aeab19e7b070e68a5a9e1b61a9d5c458b">  198</a></span>&#160;<span class="preprocessor">#define UART_RBR_RBR_MASK (0xFFU)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad6e4920918bbe8de2abfea7ce48ad925">  199</a></span>&#160;<span class="preprocessor">#define UART_RBR_RBR_SHIFT (0U)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a64a0975f2426f88ad92d3494e4dee331">  200</a></span>&#160;<span class="preprocessor">#define UART_RBR_RBR_GET(x) (((uint32_t)(x) &amp; UART_RBR_RBR_MASK) &gt;&gt; UART_RBR_RBR_SHIFT)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* Bitfield definition for register: THR */</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * THR (WO)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * Transmit data write port</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#abb41e97ea52cc9f927e02232f2e0c5a2">  208</a></span>&#160;<span class="preprocessor">#define UART_THR_THR_MASK (0xFFU)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a11727923c44b6b9e4853d809161b4e12">  209</a></span>&#160;<span class="preprocessor">#define UART_THR_THR_SHIFT (0U)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#af42f37c9592f59b5c7d313f2d5aa1c18">  210</a></span>&#160;<span class="preprocessor">#define UART_THR_THR_SET(x) (((uint32_t)(x) &lt;&lt; UART_THR_THR_SHIFT) &amp; UART_THR_THR_MASK)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#abca45a8405d22b6850b9b96fd0055fa3">  211</a></span>&#160;<span class="preprocessor">#define UART_THR_THR_GET(x) (((uint32_t)(x) &amp; UART_THR_THR_MASK) &gt;&gt; UART_THR_THR_SHIFT)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Bitfield definition for register: DLL */</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> * DLL (RW)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * Least significant byte of the Divisor Latch</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#af3a7ac301f11a0944c33412e74815195">  219</a></span>&#160;<span class="preprocessor">#define UART_DLL_DLL_MASK (0xFFU)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a8b4340d1dfe4a1e86a8a967e81733cb1">  220</a></span>&#160;<span class="preprocessor">#define UART_DLL_DLL_SHIFT (0U)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a3f36f3229799fd7a06bb98a160d0d6d4">  221</a></span>&#160;<span class="preprocessor">#define UART_DLL_DLL_SET(x) (((uint32_t)(x) &lt;&lt; UART_DLL_DLL_SHIFT) &amp; UART_DLL_DLL_MASK)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#abac08564a8978878ca2dfc6ce0f7906d">  222</a></span>&#160;<span class="preprocessor">#define UART_DLL_DLL_GET(x) (((uint32_t)(x) &amp; UART_DLL_DLL_MASK) &gt;&gt; UART_DLL_DLL_SHIFT)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* Bitfield definition for register: IER */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * ERXIDLE (RW)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> * Enable Receive Idle interrupt</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> * 0 - Disable Idle interrupt</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * 1 - Enable Idle interrupt</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa14ed12837a3d6dbf0d1cc8deb479192">  232</a></span>&#160;<span class="preprocessor">#define UART_IER_ERXIDLE_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a52543e50f561c8cdb54af7a125108fa3">  233</a></span>&#160;<span class="preprocessor">#define UART_IER_ERXIDLE_SHIFT (31U)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9a29f4739e5ada94c087e7fd41472217">  234</a></span>&#160;<span class="preprocessor">#define UART_IER_ERXIDLE_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ERXIDLE_SHIFT) &amp; UART_IER_ERXIDLE_MASK)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9d971a31e85c4cb3f3960ae785d1e96a">  235</a></span>&#160;<span class="preprocessor">#define UART_IER_ERXIDLE_GET(x) (((uint32_t)(x) &amp; UART_IER_ERXIDLE_MASK) &gt;&gt; UART_IER_ERXIDLE_SHIFT)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * EMSI (RW)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * Enable modem status interrupt</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * The interrupt asserts when the status of one of the</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * following occurs:</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * The status of modem_rin, modem_dcdn,</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * modem_dsrn or modem_ctsn (If the auto-cts mode is</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * disabled) has been changed.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * If the auto-cts mode is enabled (MCR bit4 (AFE) = 1),</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * modem_ctsn would be used to control the transmitter.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ab9ac27272f36ff4d605e5eba9fef847f">  249</a></span>&#160;<span class="preprocessor">#define UART_IER_EMSI_MASK (0x8U)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#add671c36e8c507da733d1fc706fc60c3">  250</a></span>&#160;<span class="preprocessor">#define UART_IER_EMSI_SHIFT (3U)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a2248a05b36ce4390947ec0bbdf372ab7">  251</a></span>&#160;<span class="preprocessor">#define UART_IER_EMSI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_EMSI_SHIFT) &amp; UART_IER_EMSI_MASK)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad6a57756601218dc3a50504899e42c12">  252</a></span>&#160;<span class="preprocessor">#define UART_IER_EMSI_GET(x) (((uint32_t)(x) &amp; UART_IER_EMSI_MASK) &gt;&gt; UART_IER_EMSI_SHIFT)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> * ELSI (RW)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * Enable receiver line status interrupt</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a328e8a9293ce315997b88bf5ed715eaf">  259</a></span>&#160;<span class="preprocessor">#define UART_IER_ELSI_MASK (0x4U)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#afc133c7e284b16d2913682eec5ab8783">  260</a></span>&#160;<span class="preprocessor">#define UART_IER_ELSI_SHIFT (2U)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ac9d2f9dca5da139fa4c1002a4f46c7b3">  261</a></span>&#160;<span class="preprocessor">#define UART_IER_ELSI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ELSI_SHIFT) &amp; UART_IER_ELSI_MASK)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a55bad1c1360718bc6563010add168eca">  262</a></span>&#160;<span class="preprocessor">#define UART_IER_ELSI_GET(x) (((uint32_t)(x) &amp; UART_IER_ELSI_MASK) &gt;&gt; UART_IER_ELSI_SHIFT)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * ETHEI (RW)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> * Enable transmitter holding register interrupt</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a29394d58e0199a5c7d1c5dfa750adec4">  269</a></span>&#160;<span class="preprocessor">#define UART_IER_ETHEI_MASK (0x2U)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa0ff8d8272b09b89d4af223eb1fc63ee">  270</a></span>&#160;<span class="preprocessor">#define UART_IER_ETHEI_SHIFT (1U)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a0eaee08d055490ccb881f7eb535f7377">  271</a></span>&#160;<span class="preprocessor">#define UART_IER_ETHEI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ETHEI_SHIFT) &amp; UART_IER_ETHEI_MASK)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ac15b0159f578ea17dccf662c772ac0dd">  272</a></span>&#160;<span class="preprocessor">#define UART_IER_ETHEI_GET(x) (((uint32_t)(x) &amp; UART_IER_ETHEI_MASK) &gt;&gt; UART_IER_ETHEI_SHIFT)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> * ERBI (RW)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> * Enable received data available interrupt and the</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * character timeout interrupt</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * 0: Disable</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * 1: Enable</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ae0f50915630062e5d87447f17a0bef4b">  282</a></span>&#160;<span class="preprocessor">#define UART_IER_ERBI_MASK (0x1U)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a453ac7ec8fe3a583750da3cb692a9492">  283</a></span>&#160;<span class="preprocessor">#define UART_IER_ERBI_SHIFT (0U)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a7383ceb028dc1c6b9f908248943808e3">  284</a></span>&#160;<span class="preprocessor">#define UART_IER_ERBI_SET(x) (((uint32_t)(x) &lt;&lt; UART_IER_ERBI_SHIFT) &amp; UART_IER_ERBI_MASK)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a37e90493082e39f2f2a8a292b6d558a9">  285</a></span>&#160;<span class="preprocessor">#define UART_IER_ERBI_GET(x) (((uint32_t)(x) &amp; UART_IER_ERBI_MASK) &gt;&gt; UART_IER_ERBI_SHIFT)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* Bitfield definition for register: DLM */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * DLM (RW)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * Most significant byte of the Divisor Latch</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9f2a0f62a1a32c9d57d6205e089151bb">  293</a></span>&#160;<span class="preprocessor">#define UART_DLM_DLM_MASK (0xFFU)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a1d34303d2a4bab69784bf67abfc68183">  294</a></span>&#160;<span class="preprocessor">#define UART_DLM_DLM_SHIFT (0U)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a32683d3a2782251d25723c5c146db548">  295</a></span>&#160;<span class="preprocessor">#define UART_DLM_DLM_SET(x) (((uint32_t)(x) &lt;&lt; UART_DLM_DLM_SHIFT) &amp; UART_DLM_DLM_MASK)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aaa7ab7d106158a4f67ce9781b9e87839">  296</a></span>&#160;<span class="preprocessor">#define UART_DLM_DLM_GET(x) (((uint32_t)(x) &amp; UART_DLM_DLM_MASK) &gt;&gt; UART_DLM_DLM_SHIFT)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* Bitfield definition for register: IIR */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> * RXIDLE_FLAG (W1C)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> * UART IDLE Flag</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * 0 - UART is busy</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * 1 - UART is idle</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * NOTE: when write one to clear this bit, avoid changging FCR register since it&#39;s same address as IIR</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a6d22ed78afe185ad4b2bc01a20f9ee9d">  307</a></span>&#160;<span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a94ac4c072a998123b1af244f19b05c11">  308</a></span>&#160;<span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_SHIFT (31U)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a624ae00b011c8e4d301e8c734387b437">  309</a></span>&#160;<span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_SET(x) (((uint32_t)(x) &lt;&lt; UART_IIR_RXIDLE_FLAG_SHIFT) &amp; UART_IIR_RXIDLE_FLAG_MASK)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ac97d7ae1ccd70b71cf1d86a8953d0c5d">  310</a></span>&#160;<span class="preprocessor">#define UART_IIR_RXIDLE_FLAG_GET(x) (((uint32_t)(x) &amp; UART_IIR_RXIDLE_FLAG_MASK) &gt;&gt; UART_IIR_RXIDLE_FLAG_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> * FIFOED (RO)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> * FIFOs enabled</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * These two bits are 1 when bit 0 of the FIFO Control</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * Register (FIFOE) is set to 1.</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a1a26cc2dfd29cc3f3363344c162e7cf8">  319</a></span>&#160;<span class="preprocessor">#define UART_IIR_FIFOED_MASK (0xC0U)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ae1f8c2c9b00fb32dd785ece30a48f09c">  320</a></span>&#160;<span class="preprocessor">#define UART_IIR_FIFOED_SHIFT (6U)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a5a80cae1a3f9d155209a5b4e76738508">  321</a></span>&#160;<span class="preprocessor">#define UART_IIR_FIFOED_GET(x) (((uint32_t)(x) &amp; UART_IIR_FIFOED_MASK) &gt;&gt; UART_IIR_FIFOED_SHIFT)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * INTRID (RO)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * Interrupt ID, see IIR2 for detail decoding</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ab8396c4c1f84e6c0b7ec39cb231c343b">  328</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTRID_MASK (0xFU)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a29bb4a1a6029a7cf80e1650432194465">  329</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTRID_SHIFT (0U)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ace9fa0bfbb9eff49bb024f1a17fda5fd">  330</a></span>&#160;<span class="preprocessor">#define UART_IIR_INTRID_GET(x) (((uint32_t)(x) &amp; UART_IIR_INTRID_MASK) &gt;&gt; UART_IIR_INTRID_SHIFT)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Bitfield definition for register: FCR */</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> * RFIFOT (WO)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> * Receiver FIFO trigger level</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa5ea0520f75bbec49aab7f53d04729cd">  338</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFOT_MASK (0xC0U)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9142f2525d01eefd079390aee5f4f904">  339</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFOT_SHIFT (6U)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a26d10027d7a237661921b206f1e983c8">  340</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_RFIFOT_SHIFT) &amp; UART_FCR_RFIFOT_MASK)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ada75f6780c837304870fdbd3f392612f">  341</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCR_RFIFOT_MASK) &gt;&gt; UART_FCR_RFIFOT_SHIFT)</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * TFIFOT (WO)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> * Transmitter FIFO trigger level</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a60246a2d1a4ab63d5af1a81187c3ce39">  348</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFOT_MASK (0x30U)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a5b7f2534ab1dc55c3a8c1ea1d46e11b0">  349</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFOT_SHIFT (4U)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9f03327e0e0ea32b7653379080c50a53">  350</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFOT_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_TFIFOT_SHIFT) &amp; UART_FCR_TFIFOT_MASK)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad1fe29eb9966b4094cb8ee413d49a50c">  351</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFOT_GET(x) (((uint32_t)(x) &amp; UART_FCR_TFIFOT_MASK) &gt;&gt; UART_FCR_TFIFOT_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * DMAE (WO)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * DMA enable</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> * 0: Disable</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * 1: Enable</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a291fbaeef3a39e72f633a1af366cb215">  360</a></span>&#160;<span class="preprocessor">#define UART_FCR_DMAE_MASK (0x8U)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9036d9d3e7485ed361494fd22f3ea9bd">  361</a></span>&#160;<span class="preprocessor">#define UART_FCR_DMAE_SHIFT (3U)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ab9ae4bae5131c568a65b01859ec363c2">  362</a></span>&#160;<span class="preprocessor">#define UART_FCR_DMAE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_DMAE_SHIFT) &amp; UART_FCR_DMAE_MASK)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad2b790278cc4a8c0b40a2589ab9d7b3c">  363</a></span>&#160;<span class="preprocessor">#define UART_FCR_DMAE_GET(x) (((uint32_t)(x) &amp; UART_FCR_DMAE_MASK) &gt;&gt; UART_FCR_DMAE_SHIFT)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160; </div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * TFIFORST (WO)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * Transmitter FIFO reset</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> * Write 1 to clear all bytes in the TXFIFO and resets its</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * counter. The Transmitter Shift Register is not cleared.</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa2a36b3204aa54ff0be11ea2f89486a2">  373</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFORST_MASK (0x4U)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9754652226d28b74ac5af8ed00642875">  374</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFORST_SHIFT (2U)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4366668dc915597c84f4ed8f6e4f8cf2">  375</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_TFIFORST_SHIFT) &amp; UART_FCR_TFIFORST_MASK)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ada8a06d79b458def03b5c785b6651750">  376</a></span>&#160;<span class="preprocessor">#define UART_FCR_TFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCR_TFIFORST_MASK) &gt;&gt; UART_FCR_TFIFORST_SHIFT)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * RFIFORST (WO)</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> * Receiver FIFO reset</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> * Write 1 to clear all bytes in the RXFIFO and resets its</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> * counter. The Receiver Shift Register is not cleared.</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> * This bit will automatically be cleared.</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9985231400dca192ecfadaa85c831fd0">  386</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFORST_MASK (0x2U)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a5a4015c4c6363d21afdd110b9e1a1237">  387</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFORST_SHIFT (1U)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a41f4be35db30f9385913c20621dd6546">  388</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_RFIFORST_SHIFT) &amp; UART_FCR_RFIFORST_MASK)</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a102e46e50858b3cafacc9080befccab2">  389</a></span>&#160;<span class="preprocessor">#define UART_FCR_RFIFORST_GET(x) (((uint32_t)(x) &amp; UART_FCR_RFIFORST_MASK) &gt;&gt; UART_FCR_RFIFORST_SHIFT)</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> * FIFOE (WO)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> * FIFO enable</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * Write 1 to enable both the transmitter and receiver</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> * FIFOs.</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment"> * The FIFOs are reset when the value of this bit toggles.</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a36bea3aef624bded2f79fb2143122e33">  399</a></span>&#160;<span class="preprocessor">#define UART_FCR_FIFOE_MASK (0x1U)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ab0c356686e57ca40df11ed14b9f5f376">  400</a></span>&#160;<span class="preprocessor">#define UART_FCR_FIFOE_SHIFT (0U)</span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aee42c23116f3513950839eab9826aa92">  401</a></span>&#160;<span class="preprocessor">#define UART_FCR_FIFOE_SET(x) (((uint32_t)(x) &lt;&lt; UART_FCR_FIFOE_SHIFT) &amp; UART_FCR_FIFOE_MASK)</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a141fb2c8e9b430a0763da61f7041dcc1">  402</a></span>&#160;<span class="preprocessor">#define UART_FCR_FIFOE_GET(x) (((uint32_t)(x) &amp; UART_FCR_FIFOE_MASK) &gt;&gt; UART_FCR_FIFOE_SHIFT)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160; </div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/* Bitfield definition for register: LCR */</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> * DLAB (RW)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment"> * Divisor latch access bit</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad573ea24389bff13fd08fe4117570820">  410</a></span>&#160;<span class="preprocessor">#define UART_LCR_DLAB_MASK (0x80U)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a187552d2d227c7905b434d6b4f27d9d7">  411</a></span>&#160;<span class="preprocessor">#define UART_LCR_DLAB_SHIFT (7U)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aba9a1033d06432bd3ce251543ad4670e">  412</a></span>&#160;<span class="preprocessor">#define UART_LCR_DLAB_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_DLAB_SHIFT) &amp; UART_LCR_DLAB_MASK)</span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa45d09697bad2af40e634b560624b138">  413</a></span>&#160;<span class="preprocessor">#define UART_LCR_DLAB_GET(x) (((uint32_t)(x) &amp; UART_LCR_DLAB_MASK) &gt;&gt; UART_LCR_DLAB_SHIFT)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> * BC (RW)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * Break control</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a6b0e616029c1690bd5a248aca65781e8">  420</a></span>&#160;<span class="preprocessor">#define UART_LCR_BC_MASK (0x40U)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a5296837b630a8b3ba4e27c9f5f5319cc">  421</a></span>&#160;<span class="preprocessor">#define UART_LCR_BC_SHIFT (6U)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a79497d90ced0bf9b00a246274a3cfd80">  422</a></span>&#160;<span class="preprocessor">#define UART_LCR_BC_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_BC_SHIFT) &amp; UART_LCR_BC_MASK)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a62a5dc2c5e8506c65d9c2c88b8465912">  423</a></span>&#160;<span class="preprocessor">#define UART_LCR_BC_GET(x) (((uint32_t)(x) &amp; UART_LCR_BC_MASK) &gt;&gt; UART_LCR_BC_SHIFT)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * SPS (RW)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> * Stick parity</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> * 1: Parity bit is constant 0 or 1, depending on bit4 (EPS).</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * 0: Disable the sticky bit parity.</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#af0a995487d30a4926bca0942c0c24fd7">  432</a></span>&#160;<span class="preprocessor">#define UART_LCR_SPS_MASK (0x20U)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a5f9fc27c8c91f7f7b57cbdc754bbbcf3">  433</a></span>&#160;<span class="preprocessor">#define UART_LCR_SPS_SHIFT (5U)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aeafec875440cda9c4dbef7b2f6038a77">  434</a></span>&#160;<span class="preprocessor">#define UART_LCR_SPS_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_SPS_SHIFT) &amp; UART_LCR_SPS_MASK)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4753ee0e67e2e4c0d52e314658b79688">  435</a></span>&#160;<span class="preprocessor">#define UART_LCR_SPS_GET(x) (((uint32_t)(x) &amp; UART_LCR_SPS_MASK) &gt;&gt; UART_LCR_SPS_SHIFT)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * EPS (RW)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> * Even parity select</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> * 1: Even parity (an even number of logic-1 is in the data</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment"> * and parity bits)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> * 0: Old parity.</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ade25cdf15a3ed1bcaabd5f9735ae6bf4">  445</a></span>&#160;<span class="preprocessor">#define UART_LCR_EPS_MASK (0x10U)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a0e1d42acb2042f2af9a300697435c390">  446</a></span>&#160;<span class="preprocessor">#define UART_LCR_EPS_SHIFT (4U)</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a5c2cac6d58def4494a5f90398f4f33ca">  447</a></span>&#160;<span class="preprocessor">#define UART_LCR_EPS_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_EPS_SHIFT) &amp; UART_LCR_EPS_MASK)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a55310877fe82057da5702ef78e3d9045">  448</a></span>&#160;<span class="preprocessor">#define UART_LCR_EPS_GET(x) (((uint32_t)(x) &amp; UART_LCR_EPS_MASK) &gt;&gt; UART_LCR_EPS_SHIFT)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> * PEN (RW)</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> * Parity enable</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * When this bit is set, a parity bit is generated in</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> * transmitted data before the first STOP bit and the parity</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * bit would be checked for the received data.</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4f627ff2181915e00e24de42fad2bc9e">  458</a></span>&#160;<span class="preprocessor">#define UART_LCR_PEN_MASK (0x8U)</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a91d189dc40eb3113ddb8b79921050fcc">  459</a></span>&#160;<span class="preprocessor">#define UART_LCR_PEN_SHIFT (3U)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a28564c6a4aef63e7b6787a8ed6bf8a81">  460</a></span>&#160;<span class="preprocessor">#define UART_LCR_PEN_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_PEN_SHIFT) &amp; UART_LCR_PEN_MASK)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#adb8031dfd2c8abf4b22bb2535c0f06da">  461</a></span>&#160;<span class="preprocessor">#define UART_LCR_PEN_GET(x) (((uint32_t)(x) &amp; UART_LCR_PEN_MASK) &gt;&gt; UART_LCR_PEN_SHIFT)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> * STB (RW)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * Number of STOP bits</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * 0: 1 bits</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> * 1: The number of STOP bit is based on the WLS setting</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * When WLS = 0, STOP bit is 1.5 bits</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * When WLS = 1, 2, 3, STOP bit is 2 bits</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a6989782c3ebd565062550a12224ff056">  472</a></span>&#160;<span class="preprocessor">#define UART_LCR_STB_MASK (0x4U)</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a781c5938995cd86ffe51cb074fec2b78">  473</a></span>&#160;<span class="preprocessor">#define UART_LCR_STB_SHIFT (2U)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a0fcbc92eea232c4e619127cd04ee00ec">  474</a></span>&#160;<span class="preprocessor">#define UART_LCR_STB_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_STB_SHIFT) &amp; UART_LCR_STB_MASK)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa0b5f09529b262640e75a49a592fa848">  475</a></span>&#160;<span class="preprocessor">#define UART_LCR_STB_GET(x) (((uint32_t)(x) &amp; UART_LCR_STB_MASK) &gt;&gt; UART_LCR_STB_SHIFT)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"> * WLS (RW)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> * Word length setting</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> * 0: 5 bits</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * 1: 6 bits</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> * 2: 7 bits</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * 3: 8 bits</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ab8da3088c8e4746648ce93d797e2a97e">  486</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_MASK (0x3U)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a66fed48aca47134cfd9529c70196dc98">  487</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_SHIFT (0U)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4a77156c280a619d49abd68927346e4f">  488</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_SET(x) (((uint32_t)(x) &lt;&lt; UART_LCR_WLS_SHIFT) &amp; UART_LCR_WLS_MASK)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a7db41ca718384c79754d951ddc7060df">  489</a></span>&#160;<span class="preprocessor">#define UART_LCR_WLS_GET(x) (((uint32_t)(x) &amp; UART_LCR_WLS_MASK) &gt;&gt; UART_LCR_WLS_SHIFT)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* Bitfield definition for register: MCR */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * AFE (RW)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * Auto flow control enable</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> * 0: Disable</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * 1: The auto-CTS and auto-RTS setting is based on the</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> * RTS bit setting:</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * When RTS = 0, auto-CTS only</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> * When RTS = 1, auto-CTS and auto-RTS</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a42c0601040fb1817dfc4b639375e11b2">  502</a></span>&#160;<span class="preprocessor">#define UART_MCR_AFE_MASK (0x20U)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a7edfa6808dfdbbb6ade1ebf6a9bdaf57">  503</a></span>&#160;<span class="preprocessor">#define UART_MCR_AFE_SHIFT (5U)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad9d0c79655c16b1689a600e0964ee7e1">  504</a></span>&#160;<span class="preprocessor">#define UART_MCR_AFE_SET(x) (((uint32_t)(x) &lt;&lt; UART_MCR_AFE_SHIFT) &amp; UART_MCR_AFE_MASK)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa3efea7464397d36c996c367b8ef697c">  505</a></span>&#160;<span class="preprocessor">#define UART_MCR_AFE_GET(x) (((uint32_t)(x) &amp; UART_MCR_AFE_MASK) &gt;&gt; UART_MCR_AFE_SHIFT)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * LOOP (RW)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> * Enable loopback mode</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * 0: Disable</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> * 1: Enable</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a56eadd3f27674f86d288e3b2bd605cf6">  514</a></span>&#160;<span class="preprocessor">#define UART_MCR_LOOP_MASK (0x10U)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9db641d6fbdd6f27d21fa66e18252d54">  515</a></span>&#160;<span class="preprocessor">#define UART_MCR_LOOP_SHIFT (4U)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9824f45dc7f3a1acd7ec29a7c702d884">  516</a></span>&#160;<span class="preprocessor">#define UART_MCR_LOOP_SET(x) (((uint32_t)(x) &lt;&lt; UART_MCR_LOOP_SHIFT) &amp; UART_MCR_LOOP_MASK)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a6620d15d48668ca97e55177256a21ad5">  517</a></span>&#160;<span class="preprocessor">#define UART_MCR_LOOP_GET(x) (((uint32_t)(x) &amp; UART_MCR_LOOP_MASK) &gt;&gt; UART_MCR_LOOP_SHIFT)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160; </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * RTS (RW)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * Request to send</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> * This bit controls the modem_rtsn output.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * 0: The modem_rtsn output signal will be driven HIGH</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * 1: The modem_rtsn output signal will be driven LOW</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#af399de9587997b68268140134ce4eb13">  527</a></span>&#160;<span class="preprocessor">#define UART_MCR_RTS_MASK (0x2U)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aecdb5753cfa4da7ed6ee8dc7998bf77a">  528</a></span>&#160;<span class="preprocessor">#define UART_MCR_RTS_SHIFT (1U)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4267dd79066ad18a14b9a023e0d8b713">  529</a></span>&#160;<span class="preprocessor">#define UART_MCR_RTS_SET(x) (((uint32_t)(x) &lt;&lt; UART_MCR_RTS_SHIFT) &amp; UART_MCR_RTS_MASK)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a09c836355fcb7db19c79ccaadf3da2b0">  530</a></span>&#160;<span class="preprocessor">#define UART_MCR_RTS_GET(x) (((uint32_t)(x) &amp; UART_MCR_RTS_MASK) &gt;&gt; UART_MCR_RTS_SHIFT)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* Bitfield definition for register: LSR */</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * ERRF (RO)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * Error in RXFIFO</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> * In the FIFO mode, this bit is set when there is at least</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> * one parity error, framing error, or line break</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> * associated with data in the RXFIFO. It is cleared when</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> * this register is read and there is no more error for the</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> * rest of data in the RXFIFO.</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aac7b45d0c4877e925362e262e6e6227a">  543</a></span>&#160;<span class="preprocessor">#define UART_LSR_ERRF_MASK (0x80U)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aaacdc5e2ef6b1ca5811b845434bcdcd1">  544</a></span>&#160;<span class="preprocessor">#define UART_LSR_ERRF_SHIFT (7U)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#adba0f67debc43c706895b608566559a4">  545</a></span>&#160;<span class="preprocessor">#define UART_LSR_ERRF_GET(x) (((uint32_t)(x) &amp; UART_LSR_ERRF_MASK) &gt;&gt; UART_LSR_ERRF_SHIFT)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160; </div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * TEMT (RO)</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * Transmitter empty</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * This bit is 1 when the THR (TXFIFO in the FIFO</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> * mode) and the Transmitter Shift Register (TSR) are</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> * both empty. Otherwise, it is zero.</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ac9db32f7071cd8f9d009b67f37e321c6">  555</a></span>&#160;<span class="preprocessor">#define UART_LSR_TEMT_MASK (0x40U)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a99f3c9f04228341f02e7b625648c29c3">  556</a></span>&#160;<span class="preprocessor">#define UART_LSR_TEMT_SHIFT (6U)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aac3eb25636d75686c9950e34c4d51294">  557</a></span>&#160;<span class="preprocessor">#define UART_LSR_TEMT_GET(x) (((uint32_t)(x) &amp; UART_LSR_TEMT_MASK) &gt;&gt; UART_LSR_TEMT_SHIFT)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * THRE (RO)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * Transmitter Holding Register empty</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> * This bit is 1 when the THR (TXFIFO in the FIFO</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> * mode) is empty. Otherwise, it is zero.</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> * If the THRE interrupt is enabled, an interrupt is</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> * triggered when THRE becomes 1.</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ae7c8f038aa6af5ef3f8318fbe855357c">  568</a></span>&#160;<span class="preprocessor">#define UART_LSR_THRE_MASK (0x20U)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a3e42b40234dcc161706a2a742e44b1bb">  569</a></span>&#160;<span class="preprocessor">#define UART_LSR_THRE_SHIFT (5U)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9cc9cb1af11d4e81fcc8d8969001043e">  570</a></span>&#160;<span class="preprocessor">#define UART_LSR_THRE_GET(x) (((uint32_t)(x) &amp; UART_LSR_THRE_MASK) &gt;&gt; UART_LSR_THRE_SHIFT)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * LBREAK (RO)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * Line break</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> * This bit is set when the uart_sin input signal was held</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> * LOWfor longer than the time for a full-word</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> * transmission. A full-word transmission is the</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> * transmission of the START, data, parity, and STOP</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> * bits. It is cleared when this register is read.</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * In the FIFO mode, this bit indicates the line break for</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> * the received data at the top of the RXFIFO.</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#ad3f7c28d53dfd2a194febb63deaf3a61">  584</a></span>&#160;<span class="preprocessor">#define UART_LSR_LBREAK_MASK (0x10U)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a7f2a2e9776031da4dbafeebf7ef6d99b">  585</a></span>&#160;<span class="preprocessor">#define UART_LSR_LBREAK_SHIFT (4U)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a0799b610fa272df21db12bc1f517f9dd">  586</a></span>&#160;<span class="preprocessor">#define UART_LSR_LBREAK_GET(x) (((uint32_t)(x) &amp; UART_LSR_LBREAK_MASK) &gt;&gt; UART_LSR_LBREAK_SHIFT)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> * FE (RO)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> * Framing error</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> * This bit is set when the received STOP bit is not</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * HIGH. It is cleared when this register is read.</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> * In the FIFO mode, this bit indicates the framing error</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * for the received data at the top of the RXFIFO.</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#abca411099a35e7816b6627184abe5cbc">  597</a></span>&#160;<span class="preprocessor">#define UART_LSR_FE_MASK (0x8U)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a9f8ac73dc2eff79a0f28226f01b0d1ff">  598</a></span>&#160;<span class="preprocessor">#define UART_LSR_FE_SHIFT (3U)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a3853b962561e4fece8604b258eda0acf">  599</a></span>&#160;<span class="preprocessor">#define UART_LSR_FE_GET(x) (((uint32_t)(x) &amp; UART_LSR_FE_MASK) &gt;&gt; UART_LSR_FE_SHIFT)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> * PE (RO)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> * Parity error</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> * This bit is set when the received parity does not match</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> * with the parity selected in the LCR[5:4]. It is cleared</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * when this register is read.</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * In the FIFO mode, this bit indicates the parity error</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * for the received data at the top of the RXFIFO.</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a6e7ffae3668ab385b89c4b0f02070e32">  611</a></span>&#160;<span class="preprocessor">#define UART_LSR_PE_MASK (0x4U)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a18bc80c0d2b702d13be242f144826884">  612</a></span>&#160;<span class="preprocessor">#define UART_LSR_PE_SHIFT (2U)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a982a96d318215fa814cafd46ea31cd36">  613</a></span>&#160;<span class="preprocessor">#define UART_LSR_PE_GET(x) (((uint32_t)(x) &amp; UART_LSR_PE_MASK) &gt;&gt; UART_LSR_PE_SHIFT)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160; </div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * OE (RO)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * Overrun error</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> * This bit indicates that data in the Receiver Buffer</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * Register (RBR) is overrun.</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa2802472250f20e56a7ee089430b1ad2">  622</a></span>&#160;<span class="preprocessor">#define UART_LSR_OE_MASK (0x2U)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a40ebebc8f0032661c81e0eac58058d25">  623</a></span>&#160;<span class="preprocessor">#define UART_LSR_OE_SHIFT (1U)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a6091479f9a6d99e59d3110c7c6df0f9d">  624</a></span>&#160;<span class="preprocessor">#define UART_LSR_OE_GET(x) (((uint32_t)(x) &amp; UART_LSR_OE_MASK) &gt;&gt; UART_LSR_OE_SHIFT)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> * DR (RO)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment"> * Data ready.</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment"> * This bit is set when there are incoming received data</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"> * in the Receiver Buffer Register (RBR). It is cleared</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"> * when all of the received data are read.</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a151737e83279175ee66de65cd655bd61">  634</a></span>&#160;<span class="preprocessor">#define UART_LSR_DR_MASK (0x1U)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#abec87cbcb3950b29289ffd4bb22f6955">  635</a></span>&#160;<span class="preprocessor">#define UART_LSR_DR_SHIFT (0U)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a08e69ee16c65aadb8330cdc11fa2fd8d">  636</a></span>&#160;<span class="preprocessor">#define UART_LSR_DR_GET(x) (((uint32_t)(x) &amp; UART_LSR_DR_MASK) &gt;&gt; UART_LSR_DR_SHIFT)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">/* Bitfield definition for register: MSR */</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> * CTS (RO)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"> * Clear to send</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment"> * 0: The modem_ctsn input signal is HIGH.</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> * 1: The modem_ctsn input signal is LOW.</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4687c1011e3db35b36eae08b0fe690ae">  646</a></span>&#160;<span class="preprocessor">#define UART_MSR_CTS_MASK (0x10U)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a804118d04b0c9b0481d8fb07dc2c80aa">  647</a></span>&#160;<span class="preprocessor">#define UART_MSR_CTS_SHIFT (4U)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#aa865cd30977a2cec030295ed2cfaf24f">  648</a></span>&#160;<span class="preprocessor">#define UART_MSR_CTS_GET(x) (((uint32_t)(x) &amp; UART_MSR_CTS_MASK) &gt;&gt; UART_MSR_CTS_SHIFT)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> * DCTS (RC)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment"> * Delta clear to send</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> * This bit is set when the state of the modem_ctsn input</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> * signal has been changed since the last time this</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"> * register is read.</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a755ae1092270970279243dceb7a631ba">  658</a></span>&#160;<span class="preprocessor">#define UART_MSR_DCTS_MASK (0x1U)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a1e467b1b049a9aa10e87f4c507792dfe">  659</a></span>&#160;<span class="preprocessor">#define UART_MSR_DCTS_SHIFT (0U)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a1801a7c41283de1c5e0f92c91798d513">  660</a></span>&#160;<span class="preprocessor">#define UART_MSR_DCTS_GET(x) (((uint32_t)(x) &amp; UART_MSR_DCTS_MASK) &gt;&gt; UART_MSR_DCTS_SHIFT)</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">/* Bitfield definition for register: GPR */</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment"> * DATA (RW)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"> * A one-byte storage register</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a4455a34de0bfeef786ba3640c1e016cb">  668</a></span>&#160;<span class="preprocessor">#define UART_GPR_DATA_MASK (0xFFU)</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a26ae76f7e578430128964137df0a19e5">  669</a></span>&#160;<span class="preprocessor">#define UART_GPR_DATA_SHIFT (0U)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a07359a56dc6fd94d6e467125efa2cadc">  670</a></span>&#160;<span class="preprocessor">#define UART_GPR_DATA_SET(x) (((uint32_t)(x) &lt;&lt; UART_GPR_DATA_SHIFT) &amp; UART_GPR_DATA_MASK)</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="HPM6800_2ip_2hpm__uart__regs_8h.html#a2681489a56e0cebcfade66a02de2eee0">  671</a></span>&#160;<span class="preprocessor">#define UART_GPR_DATA_GET(x) (((uint32_t)(x) &amp; UART_GPR_DATA_MASK) &gt;&gt; UART_GPR_DATA_SHIFT)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160; </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160; </div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_UART_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructUART__Type_html"><div class="ttname"><a href="structUART__Type.html">UART_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_uart_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="HPM6800_2ip_2hpm__uart__regs_8h.html">hpm_uart_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
