0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week07/HW_sign_extension/sim/xsim/HW_sign_extension/HW_sign_extension.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week07/HW_sign_extension/src/sign_extension.v,1714460973,verilog,,C:/2024_CA_LAB/LAB/week07/HW_sign_extension/testbench/tb_sign_extension.v,,sign_extension,,,,,,,,
C:/2024_CA_LAB/LAB/week07/HW_sign_extension/testbench/tb_sign_extension.v,1714461770,verilog,,,,tb_sign_extension,,,,,,,,
