Flow report for nsubburaj_shiftregister_verilog
Thu Nov 25 12:00:16 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Successful - Thu Nov 25 12:00:16 2021           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; nsubburaj_shiftregister_verilog                 ;
; Top-level Entity Name           ; nsubburaj_shiftregister_verilog                 ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 3 / 32,070 ( < 1 % )                            ;
; Total registers                 ; 4                                               ;
; Total pins                      ; 13 / 457 ( 3 % )                                ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                           ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 6 ( 0 % )                                   ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------+
; Flow Settings                                       ;
+-------------------+---------------------------------+
; Option            ; Setting                         ;
+-------------------+---------------------------------+
; Start date & time ; 11/25/2021 11:46:05             ;
; Main task         ; Compilation                     ;
; Revision Name     ; nsubburaj_shiftregister_verilog ;
+-------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID               ; 4771267372140.163785876516400          ; --            ; --          ; --         ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --         ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:09     ; 1.0                     ; 4829 MB             ; 00:00:19                           ;
; Fitter               ; 00:00:27     ; 1.0                     ; 6532 MB             ; 00:00:50                           ;
; Assembler            ; 00:00:06     ; 1.0                     ; 4828 MB             ; 00:00:06                           ;
; Timing Analyzer      ; 00:00:04     ; 1.0                     ; 5103 MB             ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4707 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4715 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4706 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4715 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4706 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4715 MB             ; 00:00:01                           ;
; Total                ; 00:00:52     ; --                      ; --                  ; 00:01:25                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Naren            ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog
quartus_fit --read_settings_files=off --write_settings_files=off nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog
quartus_asm --read_settings_files=off --write_settings_files=off nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog
quartus_sta nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog --vector_source="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/Waveform1.vwf" --testbench_file="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/simulation/qsim/Waveform1.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/simulation/qsim/" nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog --vector_source="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/Waveform1.vwf" --testbench_file="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/simulation/qsim/Waveform1.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/simulation/qsim/" nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog --vector_source="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/Waveform1.vwf" --testbench_file="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/simulation/qsim/Waveform1.vwf.vt"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="Z:/Conestoga/Digital design/Labs/Shift Register/VERILOG/simulation/qsim/" nsubburaj_shiftregister_verilog -c nsubburaj_shiftregister_verilog



