Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec  4 10:48:49 2020
| Host         : DESKTOP-4A374NS running 64-bit major release  (build 9200)
| Command      : report_utilization -file tpu_transmit_utilization_placed.rpt -pb tpu_transmit_utilization_placed.pb
| Design       : tpu_transmit
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 71900 |     0 |    242400 | 29.66 |
|   LUT as Logic             | 68369 |     0 |    242400 | 28.21 |
|   LUT as Memory            |  3531 |     0 |    112800 |  3.13 |
|     LUT as Distributed RAM |  3434 |     0 |           |       |
|     LUT as Shift Register  |    97 |     0 |           |       |
| CLB Registers              | 46833 |     0 |    484800 |  9.66 |
|   Register as Flip Flop    | 46833 |     0 |    484800 |  9.66 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |   609 |     0 |     30300 |  2.01 |
| F7 Muxes                   |  5587 |     0 |    121200 |  4.61 |
| F8 Muxes                   |  2088 |     0 |     60600 |  3.45 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 148   |          Yes |           - |          Set |
| 356   |          Yes |           - |        Reset |
| 919   |          Yes |         Set |            - |
| 45410 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 14287 |     0 |     30300 | 47.15 |
|   CLBL                                     |  6974 |     0 |           |       |
|   CLBM                                     |  7313 |     0 |           |       |
| LUT as Logic                               | 68369 |     0 |    242400 | 28.21 |
|   using O5 output only                     |   740 |       |           |       |
|   using O6 output only                     | 41180 |       |           |       |
|   using O5 and O6                          | 26449 |       |           |       |
| LUT as Memory                              |  3531 |     0 |    112800 |  3.13 |
|   LUT as Distributed RAM                   |  3434 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  3338 |       |           |       |
|     using O5 and O6                        |    96 |       |           |       |
|   LUT as Shift Register                    |    97 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    89 |       |           |       |
|     using O5 and O6                        |     8 |       |           |       |
| CLB Registers                              | 46833 |     0 |    484800 |  9.66 |
|   Register driven from within the CLB      | 39883 |       |           |       |
|   Register driven from outside the CLB     |  6950 |       |           |       |
|     LUT in front of the register is unused |  4970 |       |           |       |
|     LUT in front of the register is used   |  1980 |       |           |       |
| Unique Control Sets                        |  7714 |       |     60600 | 12.73 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   33 |     0 |       600 |  5.50 |
|   RAMB36/FIFO*    |    8 |     0 |       600 |  1.33 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |   50 |     0 |      1200 |  4.17 |
|     RAMB18E2 only |   50 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  291 |     3 |       520 | 55.96 |
| HPIOB            |  202 |     2 |       416 | 48.56 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |  200 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |   89 |     1 |       104 | 85.58 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |   88 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       480 |  1.46 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    1 |     1 |        20 |  5.00 |
| GTHE3_COMMON    |    1 |     1 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 45410 |            Register |
| LUT3          | 36239 |                 CLB |
| LUT6          | 28571 |                 CLB |
| LUT5          | 14618 |                 CLB |
| LUT2          | 10324 |                 CLB |
| MUXF7         |  5587 |                 CLB |
| LUT4          |  4446 |                 CLB |
| RAMD64E       |  2688 |                 CLB |
| MUXF8         |  2088 |                 CLB |
| FDSE          |   919 |            Register |
| RAMD32        |   808 |                 CLB |
| LUT1          |   620 |                 CLB |
| CARRY8        |   609 |                 CLB |
| FDCE          |   356 |            Register |
| OBUF          |   288 |                 I/O |
| FDPE          |   148 |            Register |
| SRL16E        |   105 |                 CLB |
| RAMB18E2      |    50 |            BLOCKRAM |
| RAMS32        |    24 |                 CLB |
| RAMS64E       |    10 |                 CLB |
| RAMB36E2      |     8 |            BLOCKRAM |
| BUFG_GT       |     5 |               Clock |
| BUFG_GT_SYNC  |     3 |               Clock |
| IBUFCTRL      |     2 |              Others |
| BUFGCE        |     2 |               Clock |
| MMCME3_ADV    |     1 |               Clock |
| INBUF         |     1 |                 I/O |
| IBUFDS_GTE3   |     1 |            Advanced |
| GTHE3_COMMON  |     1 |            Advanced |
| GTHE3_CHANNEL |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| mult_duc                          |   32 |
| duc_out_fifo                      |   16 |
| axis_fifo_t8                      |   16 |
| sub_duc                           |    8 |
| rs_encoder                        |    8 |
| dds_125m_q                        |    8 |
| dds_125m_i                        |    8 |
| add_duc                           |    8 |
| bb_interface_fifo                 |    2 |
| tpu_transmit_clock                |    1 |
| mac_phy_ten_gig_eth_pcs_pma_ch0_0 |    1 |
| mac_phy_ten_gig_eth_mac_ch0_0     |    1 |
+-----------------------------------+------+


