/******************************************************************************
* Copyright (c) 2022 Xilinx, Inc.  All rights reserved.
* SPDX-License-Identifier: MIT
******************************************************************************/

/*
 * This is an automatically generated file from script.
 * Please do not modify this!
 */
#ifndef XPM_NODEID_H_
#define XPM_NODEID_H_

/**
 * @name Versal Power Nodes
 * @defgroup xilpmpwrnodes Power Nodes
 * @ingroup xilpmnodeids
 * @{
 */
/**
 * Versal Power Nodes
 */
#define PM_POWER_PMC				(0x4208001U)
#define PM_POWER_LPD				(0x4210002U)
#define PM_POWER_FPD				(0x420c003U)
#define PM_POWER_NOC				(0x4214004U)
#define PM_POWER_ME				(0x421c005U)
#define PM_POWER_PLD				(0x4220006U)
#define PM_POWER_CPM				(0x4218007U)
#define PM_POWER_PL_SYSMON			(0x4208008U)
#define PM_POWER_RPU0_0				(0x4104009U)
#define PM_POWER_GEM0				(0x410400aU)
#define PM_POWER_GEM1				(0x410400bU)
#define PM_POWER_OCM_0				(0x410400cU)
#define PM_POWER_OCM_1				(0x410400dU)
#define PM_POWER_OCM_2				(0x410400eU)
#define PM_POWER_OCM_3				(0x410400fU)
#define PM_POWER_TCM_0_A			(0x4104010U)
#define PM_POWER_TCM_0_B			(0x4104011U)
#define PM_POWER_TCM_1_A			(0x4104012U)
#define PM_POWER_TCM_1_B			(0x4104013U)
#define PM_POWER_ACPU_0				(0x4104014U)
#define PM_POWER_ACPU_1				(0x4104015U)
#define PM_POWER_L2_BANK_0			(0x4104016U)
/** @cond INTERNAL */
#define PM_POWER_XRAM_0				(0x4124017U)
#define PM_POWER_XRAM_1				(0x4124018U)
#define PM_POWER_XRAM_2				(0x4124019U)
#define PM_POWER_XRAM_3				(0x412401aU)
#define PM_POWER_XRAM_4				(0x412401bU)
#define PM_POWER_XRAM_5				(0x412401cU)
#define PM_POWER_XRAM_6				(0x412401dU)
#define PM_POWER_XRAM_7				(0x412401eU)
#define PM_POWER_XRAM_8				(0x412401fU)
#define PM_POWER_XRAM_9				(0x4124020U)
#define PM_POWER_XRAM_10			(0x4124021U)
#define PM_POWER_XRAM_11			(0x4124022U)
#define PM_POWER_XRAM_12			(0x4124023U)
#define PM_POWER_XRAM_13			(0x4124024U)
#define PM_POWER_XRAM_14			(0x4124025U)
#define PM_POWER_XRAM_15			(0x4124026U)
#define PM_POWER_CPM5				(0x4218027U)
#define PM_POWER_ME2				(0x421c028U)
/** @endcond */
#define PM_POWER_VCCINT_PMC			(0x4328029U)
#define PM_POWER_VCCAUX_PMC			(0x432802aU)
#define PM_POWER_VCCINT_PSLP			(0x432802bU)
#define PM_POWER_VCCINT_PSFP			(0x432802cU)
#define PM_POWER_VCCINT_SOC			(0x432802dU)
#define PM_POWER_VCCINT_RAM			(0x432802eU)
#define PM_POWER_VCCAUX				(0x432802fU)
#define PM_POWER_VCCINT_PL			(0x4328030U)
#define PM_POWER_CPM5N				(0x4218032U)
#define PM_POWER_HNICX				(0x4230031U)
#define PM_POWER_ACPU_0_0			(0x4104033U)
#define PM_POWER_ACPU_0_1			(0x4104034U)
#define PM_POWER_ACPU_0_2			(0x4104035U)
#define PM_POWER_ACPU_0_3			(0x4104036U)
#define PM_POWER_ACPU_1_0			(0x4104037U)
#define PM_POWER_ACPU_1_1			(0x4104038U)
#define PM_POWER_ACPU_1_2			(0x4104039U)
#define PM_POWER_ACPU_1_3			(0x410403AU)
#define PM_POWER_ACPU_2_0			(0x410403BU)
#define PM_POWER_ACPU_2_1			(0x410403CU)
#define PM_POWER_ACPU_2_2			(0x410403DU)
#define PM_POWER_ACPU_2_3			(0x410403EU)
#define PM_POWER_ACPU_3_0			(0x410403FU)
#define PM_POWER_ACPU_3_1			(0x4104040U)
#define PM_POWER_ACPU_3_2			(0x4104041U)
#define PM_POWER_ACPU_3_3			(0x4104042U)
#define PM_POWER_RPU_A_0			(0x4104043U)
#define PM_POWER_RPU_A_1			(0x4104044U)
#define PM_POWER_RPU_B_0			(0x4104045U)
#define PM_POWER_RPU_B_1			(0x4104046U)
/** @} */
#define PM_RST_GTY1		(0XC410001U)
#define PM_RST_GTY3		(0XC410002U)
#define PM_RST_GTY2		(0XC410003U)
#define PM_RST_DMA_CONFIG_POR		(0XC308004U)
#define PM_RST_CDX		(0XC410005U)
#define PM_RST_PCIE0_CONFIG		(0XC410006U)
#define PM_RST_PCIE_CONFIG_POR		(0XC308007U)
#define PM_RST_DPU		(0XC410008U)
#define PM_RST_CDX_CONFIG		(0XC41000BU)
#define PM_RST_PCIE1		(0XC41000CU)
#define PM_RST_PCIE0		(0XC41000DU)
#define PM_RST_PCIE3		(0XC41000EU)
#define PM_RST_PCIE2		(0XC41000FU)
#define PM_RST_PCIE1_CONFIG		(0XC410010U)
#define PM_RST_PCIE3_CONFIG		(0XC410011U)
#define PM_RST_DPU_CONFIG		(0XC410012U)
#define PM_RST_PCIE2_CONFIG		(0XC410013U)
#define PM_RST_RAM0		(0XC410015U)
#define PM_RST_RAM1		(0XC410016U)
#define PM_RST_ECO_2_R1_SECO		(0XC410017U)
#define PM_RST_ECO_1_R0_SECO		(0XC410018U)
#define PM_RST_XPD_SOFT_CLK0		(0XC410019U)
#define PM_RST_ECO_0_R0_SECO		(0XC41001AU)
#define PM_RST_USB1_PHY		(0XC10401BU)
#define PM_RST_WWDT		(0XC41001CU)
#define PM_RST_NONPS_NPI		(0XC41001DU)
#define PM_RST_NONPS_SYS_1		(0XC41001EU)
#define PM_RST_NONPS_NOC_POR		(0XC30801FU)
#define PM_RST_NONPS_SYS_3		(0XC410020U)
#define PM_RST_NONPS_SYS_2		(0XC410021U)
#define PM_RST_NONPS_NOC		(0XC410022U)
#define PM_RST_OSPI		(0XC104023U)
#define PM_RST_PS_PL_POR		(0XC308024U)
#define PM_RST_PS_PS_SRST		(0XC410025U)
#define PM_RST_PS_PMC_SRST		(0XC410026U)
#define PM_RST_PS_PL_SRST		(0XC410027U)
#define PM_RST_PS_PMC_POR		(0XC308028U)
#define PM_RST_PS_PS_POR		(0XC308029U)
#define PM_RST_CPM5N_SYSMON_CFG		(0XC4100A8U)
#define PM_RST_PMC_SYSMON_CFG		(0XC4100A9U)
#define PM_RST_CPM5N_SYSMON_SEQ		(0XC4100AAU)
#define PM_RST_PMC_SYSMON_SEQ		(0XC4100ABU)
#define PM_RST_SBI		(0XC41002BU)
#define PM_RST_SDIO1		(0XC10402CU)
#define PM_RST_PL1		(0XC41002DU)
#define PM_RST_PL0		(0XC41002EU)
#define PM_RST_PL3		(0XC41002FU)
#define PM_RST_PL2		(0XC410030U)
#define PM_RST_USB0_PHY		(0XC104031U)
#define PM_RST_QSPI		(0XC104032U)
#define PM_RST_SDIO0		(0XC104033U)
#define PM_RST_PDMA1		(0XC410034U)
#define PM_RST_PDMA0		(0XC410035U)
#define PM_RST_I2C		(0XC410036U)
#define PM_RST_CPM5N_DBG		(0XC20C0ACU)
#define PM_RST_PMC_DBG		(0XC20C0ADU)
#define PM_RST_DBG_DPC		(0XC20C037U)
#define PM_RST_PKI		(0XC410038U)
#define PM_RST_DBG_FPX		(0XC20C039U)
#define PM_RST_FPX_SWDT2		(0XC41003AU)
#define PM_RST_FMU		(0XC41003BU)
#define PM_RST_FPX_SWDT1		(0XC41003CU)
#define PM_RST_MMU_TBU3		(0XC41003DU)
#define PM_RST_MMU_GLOBAL		(0XC41003EU)
#define PM_RST_MMU_TBU4		(0XC41003FU)
#define PM_RST_MMU_TBU9		(0XC410040U)
#define PM_RST_MMU_TBU5		(0XC410041U)
#define PM_RST_MMU_TBU0		(0XC410042U)
#define PM_RST_MMU_TBU7		(0XC410043U)
#define PM_RST_MMU_TBU1		(0XC410044U)
#define PM_RST_MMU_TBU8		(0XC410045U)
#define PM_RST_MMU_TBU6		(0XC410046U)
#define PM_RST_MMU_TBU10		(0XC410047U)
#define PM_RST_MMU_TBU2		(0XC410048U)
#define PM_RST_APU3_CORE1_WARM		(0XC514049U)
#define PM_RST_APU3_CORE3_COLD		(0XC61804AU)
#define PM_RST_APU3_CORE0_COLD		(0XC61804BU)
#define PM_RST_APU3_CORE1_COLD		(0XC61804CU)
#define PM_RST_APU3_CLUSTER_COLD		(0XC61804DU)
#define PM_RST_APU3_CORE0_WARM		(0XC51404EU)
#define PM_RST_APU3_CORE2_COLD		(0XC61804FU)
#define PM_RST_APU3_CORE2_WARM		(0XC514050U)
#define PM_RST_APU3_CORE3_WARM		(0XC514051U)
#define PM_RST_APU3_CLUSTER_WARM		(0XC514052U)
#define PM_RST_FPX_SWDT3		(0XC410053U)
#define PM_RST_APU1_CORE1_WARM		(0XC514054U)
#define PM_RST_APU1_CORE3_COLD		(0XC618055U)
#define PM_RST_APU1_CORE0_COLD		(0XC618056U)
#define PM_RST_APU1_CORE1_COLD		(0XC618057U)
#define PM_RST_APU1_CLUSTER_COLD		(0XC618058U)
#define PM_RST_APU1_CORE0_WARM		(0XC514059U)
#define PM_RST_APU1_CORE2_COLD		(0XC61805AU)
#define PM_RST_APU1_CORE2_WARM		(0XC51405BU)
#define PM_RST_APU1_CORE3_WARM		(0XC51405CU)
#define PM_RST_APU1_CLUSTER_WARM		(0XC51405DU)
#define PM_RST_CPI		(0XC41005EU)
#define PM_RST_APU0_CORE1_WARM		(0XC51405FU)
#define PM_RST_APU0_CORE3_COLD		(0XC618060U)
#define PM_RST_APU0_CORE0_COLD		(0XC618061U)
#define PM_RST_APU0_CORE1_COLD		(0XC618062U)
#define PM_RST_APU0_CLUSTER_COLD		(0XC618063U)
#define PM_RST_APU0_CORE0_WARM		(0XC514064U)
#define PM_RST_APU0_CORE2_COLD		(0XC618065U)
#define PM_RST_APU0_CORE2_WARM		(0XC514066U)
#define PM_RST_APU0_CORE3_WARM		(0XC514067U)
#define PM_RST_APU0_CLUSTER_WARM		(0XC514068U)
#define PM_RST_FPX_SWDT0		(0XC41006AU)
#define PM_RST_GIC		(0XC41006BU)
#define PM_RST_APU2_CORE1_WARM		(0XC51406CU)
#define PM_RST_APU2_CORE3_COLD		(0XC61806DU)
#define PM_RST_APU2_CORE0_COLD		(0XC61806EU)
#define PM_RST_APU2_CORE1_COLD		(0XC61806FU)
#define PM_RST_APU2_CLUSTER_COLD		(0XC618070U)
#define PM_RST_APU2_CORE0_WARM		(0XC514071U)
#define PM_RST_APU2_CORE2_COLD		(0XC618072U)
#define PM_RST_APU2_CORE2_WARM		(0XC514073U)
#define PM_RST_APU2_CORE3_WARM		(0XC514074U)
#define PM_RST_APU2_CLUSTER_WARM		(0XC514075U)
#define PM_RST_CMN		(0XC410076U)
#define PM_RST_CMN_CXS		(0XC410077U)
#define PM_RST_CMN_CGL		(0XC410078U)
#define PM_RST_USB0		(0XC104079U)
#define PM_RST_USB1		(0XC10407AU)
#define PM_RST_IPI		(0XC41007BU)
#define PM_RST_SWDT1		(0XC41007CU)
#define PM_RST_SWDT0		(0XC41007DU)
#define PM_RST_OCM		(0XC41007EU)
#define PM_RST_TTC_TTC1		(0XC41007FU)
#define PM_RST_TTC_TTC0		(0XC410080U)
#define PM_RST_TTC_TTC3		(0XC410081U)
#define PM_RST_TTC_TTC2		(0XC410082U)
#define PM_RST_RPU_A_GD		(0XC410083U)
#define PM_RST_RPU_B_GD		(0XC410084U)
#define PM_RST_RPU_CORE0A		(0XC410085U)
#define PM_RST_RPU_CORE0A_POR		(0XC308086U)
#define PM_RST_RPU_CORE0B_POR		(0XC308087U)
#define PM_RST_RPU_A_GD_TOP		(0XC410088U)
#define PM_RST_RPU_CORE1B		(0XC410089U)
#define PM_RST_RPU_B_TOPRESET		(0XC41008AU)
#define PM_RST_RPU_CORE1B_POR		(0XC30808BU)
#define PM_RST_RPU_CORE1A		(0XC41008CU)
#define PM_RST_RPU_B_GD_TOP		(0XC41008DU)
#define PM_RST_RPU_A_TOPRESET		(0XC41008EU)
#define PM_RST_RPU_B_DBGRST		(0XC20C08FU)
#define PM_RST_RPU_A_DCLS_TOPRESET		(0XC410090U)
#define PM_RST_RPU_CORE1A_POR		(0XC308091U)
#define PM_RST_RPU_B_DCLS_TOPRESET		(0XC410092U)
#define PM_RST_RPU_A_DBGRST		(0XC20C093U)
#define PM_RST_RPU_CORE0B		(0XC410094U)
#define PM_RST_CPM_POR		(0XC308095U)
#define PM_RST_FPD_SYSMON_CFG		(0XC410009U)
#define PM_RST_LPD_SYSMON_CFG		(0XC4100AEU)
#define PM_RST_FPD_SYSMON_SEQ		(0XC41000AU)
#define PM_RST_LPD_SYSMON_SEQ		(0XC4100AFU)
#define PM_RST_PMC_GPIO		(0XC4100B0U)
#define PM_RST_LPD_GPIO		(0XC4100B1U)
#define PM_RST_SPARE		(0XC410096U)
#define PM_RST_ADMA		(0XC410097U)
#define PM_RST_I3C1		(0XC410098U)
#define PM_RST_I3C0		(0XC410099U)
#define PM_RST_FPX_POR		(0XC30809AU)
#define PM_RST_FPX_SRST		(0XC41009BU)
#define PM_RST_DBG_LPX		(0XC20C09CU)
#define PM_RST_DBG_LPX_HSDP		(0XC20C09DU)
#define PM_RST_PSM_MODE_WAKEUP		(0XC41009EU)
#define PM_RST_PSM_MODE_MODE		(0XC41009FU)
#define PM_RST_SPI0		(0XC1040A0U)
#define PM_RST_SPI1		(0XC1040A1U)
#define PM_RST_UART1		(0XC1040A2U)
#define PM_RST_UART0		(0XC1040A3U)
#define PM_RST_CAN0		(0XC4100A4U)
#define PM_RST_CAN1		(0XC4100A5U)
#define PM_RST_FPD_TIMESTAMP		(0XC4100B2U)
#define PM_RST_LPD_TIMESTAMP		(0XC4100B3U)
#define PM_RST_GEM1		(0XC4100A6U)
#define PM_RST_GEM0		(0XC4100A7U)
#define PM_DEV_PMC_PROC		(0X18104001U)
#define PM_DEV_PSM_PROC		(0X18108002U)
#define PM_DEV_ACPU_0_0		(0X1810C003U)
#define PM_DEV_ACPU_0_1		(0X1810C004U)
#define PM_DEV_ACPU_0_2		(0X1810C005U)
#define PM_DEV_ACPU_0_3		(0X1810C006U)
#define PM_DEV_ACPU_1_0		(0X1810C007U)
#define PM_DEV_ACPU_1_1		(0X1810C008U)
#define PM_DEV_ACPU_1_2		(0X1810C009U)
#define PM_DEV_ACPU_1_3		(0X1810C00AU)
#define PM_DEV_ACPU_2_0		(0X1810C00BU)
#define PM_DEV_ACPU_2_1		(0X1810C00CU)
#define PM_DEV_ACPU_2_2		(0X1810C00DU)
#define PM_DEV_ACPU_2_3		(0X1810C00EU)
#define PM_DEV_ACPU_3_0		(0X1810C00FU)
#define PM_DEV_ACPU_3_1		(0X1810C010U)
#define PM_DEV_ACPU_3_2		(0X1810C011U)
#define PM_DEV_ACPU_3_3		(0X1810C012U)
#define PM_DEV_RPU_A_0		(0X18110013U)
#define PM_DEV_RPU_A_1		(0X18110014U)
#define PM_DEV_RPU_B_0		(0X18110015U)
#define PM_DEV_RPU_B_1		(0X18110016U)
#define PM_DEV_OCM_0_0		(0X18314017U)
#define PM_DEV_OCM_0_1		(0X18314018U)
#define PM_DEV_OCM_0_2		(0X18314019U)
#define PM_DEV_OCM_0_3		(0X1831401AU)
#define PM_DEV_OCM_1_0		(0X1831401BU)
#define PM_DEV_OCM_1_1		(0X1831401CU)
#define PM_DEV_OCM_1_2		(0X1831401DU)
#define PM_DEV_OCM_1_3		(0X1831401EU)
#define PM_DEV_TCM_A_0A		(0X1831801FU)
#define PM_DEV_TCM_A_0B		(0X18318020U)
#define PM_DEV_TCM_A_0C		(0X18318021U)
#define PM_DEV_TCM_A_1A		(0X18318022U)
#define PM_DEV_TCM_A_1B		(0X18318023U)
#define PM_DEV_TCM_A_1C		(0X18318024U)
#define PM_DEV_TCM_B_0A		(0X18318025U)
#define PM_DEV_TCM_B_0B		(0X18318026U)
#define PM_DEV_TCM_B_0C		(0X18318027U)
#define PM_DEV_TCM_B_1A		(0X18318028U)
#define PM_DEV_TCM_B_1B		(0X18318029U)
#define PM_DEV_TCM_B_1C		(0X1831802AU)
#define PM_DEV_DDR_0		(0X18320034U)
#define PM_DEV_SOC		(0X1842403DU)
#define PM_DEV_UART_0		(0X1821C02BU)
#define PM_DEV_UART_1		(0X1821C02CU)
#define PM_DEV_SPI_0		(0X1821C02DU)
#define PM_DEV_SPI_1		(0X1821C02EU)
#define PM_DEV_QSPI		(0X1821C02FU)
#define PM_DEV_OSPI		(0X1821C030U)
#define PM_DEV_SDIO_0		(0X1821C031U)
#define PM_DEV_USB_0		(0X1821C032U)
#define PM_DEV_USB_1		(0X1821C033U)
#define PM_DEV_PMC_WWDT		(0X1821C035U)
#define PM_DEV_IPI_0		(0X1821C036U)
#define PM_DEV_IPI_1		(0X1821C037U)
#define PM_DEV_IPI_2		(0X1821C038U)
#define PM_DEV_IPI_3		(0X1821C039U)
#define PM_DEV_IPI_4		(0X1821C03AU)
#define PM_DEV_IPI_5		(0X1821C03BU)
#define PM_DEV_IPI_6		(0X1821C03CU)
#define PM_DEV_SDIO_1		(0X1821C03EU)
/*TBD: update pld0 dev ids*/
#define PM_DEV_PLD_0	(0x18700000U)
/*TBD: update HB_MON_0 dev id*/
#define PM_DEV_HB_MON_0		(0x18250000U)

#define PM_CLK_CPLL_PRE_SRC		(0X8208001U)
#define PM_CLK_CPLL_POST_SRC		(0X8208002U)
#define PM_CLK_CPLL_OUT		(0X8208003U)
#define PM_CLK_CPLL_CLK		(0X8208004U)
#define PM_CLK_NOCPLL_PRE_SRC		(0X8208005U)
#define PM_CLK_NOCPLL_POST_SRC		(0X8208006U)
#define PM_CLK_NOCPLL_OUT		(0X8208007U)
#define PM_CLK_NOCPLL_CLK		(0X8208008U)
#define PM_CLK_PMCPLL_PRE_SRC		(0X8208009U)
#define PM_CLK_PMCPLL_POST_SRC		(0X820800AU)
#define PM_CLK_PMCPLL_OUT		(0X820800BU)
#define PM_CLK_PMCPLL_CLK		(0X820800CU)
#define PM_CLK_APLL1_PRE_SRC		(0X820800DU)
#define PM_CLK_APLL1_POST_SRC		(0X820800EU)
#define PM_CLK_APLL1_OUT		(0X820800FU)
#define PM_CLK_APLL1_CLK		(0X8208010U)
#define PM_CLK_APLL2_PRE_SRC		(0X8208011U)
#define PM_CLK_APLL2_POST_SRC		(0X8208012U)
#define PM_CLK_APLL2_OUT		(0X8208013U)
#define PM_CLK_APLL2_CLK		(0X8208014U)
#define PM_CLK_RPLL_PRE_SRC		(0X8208015U)
#define PM_CLK_RPLL_POST_SRC		(0X8208016U)
#define PM_CLK_RPLL_OUT		(0X8208017U)
#define PM_CLK_RPLL_CLK		(0X8208018U)
#define PM_CLK_FLXPLL_PRE_SRC		(0X8208019U)
#define PM_CLK_FLXPLL_POST_SRC		(0X820801AU)
#define PM_CLK_FLXPLL_OUT		(0X820801BU)
#define PM_CLK_FLXPLL_CLK		(0X820801CU)
#define PM_CLK_REF_CLK		(0X830C01DU)
#define PM_CLK_IRO		(0X830C01EU)
#define PM_CLK_IN_REF		(0X830C01FU)
#define PM_CLK_OSCCLK_DIV2		(0X830C020U)
#define PM_CLK_PL_ALT_REF_CLK		(0X830C021U)
#define PM_CLK_CPM5N_DBG_REF		(0X8208022U)
#define PM_CLK_CPM5N_AUX1_REF		(0X8208023U)
#define PM_CLK_CPM5N_TOPSW_REF		(0X8208024U)
#define PM_CLK_CPM5N_AUX0_REF		(0X8208025U)
#define PM_CLK_CPM5N_DMA_ALT		(0X8208026U)
#define PM_CLK_CPM5N_AUX2_REF		(0X8208027U)
#define PM_CLK_CPM5N_CORE_REF		(0X8208028U)
#define PM_CLK_PMC_PL2_REF		(0X8208029U)
#define PM_CLK_DFT_OSC_REF		(0X820802AU)
#define PM_CLK_PMC_RCLK		(0X820802BU)
#define PM_CLK_OSPI_REF		(0X820802CU)
#define PM_CLK_USB_SUSPEND		(0X820802DU)
#define PM_CLK_QSPI_REF		(0X820802EU)
#define PM_CLK_PMC_PL3_REF		(0X820802FU)
#define PM_CLK_SD_DLL_REF		(0X8208030U)
#define PM_CLK_NPLL_TO_XPD		(0X8208031U)
#define PM_CLK_HSM0_REF		(0X8208032U)
#define PM_CLK_HSM1_REF		(0X8208033U)
#define PM_CLK_PMC_PL0_REF		(0X8208034U)
#define PM_CLK_PMC_LSBUS_REF		(0X8208035U)
#define PM_CLK_EFUSE_REF		(0X8208036U)
#define PM_CLK_TEST_PATTERN_REF		(0X8208037U)
#define PM_CLK_SDIO0_REF		(0X8208038U)
#define PM_CLK_PMC_PL1_REF		(0X8208039U)
#define PM_CLK_SYSMON_REF		(0X820803AU)
#define PM_CLK_CFU_REF		(0X820803BU)
#define PM_CLK_SWITCH_TIMEOUT		(0X820803CU)
#define PM_CLK_SPARE_REF		(0X820803DU)
#define PM_CLK_NPI_REF		(0X820803EU)
#define PM_CLK_PPLL_TO_XPD		(0X820803FU)
#define PM_CLK_I2C_REF		(0X8208040U)
#define PM_CLK_IRO_SUSPEND_REF		(0X8208041U)
#define PM_CLK_SDIO1_REF		(0X8208042U)
#define PM_CLK_FPD_RCLK		(0X8208043U)
#define PM_CLK_DBG_TRACE		(0X8208044U)
#define PM_CLK_FPD_WWDT_PLL		(0X8208045U)
#define PM_CLK_FPX_TOP_SWITCH		(0X8208046U)
#define PM_CLK_FPX_LSBUS		(0X8208047U)
#define PM_CLK_PERIPH		(0X8208048U)
#define PM_CLK_DBG_FPX		(0X8208049U)
#define PM_CLK_ACPU0		(0X820804AU)
#define PM_CLK_ACPU3		(0X820804BU)
#define PM_CLK_ACPU2		(0X820804CU)
#define PM_CLK_ACPU1		(0X820804DU)
#define PM_CLK_FPX_PKI_DIV		(0X820804EU)
#define PM_CLK_SPI0_REF		(0X820804FU)
#define PM_CLK_I3C0_REF		(0X8208050U)
#define PM_CLK_UART0_REF		(0X8208051U)
#define PM_CLK_LPX_LSBUS		(0X8208052U)
#define PM_CLK_CAN0_REF_2X		(0X8208053U)
#define PM_CLK_I3C1_REF		(0X8208054U)
#define PM_CLK_DBG_TSTMP		(0X8208055U)
#define PM_CLK_IOU_SWITCH		(0X8208056U)
#define PM_CLK_USB0_BUS_REF		(0X8208057U)
#define PM_CLK_LPD_RCLK		(0X8208058U)
#define PM_CLK_SPI1_REF		(0X8208059U)
#define PM_CLK_GEM1_REF		(0X820805AU)
#define PM_CLK_GEM1_REF_TX		(0X820805BU)
#define PM_CLK_GEM1_REF_RX		(0X820805CU)
#define PM_CLK_RPU		(0X820805DU)
#define PM_CLK_RPU_OCM		(0X820805EU)
#define PM_CLK_RPU_XRAM		(0X820805FU)
#define PM_CLK_RPU_CLUSTERB		(0X8208060U)
#define PM_CLK_RPU_CLUSTERA		(0X8208061U)
#define PM_CLK_GEM0_REF		(0X8208062U)
#define PM_CLK_GEM0_REF_TX		(0X8208063U)
#define PM_CLK_GEM0_REF_RX		(0X8208064U)
#define PM_CLK_PSM		(0X8208065U)
#define PM_CLK_CPM_TOPSW		(0X8208066U)
#define PM_CLK_TIMESTAMP_REF		(0X8208067U)
#define PM_CLK_GEM_TSU_REF		(0X8208068U)
#define PM_CLK_CAN1_REF_2X		(0X8208069U)
#define PM_CLK_RPLL_TO_XPD		(0X820806AU)
#define PM_CLK_LPD_WWDT_PLL		(0X820806BU)
#define PM_CLK_USB1_BUS_REF		(0X820806CU)
#define PM_CLK_LPX_TOP_SWITCH		(0X820806DU)
#define PM_CLK_LPX_TOP_SWITCH_ADMA		(0X820806EU)
#define PM_CLK_DBG_LPX		(0X820806FU)
#define PM_CLK_UART1_REF		(0X8208070U)
#define PM_CLK_CPLL		(0X8104071U)
#define PM_CLK_NOCPLL		(0X8104072U)
#define PM_CLK_PMCPLL		(0X8104073U)
#define PM_CLK_APLL1		(0X8104074U)
#define PM_CLK_APLL2		(0X8104075U)
#define PM_CLK_RPLL		(0X8104076U)
#define PM_CLK_FLXPLL		(0X8104077U)
#define PM_ISO_PL_MISC_N		(0X20000000U)
#define PM_ISO_PL_TEST_N		(0X20000001U)
#define PM_ISO_TNOC_AXI_N		(0X20000002U)
#define PM_ISO_PL_AXIST0_N		(0X20000003U)
#define PM_ISO_PL_AXIST1_N		(0X20000004U)
#define PM_ISO_PMC_PL		(0X20000005U)
#define PM_ISO_LPD_SOC		(0X20000006U)
#define PM_ISO_VCCAUX_SOC		(0X20000007U)
#define PM_ISO_LPD_CPM_DFX		(0X20000008U)
#define PM_ISO_PMC_PL_CFRAME		(0X20000009U)
#define PM_ISO_PMC_SOC		(0X2000000AU)
#define PM_ISO_LPD_CPM		(0X2000000BU)
#define PM_ISO_PL_SOC		(0X2000000CU)
#define PM_ISO_FPD_PL_TEST		(0X2000000DU)
#define PM_ISO_FPD_SOC		(0X2000000EU)
#define PM_ISO_VCCRAM_SOC		(0X2000000FU)
#define PM_ISO_LPD_PL		(0X20000010U)
#define PM_ISO_PMC_PL_TEST		(0X20000011U)
#define PM_ISO_PMC_LPD_DFX		(0X20000012U)
#define PM_ISO_PMC_SOC_NPI		(0X20000013U)
#define PM_ISO_FPD_PL		(0X20000014U)
#define PM_ISO_VCCAUX_VCCRAM		(0X20000015U)
#define PM_ISO_LPD_PL_TEST		(0X20000016U)
#define PM_ISO_PMC_LPD		(0X20000017U)
#define PM_ISO_CPM5_PL		(0X20000018U)
#define PM_ISO_FPD_CPM5		(0X20000019U)
#define PM_ISO_LPD_FPD_DFX		(0X2000001AU)
#define PM_ISO_LPD_FPD		(0X2000001BU)
#define PM_ISO_CPM5_LPD_DFX		(0X2000001CU)
#define PM_ISO_FPD_CPM5_DFX		(0X2000001DU)
#define PM_ISO_LPD_OCM2_DFX		(0X2000001EU)
#define PM_ISO_CPM5_GT_DFX		(0X2000001FU)
#define PM_ISO_LPD_OCM2		(0X20000020U)
#define PM_ISO_CPM5_LPD		(0X20000021U)
#define PM_ISO_CPM5_GT		(0X20000022U)
#define PM_ISO_CPM5_PL_DFX		(0X20000023U)
#define PM_SUBSYS_DEFAULT		(0X1C000000U)
#define PM_SUBSYS_PMC		(0X1C000001U)

#endif /* XPM_NODEID_H_ */
