/***************************************************************************
 *     Copyright (c) 1999-2007, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_memc_1_ddr.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 7/23/07 3:34p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jul 23 11:58:48 2007
 *                 MD5 Checksum         61f9c4d8dcdcd06017506dddbf23f434
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008004
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/d0/bchp_memc_1_ddr.h $
 * 
 * Hydra_Software_Devel/1   7/23/07 3:34p maivu
 * PR 32842: Initial revision
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_1_DDR_H__
#define BCHP_MEMC_1_DDR_H__

/***************************************************************************
 *MEMC_1_DDR - Memory Controller 1 DDR IOBUF Registers
 ***************************************************************************/
#define BCHP_MEMC_1_DDR_IOBUF_REV_ID             0x00c05000 /* Memory Controller IOBUF Revision ID Register. */
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE       0x00c05004 /* Pad Mode Control Register */
#define BCHP_MEMC_1_DDR_BYTE_SLICE_DLL_RESET     0x00c05008 /* Byteslice DLL reset register */
#define BCHP_MEMC_1_DDR_READ_DQS_GATE_CNTRL      0x00c0500c /* Read DQS gating control register */
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL          0x00c05010 /* Deskew DLL Reset register */
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG            0x00c05014 /* Memory Controller Mode-Configuration Register. */
#define BCHP_MEMC_1_DDR_DRAM_MODE                0x00c05018 /* DDR Mode Register. */
#define BCHP_MEMC_1_DDR_DRAM_TIMING              0x00c0501c /* DDR-SDRAM Timing Register. */
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE          0x00c05020 /* Memory Controller Auto-Refresh Power Down Control Register. */
#define BCHP_MEMC_1_DDR_DLY_ARB                  0x00c05024 /* Delayed Arbitration Control register. */
#define BCHP_MEMC_1_DDR_CNTRLR_START_SEQ         0x00c05028 /* Memory Controller Sequencer Enable */
#define BCHP_MEMC_1_DDR_CNTRLR_SM_TIMEOUT        0x00c0502c /* Memory Controller , state machine timeout register. */
#define BCHP_MEMC_1_DDR_POWER_DOWN_STATUS        0x00c05030 /* Memory Controller , status register. */
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL    0x00c05034 /* VCDL Phase Control Register for bytelane 0 */
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL    0x00c05038 /* VCDL Phase Control Register for bytelane 1 */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_RESET         0x00c0503c /* Deskew DLL Reset register */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL         0x00c05040 /* Deskew DLL control register */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_PHASE         0x00c05044 /* Deskew DLL Phase register */
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING        0x00c05048 /* Read to Write & write to read timing register */
#define BCHP_MEMC_1_DDR_PFIFO_RD_WR_PNTR         0x00c0504c /* DQS read fifo (PFIFO) read & write pointers for debug purpose */
#define BCHP_MEMC_1_DDR_SPARE1_RW                0x00c05050 /* Spare register */
#define BCHP_MEMC_1_DDR_SPARE1_RO                0x00c05054 /* Spare register */

/***************************************************************************
 *IOBUF_REV_ID - Memory Controller IOBUF Revision ID Register.
 ***************************************************************************/
/* MEMC_1_DDR :: IOBUF_REV_ID :: reserved0 [31:16] */
#define BCHP_MEMC_1_DDR_IOBUF_REV_ID_reserved0_MASK                0xffff0000
#define BCHP_MEMC_1_DDR_IOBUF_REV_ID_reserved0_SHIFT               16

/* MEMC_1_DDR :: IOBUF_REV_ID :: MAJOR_ID [15:08] */
#define BCHP_MEMC_1_DDR_IOBUF_REV_ID_MAJOR_ID_MASK                 0x0000ff00
#define BCHP_MEMC_1_DDR_IOBUF_REV_ID_MAJOR_ID_SHIFT                8

/* MEMC_1_DDR :: IOBUF_REV_ID :: MINOR_ID [07:00] */
#define BCHP_MEMC_1_DDR_IOBUF_REV_ID_MINOR_ID_MASK                 0x000000ff
#define BCHP_MEMC_1_DDR_IOBUF_REV_ID_MINOR_ID_SHIFT                0

/***************************************************************************
 *PAD_SSTL_DDR2_MODE - Pad Mode Control Register
 ***************************************************************************/
/* MEMC_1_DDR :: PAD_SSTL_DDR2_MODE :: reserved0 [31:08] */
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_reserved0_MASK          0xffffff00
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_reserved0_SHIFT         8

/* MEMC_1_DDR :: PAD_SSTL_DDR2_MODE :: CMD [07:06] */
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_CMD_MASK                0x000000c0
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_CMD_SHIFT               6

/* MEMC_1_DDR :: PAD_SSTL_DDR2_MODE :: DATA [05:04] */
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_DATA_MASK               0x00000030
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_DATA_SHIFT              4

/* MEMC_1_DDR :: PAD_SSTL_DDR2_MODE :: DQS [03:02] */
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_DQS_MASK                0x0000000c
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_DQS_SHIFT               2

/* MEMC_1_DDR :: PAD_SSTL_DDR2_MODE :: CLK [01:00] */
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_CLK_MASK                0x00000003
#define BCHP_MEMC_1_DDR_PAD_SSTL_DDR2_MODE_CLK_SHIFT               0

/***************************************************************************
 *BYTE_SLICE_DLL_RESET - Byteslice DLL reset register
 ***************************************************************************/
/* MEMC_1_DDR :: BYTE_SLICE_DLL_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_1_DDR_BYTE_SLICE_DLL_RESET_reserved0_MASK        0xfffffffe
#define BCHP_MEMC_1_DDR_BYTE_SLICE_DLL_RESET_reserved0_SHIFT       1

/* MEMC_1_DDR :: BYTE_SLICE_DLL_RESET :: DLL_RESET [00:00] */
#define BCHP_MEMC_1_DDR_BYTE_SLICE_DLL_RESET_DLL_RESET_MASK        0x00000001
#define BCHP_MEMC_1_DDR_BYTE_SLICE_DLL_RESET_DLL_RESET_SHIFT       0

/***************************************************************************
 *READ_DQS_GATE_CNTRL - Read DQS gating control register
 ***************************************************************************/
/* MEMC_1_DDR :: READ_DQS_GATE_CNTRL :: reserved0 [31:02] */
#define BCHP_MEMC_1_DDR_READ_DQS_GATE_CNTRL_reserved0_MASK         0xfffffffc
#define BCHP_MEMC_1_DDR_READ_DQS_GATE_CNTRL_reserved0_SHIFT        2

/* MEMC_1_DDR :: READ_DQS_GATE_CNTRL :: GR_EDGE_SEL [01:00] */
#define BCHP_MEMC_1_DDR_READ_DQS_GATE_CNTRL_GR_EDGE_SEL_MASK       0x00000003
#define BCHP_MEMC_1_DDR_READ_DQS_GATE_CNTRL_GR_EDGE_SEL_SHIFT      0

/***************************************************************************
 *BYTESLICE_CNTRL - Deskew DLL Reset register
 ***************************************************************************/
/* MEMC_1_DDR :: BYTESLICE_CNTRL :: reserved0 [31:09] */
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_reserved0_MASK             0xfffffe00
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_reserved0_SHIFT            9

/* MEMC_1_DDR :: BYTESLICE_CNTRL :: DISABLE_BYPASS_DLL [08:08] */
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_DISABLE_BYPASS_DLL_MASK    0x00000100
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_DISABLE_BYPASS_DLL_SHIFT   8

/* MEMC_1_DDR :: BYTESLICE_CNTRL :: reserved1 [07:05] */
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_reserved1_MASK             0x000000e0
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_reserved1_SHIFT            5

/* MEMC_1_DDR :: BYTESLICE_CNTRL :: BIAS_CURENT_CONTROL [04:00] */
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_BIAS_CURENT_CONTROL_MASK   0x0000001f
#define BCHP_MEMC_1_DDR_BYTESLICE_CNTRL_BIAS_CURENT_CONTROL_SHIFT  0

/***************************************************************************
 *CNTRLR_CONFIG - Memory Controller Mode-Configuration Register.
 ***************************************************************************/
/* MEMC_1_DDR :: CNTRLR_CONFIG :: reserved0 [31:06] */
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_reserved0_MASK               0xffffffc0
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_reserved0_SHIFT              6

/* MEMC_1_DDR :: CNTRLR_CONFIG :: DEVICE_CAS10 [05:05] */
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DEVICE_CAS10_MASK            0x00000020
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DEVICE_CAS10_SHIFT           5

/* MEMC_1_DDR :: CNTRLR_CONFIG :: DEVICE_128Mb [04:04] */
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DEVICE_128Mb_MASK            0x00000010
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DEVICE_128Mb_SHIFT           4

/* MEMC_1_DDR :: CNTRLR_CONFIG :: reserved1 [03:03] */
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_reserved1_MASK               0x00000008
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_reserved1_SHIFT              3

/* MEMC_1_DDR :: CNTRLR_CONFIG :: DRAM_WIDTH [02:01] */
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DRAM_WIDTH_MASK              0x00000006
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DRAM_WIDTH_SHIFT             1

/* MEMC_1_DDR :: CNTRLR_CONFIG :: DRAM_TYPE [00:00] */
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DRAM_TYPE_MASK               0x00000001
#define BCHP_MEMC_1_DDR_CNTRLR_CONFIG_DRAM_TYPE_SHIFT              0

/***************************************************************************
 *DRAM_MODE - DDR Mode Register.
 ***************************************************************************/
/* MEMC_1_DDR :: DRAM_MODE :: reserved0 [31:24] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved0_MASK                   0xff000000
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved0_SHIFT                  24

/* MEMC_1_DDR :: DRAM_MODE :: QOFF [23:23] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_QOFF_MASK                        0x00800000
#define BCHP_MEMC_1_DDR_DRAM_MODE_QOFF_SHIFT                       23

/* MEMC_1_DDR :: DRAM_MODE :: RDQS [22:22] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_RDQS_MASK                        0x00400000
#define BCHP_MEMC_1_DDR_DRAM_MODE_RDQS_SHIFT                       22

/* MEMC_1_DDR :: DRAM_MODE :: DQS_N [21:21] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_DQS_N_MASK                       0x00200000
#define BCHP_MEMC_1_DDR_DRAM_MODE_DQS_N_SHIFT                      21

/* MEMC_1_DDR :: DRAM_MODE :: PD [20:20] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_PD_MASK                          0x00100000
#define BCHP_MEMC_1_DDR_DRAM_MODE_PD_SHIFT                         20

/* MEMC_1_DDR :: DRAM_MODE :: reserved1 [19:18] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved1_MASK                   0x000c0000
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved1_SHIFT                  18

/* MEMC_1_DDR :: DRAM_MODE :: ODT [17:16] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_ODT_MASK                         0x00030000
#define BCHP_MEMC_1_DDR_DRAM_MODE_ODT_SHIFT                        16

/* MEMC_1_DDR :: DRAM_MODE :: reserved2 [15:15] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved2_MASK                   0x00008000
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved2_SHIFT                  15

/* MEMC_1_DDR :: DRAM_MODE :: AL [14:12] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_AL_MASK                          0x00007000
#define BCHP_MEMC_1_DDR_DRAM_MODE_AL_SHIFT                         12

/* MEMC_1_DDR :: DRAM_MODE :: reserved3 [11:11] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved3_MASK                   0x00000800
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved3_SHIFT                  11

/* MEMC_1_DDR :: DRAM_MODE :: WR [10:08] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_WR_MASK                          0x00000700
#define BCHP_MEMC_1_DDR_DRAM_MODE_WR_SHIFT                         8

/* MEMC_1_DDR :: DRAM_MODE :: reserved4 [07:06] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved4_MASK                   0x000000c0
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved4_SHIFT                  6

/* MEMC_1_DDR :: DRAM_MODE :: DS [05:05] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_DS_MASK                          0x00000020
#define BCHP_MEMC_1_DDR_DRAM_MODE_DS_SHIFT                         5

/* MEMC_1_DDR :: DRAM_MODE :: DLL [04:04] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_DLL_MASK                         0x00000010
#define BCHP_MEMC_1_DDR_DRAM_MODE_DLL_SHIFT                        4

/* MEMC_1_DDR :: DRAM_MODE :: reserved5 [03:03] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved5_MASK                   0x00000008
#define BCHP_MEMC_1_DDR_DRAM_MODE_reserved5_SHIFT                  3

/* MEMC_1_DDR :: DRAM_MODE :: CL [02:00] */
#define BCHP_MEMC_1_DDR_DRAM_MODE_CL_MASK                          0x00000007
#define BCHP_MEMC_1_DDR_DRAM_MODE_CL_SHIFT                         0

/***************************************************************************
 *DRAM_TIMING - DDR-SDRAM Timing Register.
 ***************************************************************************/
/* MEMC_1_DDR :: DRAM_TIMING :: TRTP_NOP [31:30] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRTP_NOP_MASK                  0xc0000000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRTP_NOP_SHIFT                 30

/* MEMC_1_DDR :: DRAM_TIMING :: TRRD_NOP [29:28] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRRD_NOP_MASK                  0x30000000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRRD_NOP_SHIFT                 28

/* MEMC_1_DDR :: DRAM_TIMING :: reserved0 [27:27] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved0_MASK                 0x08000000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved0_SHIFT                27

/* MEMC_1_DDR :: DRAM_TIMING :: TMRD_NOP [26:24] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TMRD_NOP_MASK                  0x07000000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TMRD_NOP_SHIFT                 24

/* MEMC_1_DDR :: DRAM_TIMING :: reserved1 [23:23] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved1_MASK                 0x00800000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved1_SHIFT                23

/* MEMC_1_DDR :: DRAM_TIMING :: TRCD_NOP [22:20] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRCD_NOP_MASK                  0x00700000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRCD_NOP_SHIFT                 20

/* MEMC_1_DDR :: DRAM_TIMING :: reserved2 [19:19] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved2_MASK                 0x00080000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved2_SHIFT                19

/* MEMC_1_DDR :: DRAM_TIMING :: TRP_NOP [18:16] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRP_NOP_MASK                   0x00070000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRP_NOP_SHIFT                  16

/* MEMC_1_DDR :: DRAM_TIMING :: reserved3 [15:15] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved3_MASK                 0x00008000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved3_SHIFT                15

/* MEMC_1_DDR :: DRAM_TIMING :: TWR_NOP [14:12] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TWR_NOP_MASK                   0x00007000
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TWR_NOP_SHIFT                  12

/* MEMC_1_DDR :: DRAM_TIMING :: TRAS_NOP [11:08] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRAS_NOP_MASK                  0x00000f00
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TRAS_NOP_SHIFT                 8

/* MEMC_1_DDR :: DRAM_TIMING :: reserved4 [07:05] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved4_MASK                 0x000000e0
#define BCHP_MEMC_1_DDR_DRAM_TIMING_reserved4_SHIFT                5

/* MEMC_1_DDR :: DRAM_TIMING :: TREF_NOP [04:00] */
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TREF_NOP_MASK                  0x0000001f
#define BCHP_MEMC_1_DDR_DRAM_TIMING_TREF_NOP_SHIFT                 0

/***************************************************************************
 *POWER_DOWN_MODE - Memory Controller Auto-Refresh Power Down Control Register.
 ***************************************************************************/
/* MEMC_1_DDR :: POWER_DOWN_MODE :: reserved0 [31:14] */
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_reserved0_MASK             0xffffc000
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_reserved0_SHIFT            14

/* MEMC_1_DDR :: POWER_DOWN_MODE :: PDN_EN [13:13] */
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_PDN_EN_MASK                0x00002000
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_PDN_EN_SHIFT               13

/* MEMC_1_DDR :: POWER_DOWN_MODE :: PDN_MODE [12:12] */
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_PDN_MODE_MASK              0x00001000
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_PDN_MODE_SHIFT             12

/* MEMC_1_DDR :: POWER_DOWN_MODE :: INACT_CNT [11:00] */
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_INACT_CNT_MASK             0x00000fff
#define BCHP_MEMC_1_DDR_POWER_DOWN_MODE_INACT_CNT_SHIFT            0

/***************************************************************************
 *DLY_ARB - Delayed Arbitration Control register.
 ***************************************************************************/
/* MEMC_1_DDR :: DLY_ARB :: reserved0 [31:09] */
#define BCHP_MEMC_1_DDR_DLY_ARB_reserved0_MASK                     0xfffffe00
#define BCHP_MEMC_1_DDR_DLY_ARB_reserved0_SHIFT                    9

/* MEMC_1_DDR :: DLY_ARB :: DLY_ACK [08:08] */
#define BCHP_MEMC_1_DDR_DLY_ARB_DLY_ACK_MASK                       0x00000100
#define BCHP_MEMC_1_DDR_DLY_ARB_DLY_ACK_SHIFT                      8

/* MEMC_1_DDR :: DLY_ARB :: reserved1 [07:05] */
#define BCHP_MEMC_1_DDR_DLY_ARB_reserved1_MASK                     0x000000e0
#define BCHP_MEMC_1_DDR_DLY_ARB_reserved1_SHIFT                    5

/* MEMC_1_DDR :: DLY_ARB :: ACK_RES [04:00] */
#define BCHP_MEMC_1_DDR_DLY_ARB_ACK_RES_MASK                       0x0000001f
#define BCHP_MEMC_1_DDR_DLY_ARB_ACK_RES_SHIFT                      0

/***************************************************************************
 *CNTRLR_START_SEQ - Memory Controller Sequencer Enable
 ***************************************************************************/
/* MEMC_1_DDR :: CNTRLR_START_SEQ :: reserved0 [31:01] */
#define BCHP_MEMC_1_DDR_CNTRLR_START_SEQ_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_1_DDR_CNTRLR_START_SEQ_reserved0_SHIFT           1

/* MEMC_1_DDR :: CNTRLR_START_SEQ :: START_SEQ [00:00] */
#define BCHP_MEMC_1_DDR_CNTRLR_START_SEQ_START_SEQ_MASK            0x00000001
#define BCHP_MEMC_1_DDR_CNTRLR_START_SEQ_START_SEQ_SHIFT           0

/***************************************************************************
 *CNTRLR_SM_TIMEOUT - Memory Controller , state machine timeout register.
 ***************************************************************************/
/* MEMC_1_DDR :: CNTRLR_SM_TIMEOUT :: reserved0 [31:17] */
#define BCHP_MEMC_1_DDR_CNTRLR_SM_TIMEOUT_reserved0_MASK           0xfffe0000
#define BCHP_MEMC_1_DDR_CNTRLR_SM_TIMEOUT_reserved0_SHIFT          17

/* MEMC_1_DDR :: CNTRLR_SM_TIMEOUT :: ENABLE [16:16] */
#define BCHP_MEMC_1_DDR_CNTRLR_SM_TIMEOUT_ENABLE_MASK              0x00010000
#define BCHP_MEMC_1_DDR_CNTRLR_SM_TIMEOUT_ENABLE_SHIFT             16

/* MEMC_1_DDR :: CNTRLR_SM_TIMEOUT :: COUNT [15:00] */
#define BCHP_MEMC_1_DDR_CNTRLR_SM_TIMEOUT_COUNT_MASK               0x0000ffff
#define BCHP_MEMC_1_DDR_CNTRLR_SM_TIMEOUT_COUNT_SHIFT              0

/***************************************************************************
 *POWER_DOWN_STATUS - Memory Controller , status register.
 ***************************************************************************/
/* MEMC_1_DDR :: POWER_DOWN_STATUS :: reserved0 [31:02] */
#define BCHP_MEMC_1_DDR_POWER_DOWN_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_MEMC_1_DDR_POWER_DOWN_STATUS_reserved0_SHIFT          2

/* MEMC_1_DDR :: POWER_DOWN_STATUS :: STATUS [01:00] */
#define BCHP_MEMC_1_DDR_POWER_DOWN_STATUS_STATUS_MASK              0x00000003
#define BCHP_MEMC_1_DDR_POWER_DOWN_STATUS_STATUS_SHIFT             0

/***************************************************************************
 *BYTE0_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 0
 ***************************************************************************/
/* MEMC_1_DDR :: BYTE0_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_1_DDR :: BYTE0_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_1_DDR :: BYTE0_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_1_DDR :: BYTE0_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_1_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE1_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 1
 ***************************************************************************/
/* MEMC_1_DDR :: BYTE1_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_1_DDR :: BYTE1_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_1_DDR :: BYTE1_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_1_DDR :: BYTE1_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_1_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *DESKEW_DLL_RESET - Deskew DLL Reset register
 ***************************************************************************/
/* MEMC_1_DDR :: DESKEW_DLL_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_RESET_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_1_DDR_DESKEW_DLL_RESET_reserved0_SHIFT           1

/* MEMC_1_DDR :: DESKEW_DLL_RESET :: RESET [00:00] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_RESET_RESET_MASK                0x00000001
#define BCHP_MEMC_1_DDR_DESKEW_DLL_RESET_RESET_SHIFT               0

/***************************************************************************
 *DESKEW_DLL_CNTRL - Deskew DLL control register
 ***************************************************************************/
/* MEMC_1_DDR :: DESKEW_DLL_CNTRL :: reserved0 [31:20] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_reserved0_MASK            0xfff00000
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_reserved0_SHIFT           20

/* MEMC_1_DDR :: DESKEW_DLL_CNTRL :: CLK_PHASE [19:12] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_CLK_PHASE_MASK            0x000ff000
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_CLK_PHASE_SHIFT           12

/* MEMC_1_DDR :: DESKEW_DLL_CNTRL :: reserved1 [11:09] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_reserved1_MASK            0x00000e00
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_reserved1_SHIFT           9

/* MEMC_1_DDR :: DESKEW_DLL_CNTRL :: DLL_DISABLE [08:08] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_DLL_DISABLE_MASK          0x00000100
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_DLL_DISABLE_SHIFT         8

/* MEMC_1_DDR :: DESKEW_DLL_CNTRL :: reserved2 [07:06] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_reserved2_MASK            0x000000c0
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_reserved2_SHIFT           6

/* MEMC_1_DDR :: DESKEW_DLL_CNTRL :: SAMPLE_SEL [05:04] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_SAMPLE_SEL_MASK           0x00000030
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_SAMPLE_SEL_SHIFT          4

/* MEMC_1_DDR :: DESKEW_DLL_CNTRL :: THRESHOLD [03:00] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_THRESHOLD_MASK            0x0000000f
#define BCHP_MEMC_1_DDR_DESKEW_DLL_CNTRL_THRESHOLD_SHIFT           0

/***************************************************************************
 *DESKEW_DLL_PHASE - Deskew DLL Phase register
 ***************************************************************************/
/* MEMC_1_DDR :: DESKEW_DLL_PHASE :: reserved0 [31:09] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_PHASE_reserved0_MASK            0xfffffe00
#define BCHP_MEMC_1_DDR_DESKEW_DLL_PHASE_reserved0_SHIFT           9

/* MEMC_1_DDR :: DESKEW_DLL_PHASE :: PHASE_DETECTOR_OUTPUT [08:08] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_PHASE_PHASE_DETECTOR_OUTPUT_MASK 0x00000100
#define BCHP_MEMC_1_DDR_DESKEW_DLL_PHASE_PHASE_DETECTOR_OUTPUT_SHIFT 8

/* MEMC_1_DDR :: DESKEW_DLL_PHASE :: PHASE_LOCK_VALUE [07:00] */
#define BCHP_MEMC_1_DDR_DESKEW_DLL_PHASE_PHASE_LOCK_VALUE_MASK     0x000000ff
#define BCHP_MEMC_1_DDR_DESKEW_DLL_PHASE_PHASE_LOCK_VALUE_SHIFT    0

/***************************************************************************
 *READ_WRITE_TIMING - Read to Write & write to read timing register
 ***************************************************************************/
/* MEMC_1_DDR :: READ_WRITE_TIMING :: reserved0 [31:07] */
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_reserved0_MASK           0xffffff80
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_reserved0_SHIFT          7

/* MEMC_1_DDR :: READ_WRITE_TIMING :: WR2RD_NOP [06:04] */
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_WR2RD_NOP_MASK           0x00000070
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_WR2RD_NOP_SHIFT          4

/* MEMC_1_DDR :: READ_WRITE_TIMING :: reserved1 [03:03] */
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_reserved1_MASK           0x00000008
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_reserved1_SHIFT          3

/* MEMC_1_DDR :: READ_WRITE_TIMING :: RD2WR_NOP [02:00] */
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_RD2WR_NOP_MASK           0x00000007
#define BCHP_MEMC_1_DDR_READ_WRITE_TIMING_RD2WR_NOP_SHIFT          0

/***************************************************************************
 *PFIFO_RD_WR_PNTR - DQS read fifo (PFIFO) read & write pointers for debug purpose
 ***************************************************************************/
/* MEMC_1_DDR :: PFIFO_RD_WR_PNTR :: reserved0 [31:04] */
#define BCHP_MEMC_1_DDR_PFIFO_RD_WR_PNTR_reserved0_MASK            0xfffffff0
#define BCHP_MEMC_1_DDR_PFIFO_RD_WR_PNTR_reserved0_SHIFT           4

/* MEMC_1_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR1 [03:02] */
#define BCHP_MEMC_1_DDR_PFIFO_RD_WR_PNTR_WR_PNTR1_MASK             0x0000000c
#define BCHP_MEMC_1_DDR_PFIFO_RD_WR_PNTR_WR_PNTR1_SHIFT            2

/* MEMC_1_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR0 [01:00] */
#define BCHP_MEMC_1_DDR_PFIFO_RD_WR_PNTR_WR_PNTR0_MASK             0x00000003
#define BCHP_MEMC_1_DDR_PFIFO_RD_WR_PNTR_WR_PNTR0_SHIFT            0

/***************************************************************************
 *SPARE1_RW - Spare register
 ***************************************************************************/
/* MEMC_1_DDR :: SPARE1_RW :: unused [31:00] */
#define BCHP_MEMC_1_DDR_SPARE1_RW_unused_MASK                      0xffffffff
#define BCHP_MEMC_1_DDR_SPARE1_RW_unused_SHIFT                     0

/***************************************************************************
 *SPARE1_RO - Spare register
 ***************************************************************************/
/* MEMC_1_DDR :: SPARE1_RO :: unused [31:00] */
#define BCHP_MEMC_1_DDR_SPARE1_RO_unused_MASK                      0xffffffff
#define BCHP_MEMC_1_DDR_SPARE1_RO_unused_SHIFT                     0

#endif /* #ifndef BCHP_MEMC_1_DDR_H__ */

/* End of File */
