Analysis & Synthesis report for CEL_PROJECT
Tue Feb 25 09:17:45 2025
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|flopr:pcreg
 11. Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux2:pcmux
 12. Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux2:srcbmux
 13. Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux3:resultmux
 14. Port Connectivity Checks: "my_computer:U1|dmem:dmem"
 15. Port Connectivity Checks: "my_computer:U1|riscvsingle:rvsingle|datapath:dp|adder:pcadd4"
 16. Port Connectivity Checks: "my_computer:U1|riscvsingle:rvsingle|controller:c"
 17. Port Connectivity Checks: "my_computer:U1"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 25 09:17:45 2025       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; CEL_PROJECT                                 ;
; Top-level Entity Name              ; CEL_PROJECT                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 9,902                                       ;
;     Total combinational functions  ; 5,294                                       ;
;     Dedicated logic registers      ; 5,152                                       ;
; Total registers                    ; 5152                                        ;
; Total pins                         ; 109                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; CEL_PROJECT        ; CEL_PROJECT        ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+
; riscvsingle.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv          ;         ;
; riscvtest_ram_image.txt          ; yes             ; Auto-Found File              ; C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvtest_ram_image.txt ;         ;
; riscvtest_rom_image.txt          ; yes             ; Auto-Found File              ; C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvtest_rom_image.txt ;         ;
; cel_project.v                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v           ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 9,902        ;
;                                             ;              ;
; Total combinational functions               ; 5294         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 4516         ;
;     -- 3 input functions                    ; 244          ;
;     -- <=2 input functions                  ; 534          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 5202         ;
;     -- arithmetic mode                      ; 92           ;
;                                             ;              ;
; Total registers                             ; 5152         ;
;     -- Dedicated logic registers            ; 5152         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 109          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[1]~input ;
; Maximum fan-out                             ; 5152         ;
; Total fan-out                               ; 35028        ;
; Average fan-out                             ; 3.27         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                            ; Entity Name ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------+--------------+
; |CEL_PROJECT                    ; 5294 (10)           ; 5152 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 109  ; 0            ; 0          ; |CEL_PROJECT                                                                   ; CEL_PROJECT ; work         ;
;    |my_computer:U1|             ; 5284 (0)            ; 5152 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1                                                    ; my_computer ; work         ;
;       |dmem:dmem|               ; 3702 (3702)         ; 4096 (4096)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|dmem:dmem                                          ; dmem        ; work         ;
;       |imem:imem|               ; 51 (51)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|imem:imem                                          ; imem        ; work         ;
;       |riscvsingle:rvsingle|    ; 1531 (0)            ; 1056 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle                               ; riscvsingle ; work         ;
;          |controller:c|         ; 30 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|controller:c                  ; controller  ; work         ;
;             |aludec:ad|         ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|controller:c|aludec:ad        ; aludec      ; work         ;
;             |maindec:md|        ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|controller:c|maindec:md       ; maindec     ; work         ;
;          |datapath:dp|          ; 1501 (0)            ; 1056 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp                   ; datapath    ; work         ;
;             |adder:pcadd4|      ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|adder:pcadd4      ; adder       ; work         ;
;             |adder:pcaddbranch| ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|adder:pcaddbranch ; adder       ; work         ;
;             |alu:alu|           ; 342 (342)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu           ; alu         ; work         ;
;             |extend:ext|        ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|extend:ext        ; extend      ; work         ;
;             |flopr:pcreg|       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|flopr:pcreg       ; flopr       ; work         ;
;             |mux2:pcmux|        ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux2:pcmux        ; mux2        ; work         ;
;             |mux2:srcbmux|      ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux2:srcbmux      ; mux2        ; work         ;
;             |mux3:resultmux|    ; 99 (99)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux3:resultmux    ; mux3        ; work         ;
;             |regfile:rf|        ; 917 (917)           ; 1024 (1024)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|regfile:rf        ; regfile     ; work         ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5152  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5122  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux3:resultmux|y[11] ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux22        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux13        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux5         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux25        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux29        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux2         ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; No         ; |CEL_PROJECT|my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu|Mux0         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|flopr:pcreg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux2:pcmux ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux2:srcbmux ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux3:resultmux ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_computer:U1|dmem:dmem"                                                                                                                                                         ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_sw ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (8 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_computer:U1|riscvsingle:rvsingle|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                               ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                               ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                               ;
+----------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_computer:U1|riscvsingle:rvsingle|controller:c"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Jump ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_computer:U1"                                                                                                                                         ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                        ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; my_sw         ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "my_sw[9..8]" will be connected to GND. ;
; my_rd[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; my_PC[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 109                         ;
; cycloneiii_ff         ; 5152                        ;
;     CLR               ; 30                          ;
;     ENA               ; 5120                        ;
;     ENA CLR           ; 2                           ;
; cycloneiii_io_obuf    ; 36                          ;
; cycloneiii_lcell_comb ; 5295                        ;
;     arith             ; 92                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 62                          ;
;     normal            ; 5203                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 449                         ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 182                         ;
;         4 data inputs ; 4516                        ;
;                       ;                             ;
; Max LUT depth         ; 22.00                       ;
; Average LUT depth     ; 12.19                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Feb 25 09:17:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CEL_PROJECT -c CEL_PROJECT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 15 design units, including 15 entities, in source file riscvsingle.sv
    Info (12023): Found entity 1: my_computer File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 83
    Info (12023): Found entity 2: regfile File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 109
    Info (12023): Found entity 3: imem File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 129
    Info (12023): Found entity 4: dmem File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 144
    Info (12023): Found entity 5: flopr File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 176
    Info (12023): Found entity 6: riscvsingle File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 190
    Info (12023): Found entity 7: controller File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 212
    Info (12023): Found entity 8: maindec File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 233
    Info (12023): Found entity 9: aludec File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 259
    Info (12023): Found entity 10: datapath File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 285
    Info (12023): Found entity 11: adder File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 320
    Info (12023): Found entity 12: extend File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 326
    Info (12023): Found entity 13: mux2 File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 344
    Info (12023): Found entity 14: mux3 File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 352
    Info (12023): Found entity 15: alu File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 360
Info (12021): Found 1 design units, including 1 entities, in source file my_computer_tb.v
    Info (12023): Found entity 1: my_computer_tb File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/my_computer_tb.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at riscvsingle.sv(202): created implicit net for "PCSrc" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 202
Warning (12125): Using design file cel_project.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CEL_PROJECT File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at cel_project.v(32): created implicit net for "clk" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 32
Info (12127): Elaborating entity "CEL_PROJECT" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at cel_project.v(36): truncated value with size 32 to match size of target (10) File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 36
Warning (10034): Output port "HEX0" at cel_project.v(9) has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
Warning (10034): Output port "HEX1" at cel_project.v(10) has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
Warning (10034): Output port "HEX2" at cel_project.v(11) has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
Warning (10034): Output port "HEX3" at cel_project.v(12) has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
Warning (10034): Output port "HEX4" at cel_project.v(13) has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
Warning (10034): Output port "HEX5" at cel_project.v(14) has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
Info (12128): Elaborating entity "my_computer" for hierarchy "my_computer:U1" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 34
Info (12128): Elaborating entity "riscvsingle" for hierarchy "my_computer:U1|riscvsingle:rvsingle" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 94
Info (12128): Elaborating entity "controller" for hierarchy "my_computer:U1|riscvsingle:rvsingle|controller:c" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 204
Info (12128): Elaborating entity "maindec" for hierarchy "my_computer:U1|riscvsingle:rvsingle|controller:c|maindec:md" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 227
Info (12128): Elaborating entity "aludec" for hierarchy "my_computer:U1|riscvsingle:rvsingle|controller:c|aludec:ad" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 228
Info (12128): Elaborating entity "datapath" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 209
Info (12128): Elaborating entity "flopr" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp|flopr:pcreg" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 303
Info (12128): Elaborating entity "adder" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp|adder:pcadd4" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 304
Info (12128): Elaborating entity "mux2" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux2:pcmux" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 306
Info (12128): Elaborating entity "regfile" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp|regfile:rf" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 310
Info (12128): Elaborating entity "extend" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp|extend:ext" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 311
Info (12128): Elaborating entity "alu" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp|alu:alu" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 315
Info (12128): Elaborating entity "mux3" for hierarchy "my_computer:U1|riscvsingle:rvsingle|datapath:dp|mux3:resultmux" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 316
Info (12128): Elaborating entity "imem" for hierarchy "my_computer:U1|imem:imem" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 96
Warning (10850): Verilog HDL warning at riscvsingle.sv(138): number of words (21) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 138
Warning (10030): Net "ROM.data_a" at riscvsingle.sv(132) has no driver or initial value, using a default initial value '0' File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 132
Warning (10030): Net "ROM.waddr_a" at riscvsingle.sv(132) has no driver or initial value, using a default initial value '0' File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 132
Warning (10030): Net "ROM.we_a" at riscvsingle.sv(132) has no driver or initial value, using a default initial value '0' File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 132
Info (12128): Elaborating entity "dmem" for hierarchy "my_computer:U1|dmem:dmem" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 99
Warning (10850): Verilog HDL warning at riscvsingle.sv(172): number of words (1024) in memory file does not match the number of elements in the address range [0:127] File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 172
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/db/CEL_PROJECT.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276013): RAM logic "my_computer:U1|dmem:dmem|RAM" is uninferred because MIF is not supported for the selected family File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 150
    Info (276007): RAM logic "my_computer:U1|riscvsingle:rvsingle|datapath:dp|regfile:rf|rf" is uninferred due to asynchronous read logic File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 115
    Info (276013): RAM logic "my_computer:U1|imem:imem|ROM" is uninferred because MIF is not supported for the selected family File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/riscvsingle.sv Line: 132
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/db/CEL_PROJECT.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 9
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 10
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 11
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 12
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 13
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/CEL_PROJECT.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 4
    Warning (15610): No output dependent on input pin "MAX10_CLK1_50" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 5
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 6
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 23
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 23
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/cel_project.v Line: 23
Info (21057): Implemented 10075 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 58 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 9966 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Tue Feb 25 09:17:45 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/onur/Desktop/CE_Lab2/CEL_PROJECT/CEL_PROJECT.map.smsg.


