#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5ddffd2f0470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ddffd2f0600 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x5ddffd30c380 .functor NOT 1, L_0x5ddffd338a80, C4<0>, C4<0>, C4<0>;
L_0x5ddffd3387e0 .functor XOR 4, L_0x5ddffd338680, L_0x5ddffd338740, C4<0000>, C4<0000>;
L_0x5ddffd338970 .functor XOR 4, L_0x5ddffd3387e0, L_0x5ddffd3388a0, C4<0000>, C4<0000>;
v0x5ddffd330bc0_0 .net *"_ivl_10", 3 0, L_0x5ddffd3388a0;  1 drivers
v0x5ddffd330cc0_0 .net *"_ivl_12", 3 0, L_0x5ddffd338970;  1 drivers
v0x5ddffd330da0_0 .net *"_ivl_2", 3 0, L_0x5ddffd3385e0;  1 drivers
v0x5ddffd330e60_0 .net *"_ivl_4", 3 0, L_0x5ddffd338680;  1 drivers
v0x5ddffd330f40_0 .net *"_ivl_6", 3 0, L_0x5ddffd338740;  1 drivers
v0x5ddffd331070_0 .net *"_ivl_8", 3 0, L_0x5ddffd3387e0;  1 drivers
v0x5ddffd331150_0 .net "c", 0 0, v0x5ddffd32b8a0_0;  1 drivers
v0x5ddffd3311f0_0 .var "clk", 0 0;
v0x5ddffd331290_0 .net "d", 0 0, v0x5ddffd32b9e0_0;  1 drivers
v0x5ddffd331330_0 .net "mux_in_dut", 3 0, L_0x5ddffd332c00;  1 drivers
v0x5ddffd3313d0_0 .net "mux_in_ref", 3 0, L_0x5ddffd331a50;  1 drivers
v0x5ddffd331470_0 .var/2u "stats1", 159 0;
v0x5ddffd331530_0 .var/2u "strobe", 0 0;
v0x5ddffd3315f0_0 .net "tb_match", 0 0, L_0x5ddffd338a80;  1 drivers
v0x5ddffd3316b0_0 .net "tb_mismatch", 0 0, L_0x5ddffd30c380;  1 drivers
v0x5ddffd331770_0 .net "wavedrom_enable", 0 0, v0x5ddffd32ba80_0;  1 drivers
v0x5ddffd331810_0 .net "wavedrom_title", 511 0, v0x5ddffd32bb20_0;  1 drivers
L_0x5ddffd3385e0 .concat [ 4 0 0 0], L_0x5ddffd331a50;
L_0x5ddffd338680 .concat [ 4 0 0 0], L_0x5ddffd331a50;
L_0x5ddffd338740 .concat [ 4 0 0 0], L_0x5ddffd332c00;
L_0x5ddffd3388a0 .concat [ 4 0 0 0], L_0x5ddffd331a50;
L_0x5ddffd338a80 .cmp/eeq 4, L_0x5ddffd3385e0, L_0x5ddffd338970;
S_0x5ddffd2f4a50 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x5ddffd2f0600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5ddffd2db7b0 .functor OR 1, v0x5ddffd32b8a0_0, v0x5ddffd32b9e0_0, C4<0>, C4<0>;
L_0x5ddffd2dba60 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd2dbd60 .functor AND 1, v0x5ddffd32b8a0_0, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
v0x5ddffd30c520_0 .net *"_ivl_10", 0 0, L_0x5ddffd2dba60;  1 drivers
v0x5ddffd30c5c0_0 .net *"_ivl_15", 0 0, L_0x5ddffd2dbd60;  1 drivers
v0x5ddffd2db870_0 .net *"_ivl_2", 0 0, L_0x5ddffd2db7b0;  1 drivers
L_0x729e6cee0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ddffd2dbb80_0 .net/2s *"_ivl_6", 0 0, L_0x729e6cee0018;  1 drivers
v0x5ddffd2dbec0_0 .net "c", 0 0, v0x5ddffd32b8a0_0;  alias, 1 drivers
v0x5ddffd2dc200_0 .net "d", 0 0, v0x5ddffd32b9e0_0;  alias, 1 drivers
v0x5ddffd32af80_0 .net "mux_in", 3 0, L_0x5ddffd331a50;  alias, 1 drivers
L_0x5ddffd331a50 .concat8 [ 1 1 1 1], L_0x5ddffd2db7b0, L_0x729e6cee0018, L_0x5ddffd2dba60, L_0x5ddffd2dbd60;
S_0x5ddffd32b0e0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x5ddffd2f0600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5ddffd32b8a0_0 .var "c", 0 0;
v0x5ddffd32b940_0 .net "clk", 0 0, v0x5ddffd3311f0_0;  1 drivers
v0x5ddffd32b9e0_0 .var "d", 0 0;
v0x5ddffd32ba80_0 .var "wavedrom_enable", 0 0;
v0x5ddffd32bb20_0 .var "wavedrom_title", 511 0;
E_0x5ddffd2eeee0/0 .event negedge, v0x5ddffd32b940_0;
E_0x5ddffd2eeee0/1 .event posedge, v0x5ddffd32b940_0;
E_0x5ddffd2eeee0 .event/or E_0x5ddffd2eeee0/0, E_0x5ddffd2eeee0/1;
E_0x5ddffd2ef170 .event negedge, v0x5ddffd32b940_0;
E_0x5ddffd2ef580 .event posedge, v0x5ddffd32b940_0;
S_0x5ddffd32b3a0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5ddffd32b0e0;
 .timescale -12 -12;
v0x5ddffd32b5a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5ddffd32b6a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5ddffd32b0e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5ddffd32bcd0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x5ddffd2f0600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x5ddffd2dc0a0 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd2f5490 .functor AND 1, v0x5ddffd32b8a0_0, L_0x5ddffd2dc0a0, C4<1>, C4<1>;
L_0x5ddffd331c50 .functor NOT 1, v0x5ddffd32b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd331cc0 .functor AND 1, L_0x5ddffd331c50, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
L_0x5ddffd331ec0 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd331f80 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd332080 .functor AND 1, L_0x5ddffd331ec0, L_0x5ddffd331f80, C4<1>, C4<1>;
L_0x5ddffd332190 .functor AND 1, L_0x5ddffd332080, v0x5ddffd32b8a0_0, C4<1>, C4<1>;
L_0x5ddffd3323b0 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd332420 .functor AND 1, L_0x5ddffd332190, L_0x5ddffd3323b0, C4<1>, C4<1>;
L_0x5ddffd332590 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd332600 .functor AND 1, L_0x5ddffd332590, L_0x5ddffd331cc0, C4<1>, C4<1>;
L_0x5ddffd3326e0 .functor NOT 1, v0x5ddffd32b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd332750 .functor AND 1, L_0x5ddffd332600, L_0x5ddffd3326e0, C4<1>, C4<1>;
L_0x5ddffd332670 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd3328e0 .functor AND 1, L_0x5ddffd332750, L_0x5ddffd332670, C4<1>, C4<1>;
L_0x5ddffd332a80 .functor OR 1, L_0x5ddffd332420, L_0x5ddffd3328e0, C4<0>, C4<0>;
L_0x5ddffd332b90 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd332ca0 .functor AND 1, L_0x5ddffd2f5490, L_0x5ddffd332b90, C4<1>, C4<1>;
L_0x5ddffd332d10 .functor AND 1, L_0x5ddffd332ca0, v0x5ddffd32b8a0_0, C4<1>, C4<1>;
L_0x5ddffd332e30 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd332ea0 .functor AND 1, L_0x5ddffd332d10, L_0x5ddffd332e30, C4<1>, C4<1>;
L_0x5ddffd333070 .functor OR 1, L_0x5ddffd332a80, L_0x5ddffd332ea0, C4<0>, C4<0>;
L_0x5ddffd333180 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd3332c0 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd333330 .functor AND 1, L_0x5ddffd333180, L_0x5ddffd3332c0, C4<1>, C4<1>;
L_0x5ddffd333520 .functor NOT 1, v0x5ddffd32b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd333590 .functor AND 1, L_0x5ddffd333330, L_0x5ddffd333520, C4<1>, C4<1>;
L_0x5ddffd333790 .functor AND 1, L_0x5ddffd333590, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
L_0x5ddffd333850 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd3339c0 .functor AND 1, L_0x5ddffd333850, L_0x5ddffd331cc0, C4<1>, C4<1>;
L_0x5ddffd333a80 .functor NOT 1, v0x5ddffd32b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd333c00 .functor AND 1, L_0x5ddffd3339c0, L_0x5ddffd333a80, C4<1>, C4<1>;
L_0x5ddffd333d10 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd333ea0 .functor AND 1, L_0x5ddffd333c00, L_0x5ddffd333d10, C4<1>, C4<1>;
L_0x5ddffd333fb0 .functor OR 1, L_0x5ddffd333790, L_0x5ddffd333ea0, C4<0>, C4<0>;
L_0x5ddffd3341f0 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd334260 .functor AND 1, L_0x5ddffd2f5490, L_0x5ddffd3341f0, C4<1>, C4<1>;
L_0x5ddffd334460 .functor NOT 1, v0x5ddffd32b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd3344d0 .functor AND 1, L_0x5ddffd334260, L_0x5ddffd334460, C4<1>, C4<1>;
L_0x5ddffd334730 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd3347a0 .functor AND 1, L_0x5ddffd3344d0, L_0x5ddffd334730, C4<1>, C4<1>;
L_0x5ddffd334a10 .functor OR 1, L_0x5ddffd333fb0, L_0x5ddffd3347a0, C4<0>, C4<0>;
L_0x5ddffd334b20 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd334d00 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd334e80 .functor AND 1, L_0x5ddffd334b20, L_0x5ddffd334d00, C4<1>, C4<1>;
L_0x5ddffd335110 .functor AND 1, L_0x5ddffd334e80, v0x5ddffd32b8a0_0, C4<1>, C4<1>;
L_0x5ddffd3351d0 .functor AND 1, L_0x5ddffd335110, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
L_0x5ddffd335420 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd335490 .functor AND 1, L_0x5ddffd335420, L_0x5ddffd331cc0, C4<1>, C4<1>;
L_0x5ddffd3356f0 .functor AND 1, L_0x5ddffd335490, v0x5ddffd32b8a0_0, C4<1>, C4<1>;
L_0x5ddffd3357b0 .functor NOT 1, v0x5ddffd32b9e0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd3359d0 .functor AND 1, L_0x5ddffd3356f0, L_0x5ddffd3357b0, C4<1>, C4<1>;
L_0x5ddffd335b10 .functor OR 1, L_0x5ddffd3351d0, L_0x5ddffd3359d0, C4<0>, C4<0>;
L_0x5ddffd335de0 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd335e50 .functor AND 1, L_0x5ddffd2f5490, L_0x5ddffd335de0, C4<1>, C4<1>;
L_0x5ddffd3360e0 .functor NOT 1, v0x5ddffd32b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd336360 .functor AND 1, L_0x5ddffd335e50, L_0x5ddffd3360e0, C4<1>, C4<1>;
L_0x5ddffd336650 .functor AND 1, L_0x5ddffd336360, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
L_0x5ddffd336710 .functor OR 1, L_0x5ddffd335b10, L_0x5ddffd336650, C4<0>, C4<0>;
L_0x5ddffd336b50 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd336bc0 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd336e30 .functor AND 1, L_0x5ddffd336b50, L_0x5ddffd336bc0, C4<1>, C4<1>;
L_0x5ddffd336f40 .functor AND 1, L_0x5ddffd336e30, v0x5ddffd32b8a0_0, C4<1>, C4<1>;
L_0x5ddffd337210 .functor AND 1, L_0x5ddffd336f40, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
L_0x5ddffd3372d0 .functor NOT 1, L_0x5ddffd2f5490, C4<0>, C4<0>, C4<0>;
L_0x5ddffd337560 .functor AND 1, L_0x5ddffd3372d0, L_0x5ddffd331cc0, C4<1>, C4<1>;
L_0x5ddffd337620 .functor AND 1, L_0x5ddffd337560, v0x5ddffd32b8a0_0, C4<1>, C4<1>;
L_0x5ddffd337910 .functor AND 1, L_0x5ddffd337620, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
L_0x5ddffd3379d0 .functor OR 1, L_0x5ddffd337210, L_0x5ddffd337910, C4<0>, C4<0>;
L_0x5ddffd337d20 .functor NOT 1, L_0x5ddffd331cc0, C4<0>, C4<0>, C4<0>;
L_0x5ddffd337d90 .functor AND 1, L_0x5ddffd2f5490, L_0x5ddffd337d20, C4<1>, C4<1>;
L_0x5ddffd3380a0 .functor AND 1, L_0x5ddffd337d90, v0x5ddffd32b8a0_0, C4<1>, C4<1>;
L_0x5ddffd338160 .functor AND 1, L_0x5ddffd3380a0, v0x5ddffd32b9e0_0, C4<1>, C4<1>;
L_0x5ddffd338480 .functor OR 1, L_0x5ddffd3379d0, L_0x5ddffd338160, C4<0>, C4<0>;
v0x5ddffd32bf00_0 .net *"_ivl_0", 0 0, L_0x5ddffd2dc0a0;  1 drivers
v0x5ddffd32c000_0 .net *"_ivl_10", 0 0, L_0x5ddffd331ec0;  1 drivers
v0x5ddffd32c0e0_0 .net *"_ivl_100", 0 0, L_0x5ddffd3351d0;  1 drivers
v0x5ddffd32c1a0_0 .net *"_ivl_102", 0 0, L_0x5ddffd335420;  1 drivers
v0x5ddffd32c280_0 .net *"_ivl_104", 0 0, L_0x5ddffd335490;  1 drivers
v0x5ddffd32c3b0_0 .net *"_ivl_106", 0 0, L_0x5ddffd3356f0;  1 drivers
v0x5ddffd32c490_0 .net *"_ivl_108", 0 0, L_0x5ddffd3357b0;  1 drivers
v0x5ddffd32c570_0 .net *"_ivl_110", 0 0, L_0x5ddffd3359d0;  1 drivers
v0x5ddffd32c650_0 .net *"_ivl_112", 0 0, L_0x5ddffd335b10;  1 drivers
v0x5ddffd32c730_0 .net *"_ivl_114", 0 0, L_0x5ddffd335de0;  1 drivers
v0x5ddffd32c810_0 .net *"_ivl_116", 0 0, L_0x5ddffd335e50;  1 drivers
v0x5ddffd32c8f0_0 .net *"_ivl_118", 0 0, L_0x5ddffd3360e0;  1 drivers
v0x5ddffd32c9d0_0 .net *"_ivl_12", 0 0, L_0x5ddffd331f80;  1 drivers
v0x5ddffd32cab0_0 .net *"_ivl_120", 0 0, L_0x5ddffd336360;  1 drivers
v0x5ddffd32cb90_0 .net *"_ivl_122", 0 0, L_0x5ddffd336650;  1 drivers
v0x5ddffd32cc70_0 .net *"_ivl_124", 0 0, L_0x5ddffd336710;  1 drivers
v0x5ddffd32cd50_0 .net *"_ivl_129", 0 0, L_0x5ddffd336b50;  1 drivers
v0x5ddffd32ce30_0 .net *"_ivl_131", 0 0, L_0x5ddffd336bc0;  1 drivers
v0x5ddffd32cf10_0 .net *"_ivl_133", 0 0, L_0x5ddffd336e30;  1 drivers
v0x5ddffd32cff0_0 .net *"_ivl_135", 0 0, L_0x5ddffd336f40;  1 drivers
v0x5ddffd32d0d0_0 .net *"_ivl_137", 0 0, L_0x5ddffd337210;  1 drivers
v0x5ddffd32d1b0_0 .net *"_ivl_139", 0 0, L_0x5ddffd3372d0;  1 drivers
v0x5ddffd32d290_0 .net *"_ivl_14", 0 0, L_0x5ddffd332080;  1 drivers
v0x5ddffd32d370_0 .net *"_ivl_141", 0 0, L_0x5ddffd337560;  1 drivers
v0x5ddffd32d450_0 .net *"_ivl_143", 0 0, L_0x5ddffd337620;  1 drivers
v0x5ddffd32d530_0 .net *"_ivl_145", 0 0, L_0x5ddffd337910;  1 drivers
v0x5ddffd32d610_0 .net *"_ivl_147", 0 0, L_0x5ddffd3379d0;  1 drivers
v0x5ddffd32d6f0_0 .net *"_ivl_149", 0 0, L_0x5ddffd337d20;  1 drivers
v0x5ddffd32d7d0_0 .net *"_ivl_151", 0 0, L_0x5ddffd337d90;  1 drivers
v0x5ddffd32d8b0_0 .net *"_ivl_153", 0 0, L_0x5ddffd3380a0;  1 drivers
v0x5ddffd32d990_0 .net *"_ivl_155", 0 0, L_0x5ddffd338160;  1 drivers
v0x5ddffd32da70_0 .net *"_ivl_157", 0 0, L_0x5ddffd338480;  1 drivers
v0x5ddffd32db50_0 .net *"_ivl_16", 0 0, L_0x5ddffd332190;  1 drivers
v0x5ddffd32de40_0 .net *"_ivl_18", 0 0, L_0x5ddffd3323b0;  1 drivers
v0x5ddffd32df20_0 .net *"_ivl_20", 0 0, L_0x5ddffd332420;  1 drivers
v0x5ddffd32e000_0 .net *"_ivl_22", 0 0, L_0x5ddffd332590;  1 drivers
v0x5ddffd32e0e0_0 .net *"_ivl_24", 0 0, L_0x5ddffd332600;  1 drivers
v0x5ddffd32e1c0_0 .net *"_ivl_26", 0 0, L_0x5ddffd3326e0;  1 drivers
v0x5ddffd32e2a0_0 .net *"_ivl_28", 0 0, L_0x5ddffd332750;  1 drivers
v0x5ddffd32e380_0 .net *"_ivl_30", 0 0, L_0x5ddffd332670;  1 drivers
v0x5ddffd32e460_0 .net *"_ivl_32", 0 0, L_0x5ddffd3328e0;  1 drivers
v0x5ddffd32e540_0 .net *"_ivl_34", 0 0, L_0x5ddffd332a80;  1 drivers
v0x5ddffd32e620_0 .net *"_ivl_36", 0 0, L_0x5ddffd332b90;  1 drivers
v0x5ddffd32e700_0 .net *"_ivl_38", 0 0, L_0x5ddffd332ca0;  1 drivers
v0x5ddffd32e7e0_0 .net *"_ivl_4", 0 0, L_0x5ddffd331c50;  1 drivers
v0x5ddffd32e8c0_0 .net *"_ivl_40", 0 0, L_0x5ddffd332d10;  1 drivers
v0x5ddffd32e9a0_0 .net *"_ivl_42", 0 0, L_0x5ddffd332e30;  1 drivers
v0x5ddffd32ea80_0 .net *"_ivl_44", 0 0, L_0x5ddffd332ea0;  1 drivers
v0x5ddffd32eb60_0 .net *"_ivl_46", 0 0, L_0x5ddffd333070;  1 drivers
v0x5ddffd32ec40_0 .net *"_ivl_50", 0 0, L_0x5ddffd333180;  1 drivers
v0x5ddffd32ed20_0 .net *"_ivl_52", 0 0, L_0x5ddffd3332c0;  1 drivers
v0x5ddffd32ee00_0 .net *"_ivl_54", 0 0, L_0x5ddffd333330;  1 drivers
v0x5ddffd32eee0_0 .net *"_ivl_56", 0 0, L_0x5ddffd333520;  1 drivers
v0x5ddffd32efc0_0 .net *"_ivl_58", 0 0, L_0x5ddffd333590;  1 drivers
v0x5ddffd32f0a0_0 .net *"_ivl_60", 0 0, L_0x5ddffd333790;  1 drivers
v0x5ddffd32f180_0 .net *"_ivl_62", 0 0, L_0x5ddffd333850;  1 drivers
v0x5ddffd32f260_0 .net *"_ivl_64", 0 0, L_0x5ddffd3339c0;  1 drivers
v0x5ddffd32f340_0 .net *"_ivl_66", 0 0, L_0x5ddffd333a80;  1 drivers
v0x5ddffd32f420_0 .net *"_ivl_68", 0 0, L_0x5ddffd333c00;  1 drivers
v0x5ddffd32f500_0 .net *"_ivl_70", 0 0, L_0x5ddffd333d10;  1 drivers
v0x5ddffd32f5e0_0 .net *"_ivl_72", 0 0, L_0x5ddffd333ea0;  1 drivers
v0x5ddffd32f6c0_0 .net *"_ivl_74", 0 0, L_0x5ddffd333fb0;  1 drivers
v0x5ddffd32f7a0_0 .net *"_ivl_76", 0 0, L_0x5ddffd3341f0;  1 drivers
v0x5ddffd32f880_0 .net *"_ivl_78", 0 0, L_0x5ddffd334260;  1 drivers
v0x5ddffd32f960_0 .net *"_ivl_80", 0 0, L_0x5ddffd334460;  1 drivers
v0x5ddffd32fe50_0 .net *"_ivl_82", 0 0, L_0x5ddffd3344d0;  1 drivers
v0x5ddffd32ff30_0 .net *"_ivl_84", 0 0, L_0x5ddffd334730;  1 drivers
v0x5ddffd330010_0 .net *"_ivl_86", 0 0, L_0x5ddffd3347a0;  1 drivers
v0x5ddffd3300f0_0 .net *"_ivl_88", 0 0, L_0x5ddffd334a10;  1 drivers
v0x5ddffd3301d0_0 .net *"_ivl_92", 0 0, L_0x5ddffd334b20;  1 drivers
v0x5ddffd3302b0_0 .net *"_ivl_94", 0 0, L_0x5ddffd334d00;  1 drivers
v0x5ddffd330390_0 .net *"_ivl_96", 0 0, L_0x5ddffd334e80;  1 drivers
v0x5ddffd330470_0 .net *"_ivl_98", 0 0, L_0x5ddffd335110;  1 drivers
v0x5ddffd330550_0 .net "a", 0 0, L_0x5ddffd2f5490;  1 drivers
v0x5ddffd330610_0 .net "b", 0 0, L_0x5ddffd331cc0;  1 drivers
v0x5ddffd3306d0_0 .net "c", 0 0, v0x5ddffd32b8a0_0;  alias, 1 drivers
v0x5ddffd330770_0 .net "d", 0 0, v0x5ddffd32b9e0_0;  alias, 1 drivers
v0x5ddffd330860_0 .net "mux_in", 3 0, L_0x5ddffd332c00;  alias, 1 drivers
L_0x5ddffd332c00 .concat8 [ 1 1 1 1], L_0x5ddffd333070, L_0x5ddffd334a10, L_0x5ddffd336710, L_0x5ddffd338480;
S_0x5ddffd3309c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x5ddffd2f0600;
 .timescale -12 -12;
E_0x5ddffd2d5820 .event anyedge, v0x5ddffd331530_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5ddffd331530_0;
    %nor/r;
    %assign/vec4 v0x5ddffd331530_0, 0;
    %wait E_0x5ddffd2d5820;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5ddffd32b0e0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5ddffd32b9e0_0, 0;
    %assign/vec4 v0x5ddffd32b8a0_0, 0;
    %wait E_0x5ddffd2ef170;
    %wait E_0x5ddffd2ef580;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5ddffd32b9e0_0, 0;
    %assign/vec4 v0x5ddffd32b8a0_0, 0;
    %wait E_0x5ddffd2ef580;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5ddffd32b9e0_0, 0;
    %assign/vec4 v0x5ddffd32b8a0_0, 0;
    %wait E_0x5ddffd2ef580;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5ddffd32b9e0_0, 0;
    %assign/vec4 v0x5ddffd32b8a0_0, 0;
    %wait E_0x5ddffd2ef580;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x5ddffd32b9e0_0, 0;
    %assign/vec4 v0x5ddffd32b8a0_0, 0;
    %wait E_0x5ddffd2ef170;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5ddffd32b6a0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ddffd2eeee0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x5ddffd32b9e0_0, 0;
    %assign/vec4 v0x5ddffd32b8a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5ddffd2f0600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ddffd3311f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ddffd331530_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5ddffd2f0600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5ddffd3311f0_0;
    %inv;
    %store/vec4 v0x5ddffd3311f0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5ddffd2f0600;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5ddffd32b940_0, v0x5ddffd3316b0_0, v0x5ddffd331150_0, v0x5ddffd331290_0, v0x5ddffd3313d0_0, v0x5ddffd331330_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5ddffd2f0600;
T_7 ;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5ddffd2f0600;
T_8 ;
    %wait E_0x5ddffd2eeee0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ddffd331470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ddffd331470_0, 4, 32;
    %load/vec4 v0x5ddffd3315f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ddffd331470_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ddffd331470_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ddffd331470_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5ddffd3313d0_0;
    %load/vec4 v0x5ddffd3313d0_0;
    %load/vec4 v0x5ddffd331330_0;
    %xor;
    %load/vec4 v0x5ddffd3313d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ddffd331470_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5ddffd331470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5ddffd331470_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/rerun_3p5/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/gpt3.5_turbo_16k_RERUNS/ece241_2014_q3/iter3/response2/top_module.sv";
