================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Nov 25 22:13:27 +0800 2024
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         delay
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  2.778 ns
    * C-Synthesis target clock:    2.778 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              926
FF:               975
DSP:              0
BRAM:             0
URAM:             0
SRL:              88


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 2.778       |
| Post-Synthesis | 2.021       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst | 926 | 975 |     |      |      |     |        |      |         |          |        |
+------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.74%  | OK     |
| FD                                                        | 50%       | 0.92%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.51%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 1      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.55   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                  | ENDPOINT PIN                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                 |                                |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.757 | addr_signed_6_reg_1255_reg[0]/C | icmp_ln247_1_reg_1330_reg[0]/D |            3 |          5 |          2.035 |          1.400 |        0.635 |
| Path2 | 0.757 | addr_signed_4_reg_1241_reg[0]/C | icmp_ln247_2_reg_1335_reg[0]/D |            3 |          5 |          2.035 |          1.400 |        0.635 |
| Path3 | 0.757 | addr_signed_6_reg_1255_reg[0]/C | icmp_ln247_3_reg_1340_reg[0]/D |            3 |          5 |          2.035 |          1.400 |        0.635 |
| Path4 | 0.757 | addr_signed_reg_1213_reg[1]/C   | icmp_ln247_4_reg_1345_reg[0]/D |            3 |          5 |          2.035 |          1.400 |        0.635 |
| Path5 | 0.757 | addr_signed_2_reg_1227_reg[1]/C | icmp_ln247_5_reg_1350_reg[0]/D |            3 |          5 |          2.035 |          1.400 |        0.635 |
+-------+-------+---------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------+----------------------+
    | Path1 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_1_reg_1330[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_1_reg_1330_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_4_reg_1241_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_2_reg_1335[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_2_reg_1335_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_3_reg_1340[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_3_reg_1340_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_reg_1213_reg[1]      | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_4_reg_1345[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_4_reg_1345_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_2_reg_1227_reg[1]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_5_reg_1350[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_5_reg_1350_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path2 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_1_reg_1330[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_1_reg_1330_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_4_reg_1241_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_2_reg_1335[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_2_reg_1335_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_3_reg_1340[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_3_reg_1340_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_reg_1213_reg[1]      | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_4_reg_1345[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_4_reg_1345_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_2_reg_1227_reg[1]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_5_reg_1350[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_5_reg_1350_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path3 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_1_reg_1330[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_1_reg_1330_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_4_reg_1241_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_2_reg_1335[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_2_reg_1335_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_3_reg_1340[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_3_reg_1340_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_reg_1213_reg[1]      | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_4_reg_1345[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_4_reg_1345_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_2_reg_1227_reg[1]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_5_reg_1350[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_5_reg_1350_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path4 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_1_reg_1330[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_1_reg_1330_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_4_reg_1241_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_2_reg_1335[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_2_reg_1335_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_3_reg_1340[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_3_reg_1340_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_reg_1213_reg[1]      | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_4_reg_1345[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_4_reg_1345_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_2_reg_1227_reg[1]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_5_reg_1350[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_5_reg_1350_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+

    +----------------------------------+----------------------+
    | Path5 Cells                      | Primitive Type       |
    +----------------------------------+----------------------+
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_1_reg_1330[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_1_reg_1330_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_1_reg_1330_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_4_reg_1241_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_2_reg_1335[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_2_reg_1335_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_2_reg_1335_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_6_reg_1255_reg[0]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_3_reg_1340[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_3_reg_1340_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_3_reg_1340_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_reg_1213_reg[1]      | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_4_reg_1345[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_4_reg_1345_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_4_reg_1345_reg[0]     | FLOP_LATCH.flop.FDRE |
    | addr_signed_2_reg_1227_reg[1]    | FLOP_LATCH.flop.FDRE |
    | icmp_ln247_5_reg_1350[0]_i_8     | LUT.others.LUT4      |
    | icmp_ln247_5_reg_1350_reg[0]_i_2 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]_i_1 | CARRY.others.CARRY4  |
    | icmp_ln247_5_reg_1350_reg[0]     | FLOP_LATCH.flop.FDRE |
    +----------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------+
| Report Type              | Report Location                                              |
+--------------------------+--------------------------------------------------------------+
| design_analysis          | impl/verilog/report/delay_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/delay_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/delay_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/delay_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/delay_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/delay_utilization_hierarchical_synth.rpt |
+--------------------------+--------------------------------------------------------------+


