git clone --depth 1 --no-tags https://github.com/ghaithkdimati/AES-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/682205254
git clone --depth 1 --no-tags https://github.com/shananjana/advance-system-bus.git f:/verilog_sva_gh_scraper/data/full_repos/683580720
git clone --depth 1 --no-tags https://github.com/j-k01/davis-alveo-u280.git f:/verilog_sva_gh_scraper/data/full_repos/683569198
git clone --depth 1 --no-tags https://github.com/filipeparreira/SistemasDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/683722836
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/UART.git f:/verilog_sva_gh_scraper/data/full_repos/683725920
git clone --depth 1 --no-tags https://github.com/Shubham-makar/SAT-Attack.git f:/verilog_sva_gh_scraper/data/full_repos/678522401
git clone --depth 1 --no-tags https://github.com/Tarak12-star/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/677975609
git clone --depth 1 --no-tags https://github.com/omkarnaik17/8-bit-processor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/677972536
git clone --depth 1 --no-tags https://github.com/Reshusaini/TCL_Workshop_Basic-to-advance.git f:/verilog_sva_gh_scraper/data/full_repos/683420782
git clone --depth 1 --no-tags https://github.com/EstebanS-O/Digital-1.git f:/verilog_sva_gh_scraper/data/full_repos/684354025
git clone --depth 1 --no-tags https://github.com/bb33bb/Side_channel_attack.git f:/verilog_sva_gh_scraper/data/full_repos/683620651
git clone --depth 1 --no-tags https://github.com/odinx123/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/680068941
git clone --depth 1 --no-tags https://github.com/DasMayur/Floating-Point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/677935570
git clone --depth 1 --no-tags https://github.com/Sofiaafsar/processor.git f:/verilog_sva_gh_scraper/data/full_repos/677945042
git clone --depth 1 --no-tags https://github.com/guavarav/Asynchronous-FIFO-Design.git f:/verilog_sva_gh_scraper/data/full_repos/678762605
git clone --depth 1 --no-tags https://github.com/Mohammed-Mairajuddin-Musharraf/Digital_filters.git f:/verilog_sva_gh_scraper/data/full_repos/679005549
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Single-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/678121556
git clone --depth 1 --no-tags https://github.com/HiteshKumarTyro/Dadda_Multiplier_20_bits.git f:/verilog_sva_gh_scraper/data/full_repos/678117907
git clone --depth 1 --no-tags https://github.com/Devanshg1908/Design-And-Implementation-of-Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/678050159
git clone --depth 1 --no-tags https://github.com/aqaPayam/DSD_Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/678352441
git clone --depth 1 --no-tags https://github.com/Dilip-nith/TEST.git f:/verilog_sva_gh_scraper/data/full_repos/679172012
git clone --depth 1 --no-tags https://github.com/ahmedemad9/Digital.git f:/verilog_sva_gh_scraper/data/full_repos/678893600
git clone --depth 1 --no-tags https://github.com/Domtaxx/Laboratorio1.git f:/verilog_sva_gh_scraper/data/full_repos/680307445
git clone --depth 1 --no-tags https://github.com/shiv013iitb/Asynchronous-Synchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/679826351
git clone --depth 1 --no-tags https://github.com/YASH-malve/Digital_oscilloscope_using_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/680153246
git clone --depth 1 --no-tags https://github.com/dennisgookyi/experimenting.git f:/verilog_sva_gh_scraper/data/full_repos/680113776
git clone --depth 1 --no-tags https://github.com/Spirithead/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/680608024
git clone --depth 1 --no-tags https://github.com/psjsptcoder/Digital_CircuitDesign_IN_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/683628719
git clone --depth 1 --no-tags https://github.com/PJDissanayake/SimpleMux4to1-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/681178427
git clone --depth 1 --no-tags https://github.com/KeerthiBhushanM/Simple-Memory-Game.git f:/verilog_sva_gh_scraper/data/full_repos/680732321
git clone --depth 1 --no-tags https://github.com/Chaitanya-Meshram/AES.git f:/verilog_sva_gh_scraper/data/full_repos/683926461
git clone --depth 1 --no-tags https://github.com/ricejar/ECSE-4770-Computer-Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/684355970
git clone --depth 1 --no-tags https://github.com/nourhussin/sequential_multiplier_8bits.git f:/verilog_sva_gh_scraper/data/full_repos/684265168
git clone --depth 1 --no-tags https://github.com/Asma-Mohsin/CyberGuard-Fortifying-Tomorrows-data_AI-based-design.git f:/verilog_sva_gh_scraper/data/full_repos/684203312
git clone --depth 1 --no-tags https://github.com/MohamedDawod29/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/684627462
git clone --depth 1 --no-tags https://github.com/jbahrenburg7/Verilog-32-Bit-Computer-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/684372462
git clone --depth 1 --no-tags https://github.com/JamesHoi/bath-heater.git f:/verilog_sva_gh_scraper/data/full_repos/684378412
git clone --depth 1 --no-tags https://github.com/gt-cs3220-23fall/cs3220-labs.git f:/verilog_sva_gh_scraper/data/full_repos/682763275
git clone --depth 1 --no-tags https://github.com/shivamverma060/Booth_Multiplier_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/682646111
git clone --depth 1 --no-tags https://github.com/rahulrathod10/Synthosphere_design_hackathon.git f:/verilog_sva_gh_scraper/data/full_repos/683192841
git clone --depth 1 --no-tags https://github.com/PradhyumnaVA/SynthoSphere_Pradhyumna.git f:/verilog_sva_gh_scraper/data/full_repos/683231175
git clone --depth 1 --no-tags https://github.com/Smruti2002/Karatsuba_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/681490060
git clone --depth 1 --no-tags https://github.com/Inventor-X/Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/681478648
git clone --depth 1 --no-tags https://github.com/Jagadeesh1833/FIFO-memory-using-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/683073233
git clone --depth 1 --no-tags https://github.com/sumit200697/MIPS_32.git f:/verilog_sva_gh_scraper/data/full_repos/682533974
git clone --depth 1 --no-tags https://github.com/matin-mb/MIPS-Datapath-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/682292088
git clone --depth 1 --no-tags https://github.com/BinL233/Computer-Organization-and-Design.git f:/verilog_sva_gh_scraper/data/full_repos/683156796
git clone --depth 1 --no-tags https://github.com/suvadeep3/Traffic_light_controller_design_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/683127525
git clone --depth 1 --no-tags https://github.com/hiteshachar/Synthosphere_crsc01.git f:/verilog_sva_gh_scraper/data/full_repos/683039224
git clone --depth 1 --no-tags https://github.com/HarshaKurma/Pipelined-MIPS32-Processor-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/683047720
git clone --depth 1 --no-tags https://github.com/CasperDev/tangnano9k-vfb-psram.git f:/verilog_sva_gh_scraper/data/full_repos/682568578
git clone --depth 1 --no-tags https://github.com/algofoogle/tt04-reciprocal.git f:/verilog_sva_gh_scraper/data/full_repos/680789284
git clone --depth 1 --no-tags https://github.com/jnaraujo/tec498_2023_2_projeto_01.git f:/verilog_sva_gh_scraper/data/full_repos/680849797
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-LeNet5-Acc-08.21-END.git f:/verilog_sva_gh_scraper/data/full_repos/681089693
git clone --depth 1 --no-tags https://github.com/qqwert0/aes_512.git f:/verilog_sva_gh_scraper/data/full_repos/681128847
git clone --depth 1 --no-tags https://github.com/mohamedhazem511/pipelined-rsic_v.git f:/verilog_sva_gh_scraper/data/full_repos/680813789
git clone --depth 1 --no-tags https://github.com/Arsh-q/project.git f:/verilog_sva_gh_scraper/data/full_repos/681723289
git clone --depth 1 --no-tags https://github.com/PepperoniPingu/tt04_ice40_pin_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/681718015
git clone --depth 1 --no-tags https://github.com/Reyann007/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/681751929
git clone --depth 1 --no-tags https://github.com/binhkieudo/serial_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/678655744
git clone --depth 1 --no-tags https://github.com/HX2003/tt04-stepper-driver.git f:/verilog_sva_gh_scraper/data/full_repos/678085457
git clone --depth 1 --no-tags https://github.com/EdigaSuseela/verilogcode.git f:/verilog_sva_gh_scraper/data/full_repos/678295661
git clone --depth 1 --no-tags https://github.com/febz012/Microprocessor-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/678494867
git clone --depth 1 --no-tags https://github.com/ronakr010/SAT-Attack.git f:/verilog_sva_gh_scraper/data/full_repos/678516084
git clone --depth 1 --no-tags https://github.com/Asish4956/Scalar-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/678466831
git clone --depth 1 --no-tags https://github.com/farbodfld/Logical-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/678389449
git clone --depth 1 --no-tags https://github.com/mcjtag/cyclic_code.git f:/verilog_sva_gh_scraper/data/full_repos/678533848
git clone --depth 1 --no-tags https://github.com/abhilipsha27/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/683439292
git clone --depth 1 --no-tags https://github.com/Abidh56/VLSI-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/683489406
git clone --depth 1 --no-tags https://github.com/franknguen/RTL_docs.git f:/verilog_sva_gh_scraper/data/full_repos/684128746
git clone --depth 1 --no-tags https://github.com/miedda/ClockEnable.git f:/verilog_sva_gh_scraper/data/full_repos/684041399
git clone --depth 1 --no-tags https://github.com/Mohamedfares10/ALSU-Arithmetic-Logic-Shift-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/683982280
git clone --depth 1 --no-tags https://github.com/Ajay-Jarapla/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/682222088
git clone --depth 1 --no-tags https://github.com/gk97-ux/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/682511436
git clone --depth 1 --no-tags https://github.com/b21217/ATM-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/679832692
git clone --depth 1 --no-tags https://github.com/JonDGS/Tarea1PSO.git f:/verilog_sva_gh_scraper/data/full_repos/679927561
git clone --depth 1 --no-tags https://github.com/RakeshN124/AsynchronousFifo.git f:/verilog_sva_gh_scraper/data/full_repos/680171962
git clone --depth 1 --no-tags https://github.com/msyksphinz-self/scariv_research.git f:/verilog_sva_gh_scraper/data/full_repos/684445796
git clone --depth 1 --no-tags https://github.com/Nesabbasi/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/683697149
git clone --depth 1 --no-tags https://github.com/jjgar11/Digital-2.git f:/verilog_sva_gh_scraper/data/full_repos/683262550
git clone --depth 1 --no-tags https://github.com/HarineeRathod/Half-precision-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/677944606
git clone --depth 1 --no-tags https://github.com/AbhishekChinchani/Samsung_pd.git f:/verilog_sva_gh_scraper/data/full_repos/679578673
git clone --depth 1 --no-tags https://github.com/nianyinwu/Geo-fencing_system.git f:/verilog_sva_gh_scraper/data/full_repos/679979121
git clone --depth 1 --no-tags https://github.com/nikhil5-b/VSD-5-DAYS-TCL-SCRIPTING-WORKSHOP.git f:/verilog_sva_gh_scraper/data/full_repos/682496007
git clone --depth 1 --no-tags https://github.com/EngAhmed21/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/682599094
git clone --depth 1 --no-tags https://github.com/Ajay-Jarapla/Async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/682203663
git clone --depth 1 --no-tags https://github.com/Ahmed-Salah-312/Arithmetic-and-Logical-Unit-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/682336682
git clone --depth 1 --no-tags https://github.com/MarsImmortal/SIP.git f:/verilog_sva_gh_scraper/data/full_repos/682973190
git clone --depth 1 --no-tags https://github.com/aryanmohansaxena/MIPS-32.git f:/verilog_sva_gh_scraper/data/full_repos/683154562
git clone --depth 1 --no-tags https://github.com/Sonalighode/SynthoSphere.git f:/verilog_sva_gh_scraper/data/full_repos/683163550
git clone --depth 1 --no-tags https://github.com/CodeitVasu/MIPS32_processor.git f:/verilog_sva_gh_scraper/data/full_repos/682735165
git clone --depth 1 --no-tags https://github.com/nmalamug/MultimodalDigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/678438387
git clone --depth 1 --no-tags https://github.com/amirmuallim/Verilog-Mini-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/678258234
git clone --depth 1 --no-tags https://github.com/mahdimoeini8102/DigitalSystems_Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/678882087
git clone --depth 1 --no-tags https://github.com/Zeelsss/Digital-PID-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/678116012
git clone --depth 1 --no-tags https://github.com/Hrldspnz/Tarea1Operativos.git f:/verilog_sva_gh_scraper/data/full_repos/678677098
git clone --depth 1 --no-tags https://github.com/amitkumar1310/Image_Processing_Using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/679408688
git clone --depth 1 --no-tags https://github.com/thiagoolvr/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/678997334
git clone --depth 1 --no-tags https://github.com/wkbostic/taskscheduler.git f:/verilog_sva_gh_scraper/data/full_repos/679024995
git clone --depth 1 --no-tags https://github.com/gavaskark/eFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/679158532
