#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f8d280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fd2310 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1f8b5b0 .functor NOT 1, L_0x2002680, C4<0>, C4<0>, C4<0>;
L_0x2002430 .functor XOR 8, L_0x20021d0, L_0x2002390, C4<00000000>, C4<00000000>;
L_0x2002570 .functor XOR 8, L_0x2002430, L_0x20024a0, C4<00000000>, C4<00000000>;
v0x1fff9b0_0 .net *"_ivl_10", 7 0, L_0x20024a0;  1 drivers
v0x1fffab0_0 .net *"_ivl_12", 7 0, L_0x2002570;  1 drivers
v0x1fffb90_0 .net *"_ivl_2", 7 0, L_0x2002130;  1 drivers
v0x1fffc50_0 .net *"_ivl_4", 7 0, L_0x20021d0;  1 drivers
v0x1fffd30_0 .net *"_ivl_6", 7 0, L_0x2002390;  1 drivers
v0x1fffe60_0 .net *"_ivl_8", 7 0, L_0x2002430;  1 drivers
v0x1ffff40_0 .net "areset", 0 0, L_0x1f8b9c0;  1 drivers
v0x1ffffe0_0 .var "clk", 0 0;
v0x2000080_0 .net "predict_history_dut", 6 0, L_0x2002020;  1 drivers
v0x2000140_0 .net "predict_history_ref", 6 0, L_0x2001ae0;  1 drivers
v0x20001e0_0 .net "predict_pc", 6 0, L_0x2000d70;  1 drivers
v0x2000280_0 .net "predict_taken_dut", 0 0, L_0x2001f30;  1 drivers
v0x2000320_0 .net "predict_taken_ref", 0 0, L_0x2001920;  1 drivers
v0x20003c0_0 .net "predict_valid", 0 0, v0x1ffd040_0;  1 drivers
v0x2000460_0 .var/2u "stats1", 223 0;
v0x2000500_0 .var/2u "strobe", 0 0;
v0x20005c0_0 .net "tb_match", 0 0, L_0x2002680;  1 drivers
v0x2000770_0 .net "tb_mismatch", 0 0, L_0x1f8b5b0;  1 drivers
v0x2000810_0 .net "train_history", 6 0, L_0x2001320;  1 drivers
v0x20008d0_0 .net "train_mispredicted", 0 0, L_0x20011c0;  1 drivers
v0x2000970_0 .net "train_pc", 6 0, L_0x20014b0;  1 drivers
v0x2000a30_0 .net "train_taken", 0 0, L_0x2000fa0;  1 drivers
v0x2000ad0_0 .net "train_valid", 0 0, v0x1ffd9c0_0;  1 drivers
v0x2000b70_0 .net "wavedrom_enable", 0 0, v0x1ffda90_0;  1 drivers
v0x2000c10_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1ffdb30_0;  1 drivers
v0x2000cb0_0 .net "wavedrom_title", 511 0, v0x1ffdc10_0;  1 drivers
L_0x2002130 .concat [ 7 1 0 0], L_0x2001ae0, L_0x2001920;
L_0x20021d0 .concat [ 7 1 0 0], L_0x2001ae0, L_0x2001920;
L_0x2002390 .concat [ 7 1 0 0], L_0x2002020, L_0x2001f30;
L_0x20024a0 .concat [ 7 1 0 0], L_0x2001ae0, L_0x2001920;
L_0x2002680 .cmp/eeq 8, L_0x2002130, L_0x2002570;
S_0x1fd8890 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1fd2310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1fd4f00 .param/l "LNT" 0 3 22, C4<01>;
P_0x1fd4f40 .param/l "LT" 0 3 22, C4<10>;
P_0x1fd4f80 .param/l "SNT" 0 3 22, C4<00>;
P_0x1fd4fc0 .param/l "ST" 0 3 22, C4<11>;
P_0x1fd5000 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1f8bea0 .functor XOR 7, v0x1ffb1e0_0, L_0x2000d70, C4<0000000>, C4<0000000>;
L_0x1fb88d0 .functor XOR 7, L_0x2001320, L_0x20014b0, C4<0000000>, C4<0000000>;
v0x1fcb550_0 .net *"_ivl_11", 0 0, L_0x2001830;  1 drivers
L_0x7ff74e33d1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fcb820_0 .net *"_ivl_12", 0 0, L_0x7ff74e33d1c8;  1 drivers
L_0x7ff74e33d210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f8b620_0 .net *"_ivl_16", 6 0, L_0x7ff74e33d210;  1 drivers
v0x1f8b860_0 .net *"_ivl_4", 1 0, L_0x2001640;  1 drivers
v0x1f8ba30_0 .net *"_ivl_6", 8 0, L_0x2001740;  1 drivers
L_0x7ff74e33d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f8bf90_0 .net *"_ivl_9", 1 0, L_0x7ff74e33d180;  1 drivers
v0x1ffaec0_0 .net "areset", 0 0, L_0x1f8b9c0;  alias, 1 drivers
v0x1ffaf80_0 .net "clk", 0 0, v0x1ffffe0_0;  1 drivers
v0x1ffb040 .array "pht", 0 127, 1 0;
v0x1ffb100_0 .net "predict_history", 6 0, L_0x2001ae0;  alias, 1 drivers
v0x1ffb1e0_0 .var "predict_history_r", 6 0;
v0x1ffb2c0_0 .net "predict_index", 6 0, L_0x1f8bea0;  1 drivers
v0x1ffb3a0_0 .net "predict_pc", 6 0, L_0x2000d70;  alias, 1 drivers
v0x1ffb480_0 .net "predict_taken", 0 0, L_0x2001920;  alias, 1 drivers
v0x1ffb540_0 .net "predict_valid", 0 0, v0x1ffd040_0;  alias, 1 drivers
v0x1ffb600_0 .net "train_history", 6 0, L_0x2001320;  alias, 1 drivers
v0x1ffb6e0_0 .net "train_index", 6 0, L_0x1fb88d0;  1 drivers
v0x1ffb7c0_0 .net "train_mispredicted", 0 0, L_0x20011c0;  alias, 1 drivers
v0x1ffb880_0 .net "train_pc", 6 0, L_0x20014b0;  alias, 1 drivers
v0x1ffb960_0 .net "train_taken", 0 0, L_0x2000fa0;  alias, 1 drivers
v0x1ffba20_0 .net "train_valid", 0 0, v0x1ffd9c0_0;  alias, 1 drivers
E_0x1f9e000 .event posedge, v0x1ffaec0_0, v0x1ffaf80_0;
L_0x2001640 .array/port v0x1ffb040, L_0x2001740;
L_0x2001740 .concat [ 7 2 0 0], L_0x1f8bea0, L_0x7ff74e33d180;
L_0x2001830 .part L_0x2001640, 1, 1;
L_0x2001920 .functor MUXZ 1, L_0x7ff74e33d1c8, L_0x2001830, v0x1ffd040_0, C4<>;
L_0x2001ae0 .functor MUXZ 7, L_0x7ff74e33d210, v0x1ffb1e0_0, v0x1ffd040_0, C4<>;
S_0x1f8a930 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1fd8890;
 .timescale -12 -12;
v0x1fcb130_0 .var/i "i", 31 0;
S_0x1ffbc40 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1fd2310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1ffbdf0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1f8b9c0 .functor BUFZ 1, v0x1ffd110_0, C4<0>, C4<0>, C4<0>;
L_0x7ff74e33d0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ffc8d0_0 .net *"_ivl_10", 0 0, L_0x7ff74e33d0a8;  1 drivers
L_0x7ff74e33d0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ffc9b0_0 .net *"_ivl_14", 6 0, L_0x7ff74e33d0f0;  1 drivers
L_0x7ff74e33d138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ffca90_0 .net *"_ivl_18", 6 0, L_0x7ff74e33d138;  1 drivers
L_0x7ff74e33d018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1ffcb50_0 .net *"_ivl_2", 6 0, L_0x7ff74e33d018;  1 drivers
L_0x7ff74e33d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ffcc30_0 .net *"_ivl_6", 0 0, L_0x7ff74e33d060;  1 drivers
v0x1ffcd60_0 .net "areset", 0 0, L_0x1f8b9c0;  alias, 1 drivers
v0x1ffce00_0 .net "clk", 0 0, v0x1ffffe0_0;  alias, 1 drivers
v0x1ffced0_0 .net "predict_pc", 6 0, L_0x2000d70;  alias, 1 drivers
v0x1ffcfa0_0 .var "predict_pc_r", 6 0;
v0x1ffd040_0 .var "predict_valid", 0 0;
v0x1ffd110_0 .var "reset", 0 0;
v0x1ffd1b0_0 .net "tb_match", 0 0, L_0x2002680;  alias, 1 drivers
v0x1ffd270_0 .net "train_history", 6 0, L_0x2001320;  alias, 1 drivers
v0x1ffd360_0 .var "train_history_r", 6 0;
v0x1ffd420_0 .net "train_mispredicted", 0 0, L_0x20011c0;  alias, 1 drivers
v0x1ffd4f0_0 .var "train_mispredicted_r", 0 0;
v0x1ffd590_0 .net "train_pc", 6 0, L_0x20014b0;  alias, 1 drivers
v0x1ffd790_0 .var "train_pc_r", 6 0;
v0x1ffd850_0 .net "train_taken", 0 0, L_0x2000fa0;  alias, 1 drivers
v0x1ffd920_0 .var "train_taken_r", 0 0;
v0x1ffd9c0_0 .var "train_valid", 0 0;
v0x1ffda90_0 .var "wavedrom_enable", 0 0;
v0x1ffdb30_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1ffdc10_0 .var "wavedrom_title", 511 0;
E_0x1f9d4a0/0 .event negedge, v0x1ffaf80_0;
E_0x1f9d4a0/1 .event posedge, v0x1ffaf80_0;
E_0x1f9d4a0 .event/or E_0x1f9d4a0/0, E_0x1f9d4a0/1;
L_0x2000d70 .functor MUXZ 7, L_0x7ff74e33d018, v0x1ffcfa0_0, v0x1ffd040_0, C4<>;
L_0x2000fa0 .functor MUXZ 1, L_0x7ff74e33d060, v0x1ffd920_0, v0x1ffd9c0_0, C4<>;
L_0x20011c0 .functor MUXZ 1, L_0x7ff74e33d0a8, v0x1ffd4f0_0, v0x1ffd9c0_0, C4<>;
L_0x2001320 .functor MUXZ 7, L_0x7ff74e33d0f0, v0x1ffd360_0, v0x1ffd9c0_0, C4<>;
L_0x20014b0 .functor MUXZ 7, L_0x7ff74e33d138, v0x1ffd790_0, v0x1ffd9c0_0, C4<>;
S_0x1ffbeb0 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1ffbc40;
 .timescale -12 -12;
v0x1ffc110_0 .var/2u "arfail", 0 0;
v0x1ffc1f0_0 .var "async", 0 0;
v0x1ffc2b0_0 .var/2u "datafail", 0 0;
v0x1ffc350_0 .var/2u "srfail", 0 0;
E_0x1f9d250 .event posedge, v0x1ffaf80_0;
E_0x1f7d9f0 .event negedge, v0x1ffaf80_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f9d250;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9d250;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f7d9f0;
    %load/vec4 v0x1ffd1b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ffc2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %wait E_0x1f9d250;
    %load/vec4 v0x1ffd1b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ffc110_0, 0, 1;
    %wait E_0x1f9d250;
    %load/vec4 v0x1ffd1b0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1ffc350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %load/vec4 v0x1ffc350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1ffc110_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1ffc1f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1ffc2b0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1ffc1f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1ffc410 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1ffbc40;
 .timescale -12 -12;
v0x1ffc610_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ffc6f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1ffbc40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ffde90 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1fd2310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x1fa74e0 .functor XOR 7, L_0x2000d70, v0x1ffe7e0_0, C4<0000000>, C4<0000000>;
L_0x1fd9da0 .functor XOR 7, L_0x20014b0, L_0x2001320, C4<0000000>, C4<0000000>;
L_0x2002020 .functor BUFZ 7, v0x1ffe7e0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0x1ffe220 .array "PHT", 127 0, 1 0;
v0x1ffe300_0 .net *"_ivl_4", 1 0, L_0x2001c70;  1 drivers
v0x1ffe3e0_0 .net *"_ivl_6", 8 0, L_0x2001d10;  1 drivers
L_0x7ff74e33d258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ffe4d0_0 .net *"_ivl_9", 1 0, L_0x7ff74e33d258;  1 drivers
v0x1ffe5b0_0 .net "areset", 0 0, L_0x1f8b9c0;  alias, 1 drivers
v0x1ffe6f0_0 .net "clk", 0 0, v0x1ffffe0_0;  alias, 1 drivers
v0x1ffe7e0_0 .var "global_history", 6 0;
v0x1ffe8c0_0 .var/i "i", 31 0;
v0x1ffe9a0_0 .var "next_global_history", 6 0;
v0x1ffea80_0 .net "predict_history", 6 0, L_0x2002020;  alias, 1 drivers
v0x1ffeb60_0 .net "predict_index", 6 0, L_0x1fa74e0;  1 drivers
v0x1ffec40_0 .net "predict_pc", 6 0, L_0x2000d70;  alias, 1 drivers
v0x1ffed00_0 .net "predict_taken", 0 0, L_0x2001f30;  alias, 1 drivers
v0x1ffedc0_0 .net "predict_valid", 0 0, v0x1ffd040_0;  alias, 1 drivers
v0x1ffeeb0_0 .net "train_history", 6 0, L_0x2001320;  alias, 1 drivers
v0x1ffefc0_0 .net "train_index", 6 0, L_0x1fd9da0;  1 drivers
v0x1fff0a0_0 .net "train_mispredicted", 0 0, L_0x20011c0;  alias, 1 drivers
v0x1fff2a0_0 .net "train_pc", 6 0, L_0x20014b0;  alias, 1 drivers
v0x1fff3b0_0 .net "train_taken", 0 0, L_0x2000fa0;  alias, 1 drivers
v0x1fff4a0_0 .net "train_valid", 0 0, v0x1ffd9c0_0;  alias, 1 drivers
E_0x1fe0870/0 .event anyedge, v0x1ffaec0_0, v0x1ffba20_0, v0x1ffb7c0_0, v0x1ffb600_0;
E_0x1fe0870/1 .event anyedge, v0x1ffb540_0, v0x1ffe7e0_0, v0x1ffed00_0;
E_0x1fe0870 .event/or E_0x1fe0870/0, E_0x1fe0870/1;
E_0x1fe0b90 .event posedge, v0x1ffaec0_0;
L_0x2001c70 .array/port v0x1ffe220, L_0x2001d10;
L_0x2001d10 .concat [ 7 2 0 0], L_0x1fa74e0, L_0x7ff74e33d258;
L_0x2001f30 .part L_0x2001c70, 1, 1;
S_0x1fff750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1fd2310;
 .timescale -12 -12;
E_0x1fff930 .event anyedge, v0x2000500_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2000500_0;
    %nor/r;
    %assign/vec4 v0x2000500_0, 0;
    %wait E_0x1fff930;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ffbc40;
T_4 ;
    %wait E_0x1f9d250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd4f0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ffd790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd040_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1ffcfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffc1f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1ffbeb0;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ffc6f0;
    %join;
    %wait E_0x1f9d250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd040_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ffcfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd040_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ffd790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd4f0_0, 0;
    %wait E_0x1f7d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9d250;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9d250;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ffc6f0;
    %join;
    %wait E_0x1f9d250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ffcfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd040_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1ffd790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd4f0_0, 0;
    %wait E_0x1f7d9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd110_0, 0;
    %wait E_0x1f9d250;
    %wait E_0x1f9d250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd920_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9d250;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %wait E_0x1f9d250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9d250;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ffc6f0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f9d4a0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1ffd9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffd920_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ffd790_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1ffcfa0_0, 0;
    %assign/vec4 v0x1ffd040_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1ffd360_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1ffd4f0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1fd8890;
T_5 ;
    %wait E_0x1f9e000;
    %load/vec4 v0x1ffaec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1f8a930;
    %jmp t_0;
    .scope S_0x1f8a930;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fcb130_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1fcb130_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1fcb130_0;
    %store/vec4a v0x1ffb040, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1fcb130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1fcb130_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1fd8890;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1ffb1e0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ffb540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1ffb1e0_0;
    %load/vec4 v0x1ffb480_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ffb1e0_0, 0;
T_5.5 ;
    %load/vec4 v0x1ffba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1ffb6e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffb040, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1ffb960_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1ffb6e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffb040, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1ffb6e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ffb040, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1ffb6e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffb040, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1ffb960_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1ffb6e0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffb040, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1ffb6e0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ffb040, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1ffb7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1ffb600_0;
    %load/vec4 v0x1ffb960_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1ffb1e0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ffde90;
T_6 ;
    %wait E_0x1fe0b90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ffe8c0_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x1ffe8c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1ffe8c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ffe220, 0, 4;
T_6.2 ; for-loop step statement
    %load/vec4 v0x1ffe8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ffe8c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ffe7e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ffde90;
T_7 ;
    %wait E_0x1f9e000;
    %load/vec4 v0x1ffe5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ffe7e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1ffedc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1ffe7e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1ffed00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1ffe7e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ffde90;
T_8 ;
    %wait E_0x1f9e000;
    %load/vec4 v0x1ffe5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1ffe7e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1fff4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1fff3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1ffefc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffe220, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1ffefc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffe220, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1ffefc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ffe220, 0, 4;
T_8.6 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1ffefc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffe220, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1ffefc0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1ffe220, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1ffefc0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ffe220, 0, 4;
T_8.8 ;
T_8.5 ;
    %load/vec4 v0x1fff0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x1ffeeb0_0;
    %assign/vec4 v0x1ffe7e0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x1ffe9a0_0;
    %assign/vec4 v0x1ffe7e0_0, 0;
T_8.11 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1ffde90;
T_9 ;
    %wait E_0x1fe0870;
    %load/vec4 v0x1ffe5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1ffe9a0_0, 0, 7;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1fff4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x1fff0a0_0;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1ffeeb0_0;
    %store/vec4 v0x1ffe9a0_0, 0, 7;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1ffedc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x1ffe7e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1ffed00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1ffe9a0_0, 0, 7;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x1ffe7e0_0;
    %store/vec4 v0x1ffe9a0_0, 0, 7;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1fd2310;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffffe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2000500_0, 0, 1;
    %end;
    .thread T_10, $init;
    .scope S_0x1fd2310;
T_11 ;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ffffe0_0;
    %inv;
    %store/vec4 v0x1ffffe0_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1fd2310;
T_12 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ffce00_0, v0x2000770_0, v0x1ffffe0_0, v0x1ffff40_0, v0x20003c0_0, v0x20001e0_0, v0x2000ad0_0, v0x2000a30_0, v0x20008d0_0, v0x2000810_0, v0x2000970_0, v0x2000320_0, v0x2000280_0, v0x2000140_0, v0x2000080_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x1fd2310;
T_13 ;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_13.1 ;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_13.3 ;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2000460_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_13, $final;
    .scope S_0x1fd2310;
T_14 ;
    %wait E_0x1f9d4a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2000460_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2000460_0, 4, 32;
    %load/vec4 v0x20005c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2000460_0, 4, 32;
T_14.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2000460_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2000460_0, 4, 32;
T_14.0 ;
    %load/vec4 v0x2000320_0;
    %load/vec4 v0x2000320_0;
    %load/vec4 v0x2000280_0;
    %xor;
    %load/vec4 v0x2000320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.4, 6;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2000460_0, 4, 32;
T_14.6 ;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2000460_0, 4, 32;
T_14.4 ;
    %load/vec4 v0x2000140_0;
    %load/vec4 v0x2000140_0;
    %load/vec4 v0x2000080_0;
    %xor;
    %load/vec4 v0x2000140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_14.8, 6;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2000460_0, 4, 32;
T_14.10 ;
    %load/vec4 v0x2000460_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2000460_0, 4, 32;
T_14.8 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/gshare/iter0/response33/top_module.sv";
