{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499378097676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499378097686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 17:54:57 2017 " "Processing started: Thu Jul 06 17:54:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499378097686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378097686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378097686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499378099166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moore_SM_Example-MSM " "Found design unit 1: Moore_SM_Example-MSM" {  } { { "SM_Example.vhd" "" { Text "N:/VHDL/Lab4/SM_Example.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378124948 ""} { "Info" "ISGN_ENTITY_NAME" "1 Moore_SM_Example " "Found entity 1: Moore_SM_Example" {  } { { "SM_Example.vhd" "" { Text "N:/VHDL/Lab4/SM_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378124948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378124948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/VHDL/Lab4/SevenSegment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125038 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/VHDL/Lab4/SevenSegment.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125118 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/VHDL/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-Compx4 " "Found design unit 1: Compx4-Compx4" {  } { { "Compx4.vhd" "" { Text "N:/VHDL/Lab4/Compx4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "N:/VHDL/Lab4/Compx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-Compx1 " "Found design unit 1: Compx1-Compx1" {  } { { "Compx1.vhd" "" { Text "N:/VHDL/Lab4/Compx1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "N:/VHDL/Lab4/Compx1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125368 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125368 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register_1bit.vhd " "Can't analyze file -- file register_1bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499378125398 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register_4bit.vhd " "Can't analyze file -- file register_4bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499378125428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_one_mux-two_one_mux " "Found design unit 1: two_one_mux-two_one_mux" {  } { { "two_to_one.vhd" "" { Text "N:/VHDL/Lab4/two_to_one.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125508 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_to_one.vhd" "" { Text "N:/VHDL/Lab4/two_to_one.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Moore_state_machine-definition " "Found design unit 1: Moore_state_machine-definition" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125588 ""} { "Info" "ISGN_ENTITY_NAME" "1 Moore_state_machine " "Found entity 1: Moore_state_machine" {  } { { "Moore_state_machine.vhd" "" { Text "N:/VHDL/Lab4/Moore_state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125588 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shift_register.vhd " "Can't analyze file -- file shift_register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499378125618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_4bit-definition " "Found design unit 1: shift_register_4bit-definition" {  } { { "shift_register_4bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125698 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_4bit " "Found entity 1: shift_register_4bit" {  } { { "shift_register_4bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8bit-definition " "Found design unit 1: shift_register_8bit-definition" {  } { { "shift_register_8bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125778 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bit " "Found entity 1: shift_register_8bit" {  } { { "shift_register_8bit.vhd" "" { Text "N:/VHDL/Lab4/shift_register_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499378125778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378125778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499378125998 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..4\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[7..4\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 "|LogicalStep_Lab4_top"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[3\] LogicalStep_Lab4_top.vhd(105) " "Can't resolve multiple constant drivers for net \"leds\[3\]\" at LogicalStep_Lab4_top.vhd(105)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LogicalStep_Lab4_top.vhd(103) " "Constant driver at LogicalStep_Lab4_top.vhd(103)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 103 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[2\] LogicalStep_Lab4_top.vhd(105) " "Can't resolve multiple constant drivers for net \"leds\[2\]\" at LogicalStep_Lab4_top.vhd(105)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LogicalStep_Lab4_top.vhd(115) " "Constant driver at LogicalStep_Lab4_top.vhd(115)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 115 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[1\] LogicalStep_Lab4_top.vhd(105) " "Can't resolve multiple constant drivers for net \"leds\[1\]\" at LogicalStep_Lab4_top.vhd(105)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LogicalStep_Lab4_top.vhd(116) " "Constant driver at LogicalStep_Lab4_top.vhd(116)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 116 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "leds\[0\] LogicalStep_Lab4_top.vhd(105) " "Can't resolve multiple constant drivers for net \"leds\[0\]\" at LogicalStep_Lab4_top.vhd(105)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LogicalStep_Lab4_top.vhd(117) " "Constant driver at LogicalStep_Lab4_top.vhd(117)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/VHDL/Lab4/LogicalStep_Lab4_top.vhd" 117 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1499378126008 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "848 " "Peak virtual memory: 848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499378126538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 06 17:55:26 2017 " "Processing ended: Thu Jul 06 17:55:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499378126538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499378126538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499378126538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378126538 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499378128288 ""}
