

================================================================
== Vivado HLS Report for 'relu_switch_ap_fixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_relu_config32_s'
================================================================
* Date:           Fri Feb  3 02:48:21 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.347 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3083|     3083| 12.332 us | 12.332 us |  3083|  3083|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |     3081|     3081|         3|          1|          1|  3080|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     325|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     354|    -|
|Register             |        -|      -|      134|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      134|     679|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_333_p2                       |     +    |      0|  0|  12|          12|           1|
    |icmp_ln1494_10_fu_543_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_11_fu_557_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_12_fu_571_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_13_fu_585_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_14_fu_599_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_15_fu_613_p2          |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_1_fu_417_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_2_fu_431_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_3_fu_445_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_4_fu_459_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_5_fu_473_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_6_fu_487_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_7_fu_501_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_8_fu_515_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_9_fu_529_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_fu_403_p2             |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln164_fu_327_p2              |   icmp   |      0|  0|  13|          12|          11|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |tmp_V_340_fu_423_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_342_fu_437_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_344_fu_451_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_346_fu_465_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_348_fu_479_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_350_fu_493_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_352_fu_507_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_354_fu_521_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_356_fu_535_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_358_fu_549_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_360_fu_563_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_362_fu_577_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_364_fu_591_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_366_fu_605_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_368_fu_619_p3               |  select  |      0|  0|   7|           1|           7|
    |tmp_V_fu_409_p3                   |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 325|         175|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_0_V_V_blk_n         |   9|          2|    1|          2|
    |data_10_V_V_blk_n        |   9|          2|    1|          2|
    |data_11_V_V_blk_n        |   9|          2|    1|          2|
    |data_12_V_V_blk_n        |   9|          2|    1|          2|
    |data_13_V_V_blk_n        |   9|          2|    1|          2|
    |data_14_V_V_blk_n        |   9|          2|    1|          2|
    |data_15_V_V_blk_n        |   9|          2|    1|          2|
    |data_1_V_V_blk_n         |   9|          2|    1|          2|
    |data_2_V_V_blk_n         |   9|          2|    1|          2|
    |data_3_V_V_blk_n         |   9|          2|    1|          2|
    |data_4_V_V_blk_n         |   9|          2|    1|          2|
    |data_5_V_V_blk_n         |   9|          2|    1|          2|
    |data_6_V_V_blk_n         |   9|          2|    1|          2|
    |data_7_V_V_blk_n         |   9|          2|    1|          2|
    |data_8_V_V_blk_n         |   9|          2|    1|          2|
    |data_9_V_V_blk_n         |   9|          2|    1|          2|
    |i_0_i_reg_316            |   9|          2|   12|         24|
    |real_start               |   9|          2|    1|          2|
    |res_0_V_V_blk_n          |   9|          2|    1|          2|
    |res_10_V_V_blk_n         |   9|          2|    1|          2|
    |res_11_V_V_blk_n         |   9|          2|    1|          2|
    |res_12_V_V_blk_n         |   9|          2|    1|          2|
    |res_13_V_V_blk_n         |   9|          2|    1|          2|
    |res_14_V_V_blk_n         |   9|          2|    1|          2|
    |res_15_V_V_blk_n         |   9|          2|    1|          2|
    |res_1_V_V_blk_n          |   9|          2|    1|          2|
    |res_2_V_V_blk_n          |   9|          2|    1|          2|
    |res_3_V_V_blk_n          |   9|          2|    1|          2|
    |res_4_V_V_blk_n          |   9|          2|    1|          2|
    |res_5_V_V_blk_n          |   9|          2|    1|          2|
    |res_6_V_V_blk_n          |   9|          2|    1|          2|
    |res_7_V_V_blk_n          |   9|          2|    1|          2|
    |res_8_V_V_blk_n          |   9|          2|    1|          2|
    |res_9_V_V_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         78|   49|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_0_i_reg_316                     |  12|   0|   12|          0|
    |icmp_ln164_reg_691                |   1|   0|    1|          0|
    |icmp_ln164_reg_691_pp0_iter1_reg  |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_V_340_reg_705                 |   7|   0|    7|          0|
    |tmp_V_342_reg_710                 |   7|   0|    7|          0|
    |tmp_V_344_reg_715                 |   7|   0|    7|          0|
    |tmp_V_346_reg_720                 |   7|   0|    7|          0|
    |tmp_V_348_reg_725                 |   7|   0|    7|          0|
    |tmp_V_350_reg_730                 |   7|   0|    7|          0|
    |tmp_V_352_reg_735                 |   7|   0|    7|          0|
    |tmp_V_354_reg_740                 |   7|   0|    7|          0|
    |tmp_V_356_reg_745                 |   7|   0|    7|          0|
    |tmp_V_358_reg_750                 |   7|   0|    7|          0|
    |tmp_V_360_reg_755                 |   7|   0|    7|          0|
    |tmp_V_362_reg_760                 |   7|   0|    7|          0|
    |tmp_V_364_reg_765                 |   7|   0|    7|          0|
    |tmp_V_366_reg_770                 |   7|   0|    7|          0|
    |tmp_V_368_reg_775                 |   7|   0|    7|          0|
    |tmp_V_reg_700                     |   7|   0|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 134|   0|  134|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|start_full_n         |  in |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|ap_done              | out |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|start_out            | out |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|start_write          | out |    1| ap_ctrl_hs | relu_switch<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, relu_config32> | return value |
|data_0_V_V_dout      |  in |    8|   ap_fifo  |                                  data_0_V_V                                  |    pointer   |
|data_0_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_0_V_V                                  |    pointer   |
|data_0_V_V_read      | out |    1|   ap_fifo  |                                  data_0_V_V                                  |    pointer   |
|data_1_V_V_dout      |  in |    8|   ap_fifo  |                                  data_1_V_V                                  |    pointer   |
|data_1_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_1_V_V                                  |    pointer   |
|data_1_V_V_read      | out |    1|   ap_fifo  |                                  data_1_V_V                                  |    pointer   |
|data_2_V_V_dout      |  in |    8|   ap_fifo  |                                  data_2_V_V                                  |    pointer   |
|data_2_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_2_V_V                                  |    pointer   |
|data_2_V_V_read      | out |    1|   ap_fifo  |                                  data_2_V_V                                  |    pointer   |
|data_3_V_V_dout      |  in |    8|   ap_fifo  |                                  data_3_V_V                                  |    pointer   |
|data_3_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_3_V_V                                  |    pointer   |
|data_3_V_V_read      | out |    1|   ap_fifo  |                                  data_3_V_V                                  |    pointer   |
|data_4_V_V_dout      |  in |    8|   ap_fifo  |                                  data_4_V_V                                  |    pointer   |
|data_4_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_4_V_V                                  |    pointer   |
|data_4_V_V_read      | out |    1|   ap_fifo  |                                  data_4_V_V                                  |    pointer   |
|data_5_V_V_dout      |  in |    8|   ap_fifo  |                                  data_5_V_V                                  |    pointer   |
|data_5_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_5_V_V                                  |    pointer   |
|data_5_V_V_read      | out |    1|   ap_fifo  |                                  data_5_V_V                                  |    pointer   |
|data_6_V_V_dout      |  in |    8|   ap_fifo  |                                  data_6_V_V                                  |    pointer   |
|data_6_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_6_V_V                                  |    pointer   |
|data_6_V_V_read      | out |    1|   ap_fifo  |                                  data_6_V_V                                  |    pointer   |
|data_7_V_V_dout      |  in |    8|   ap_fifo  |                                  data_7_V_V                                  |    pointer   |
|data_7_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_7_V_V                                  |    pointer   |
|data_7_V_V_read      | out |    1|   ap_fifo  |                                  data_7_V_V                                  |    pointer   |
|data_8_V_V_dout      |  in |    8|   ap_fifo  |                                  data_8_V_V                                  |    pointer   |
|data_8_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_8_V_V                                  |    pointer   |
|data_8_V_V_read      | out |    1|   ap_fifo  |                                  data_8_V_V                                  |    pointer   |
|data_9_V_V_dout      |  in |    8|   ap_fifo  |                                  data_9_V_V                                  |    pointer   |
|data_9_V_V_empty_n   |  in |    1|   ap_fifo  |                                  data_9_V_V                                  |    pointer   |
|data_9_V_V_read      | out |    1|   ap_fifo  |                                  data_9_V_V                                  |    pointer   |
|data_10_V_V_dout     |  in |    8|   ap_fifo  |                                  data_10_V_V                                 |    pointer   |
|data_10_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_10_V_V                                 |    pointer   |
|data_10_V_V_read     | out |    1|   ap_fifo  |                                  data_10_V_V                                 |    pointer   |
|data_11_V_V_dout     |  in |    8|   ap_fifo  |                                  data_11_V_V                                 |    pointer   |
|data_11_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_11_V_V                                 |    pointer   |
|data_11_V_V_read     | out |    1|   ap_fifo  |                                  data_11_V_V                                 |    pointer   |
|data_12_V_V_dout     |  in |    8|   ap_fifo  |                                  data_12_V_V                                 |    pointer   |
|data_12_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_12_V_V                                 |    pointer   |
|data_12_V_V_read     | out |    1|   ap_fifo  |                                  data_12_V_V                                 |    pointer   |
|data_13_V_V_dout     |  in |    8|   ap_fifo  |                                  data_13_V_V                                 |    pointer   |
|data_13_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_13_V_V                                 |    pointer   |
|data_13_V_V_read     | out |    1|   ap_fifo  |                                  data_13_V_V                                 |    pointer   |
|data_14_V_V_dout     |  in |    8|   ap_fifo  |                                  data_14_V_V                                 |    pointer   |
|data_14_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_14_V_V                                 |    pointer   |
|data_14_V_V_read     | out |    1|   ap_fifo  |                                  data_14_V_V                                 |    pointer   |
|data_15_V_V_dout     |  in |    8|   ap_fifo  |                                  data_15_V_V                                 |    pointer   |
|data_15_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_15_V_V                                 |    pointer   |
|data_15_V_V_read     | out |    1|   ap_fifo  |                                  data_15_V_V                                 |    pointer   |
|res_0_V_V_din        | out |    8|   ap_fifo  |                                   res_0_V_V                                  |    pointer   |
|res_0_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_0_V_V                                  |    pointer   |
|res_0_V_V_write      | out |    1|   ap_fifo  |                                   res_0_V_V                                  |    pointer   |
|res_1_V_V_din        | out |    8|   ap_fifo  |                                   res_1_V_V                                  |    pointer   |
|res_1_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_1_V_V                                  |    pointer   |
|res_1_V_V_write      | out |    1|   ap_fifo  |                                   res_1_V_V                                  |    pointer   |
|res_2_V_V_din        | out |    8|   ap_fifo  |                                   res_2_V_V                                  |    pointer   |
|res_2_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_2_V_V                                  |    pointer   |
|res_2_V_V_write      | out |    1|   ap_fifo  |                                   res_2_V_V                                  |    pointer   |
|res_3_V_V_din        | out |    8|   ap_fifo  |                                   res_3_V_V                                  |    pointer   |
|res_3_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_3_V_V                                  |    pointer   |
|res_3_V_V_write      | out |    1|   ap_fifo  |                                   res_3_V_V                                  |    pointer   |
|res_4_V_V_din        | out |    8|   ap_fifo  |                                   res_4_V_V                                  |    pointer   |
|res_4_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_4_V_V                                  |    pointer   |
|res_4_V_V_write      | out |    1|   ap_fifo  |                                   res_4_V_V                                  |    pointer   |
|res_5_V_V_din        | out |    8|   ap_fifo  |                                   res_5_V_V                                  |    pointer   |
|res_5_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_5_V_V                                  |    pointer   |
|res_5_V_V_write      | out |    1|   ap_fifo  |                                   res_5_V_V                                  |    pointer   |
|res_6_V_V_din        | out |    8|   ap_fifo  |                                   res_6_V_V                                  |    pointer   |
|res_6_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_6_V_V                                  |    pointer   |
|res_6_V_V_write      | out |    1|   ap_fifo  |                                   res_6_V_V                                  |    pointer   |
|res_7_V_V_din        | out |    8|   ap_fifo  |                                   res_7_V_V                                  |    pointer   |
|res_7_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_7_V_V                                  |    pointer   |
|res_7_V_V_write      | out |    1|   ap_fifo  |                                   res_7_V_V                                  |    pointer   |
|res_8_V_V_din        | out |    8|   ap_fifo  |                                   res_8_V_V                                  |    pointer   |
|res_8_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_8_V_V                                  |    pointer   |
|res_8_V_V_write      | out |    1|   ap_fifo  |                                   res_8_V_V                                  |    pointer   |
|res_9_V_V_din        | out |    8|   ap_fifo  |                                   res_9_V_V                                  |    pointer   |
|res_9_V_V_full_n     |  in |    1|   ap_fifo  |                                   res_9_V_V                                  |    pointer   |
|res_9_V_V_write      | out |    1|   ap_fifo  |                                   res_9_V_V                                  |    pointer   |
|res_10_V_V_din       | out |    8|   ap_fifo  |                                  res_10_V_V                                  |    pointer   |
|res_10_V_V_full_n    |  in |    1|   ap_fifo  |                                  res_10_V_V                                  |    pointer   |
|res_10_V_V_write     | out |    1|   ap_fifo  |                                  res_10_V_V                                  |    pointer   |
|res_11_V_V_din       | out |    8|   ap_fifo  |                                  res_11_V_V                                  |    pointer   |
|res_11_V_V_full_n    |  in |    1|   ap_fifo  |                                  res_11_V_V                                  |    pointer   |
|res_11_V_V_write     | out |    1|   ap_fifo  |                                  res_11_V_V                                  |    pointer   |
|res_12_V_V_din       | out |    8|   ap_fifo  |                                  res_12_V_V                                  |    pointer   |
|res_12_V_V_full_n    |  in |    1|   ap_fifo  |                                  res_12_V_V                                  |    pointer   |
|res_12_V_V_write     | out |    1|   ap_fifo  |                                  res_12_V_V                                  |    pointer   |
|res_13_V_V_din       | out |    8|   ap_fifo  |                                  res_13_V_V                                  |    pointer   |
|res_13_V_V_full_n    |  in |    1|   ap_fifo  |                                  res_13_V_V                                  |    pointer   |
|res_13_V_V_write     | out |    1|   ap_fifo  |                                  res_13_V_V                                  |    pointer   |
|res_14_V_V_din       | out |    8|   ap_fifo  |                                  res_14_V_V                                  |    pointer   |
|res_14_V_V_full_n    |  in |    1|   ap_fifo  |                                  res_14_V_V                                  |    pointer   |
|res_14_V_V_write     | out |    1|   ap_fifo  |                                  res_14_V_V                                  |    pointer   |
|res_15_V_V_din       | out |    8|   ap_fifo  |                                  res_15_V_V                                  |    pointer   |
|res_15_V_V_full_n    |  in |    1|   ap_fifo  |                                  res_15_V_V                                  |    pointer   |
|res_15_V_V_write     | out |    1|   ap_fifo  |                                  res_15_V_V                                  |    pointer   |
+---------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

