-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity attention is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hidden_states_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hidden_states_0_V_ce0 : OUT STD_LOGIC;
    hidden_states_0_V_we0 : OUT STD_LOGIC;
    hidden_states_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    hidden_states_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    hidden_states_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    hidden_states_0_V_ce1 : OUT STD_LOGIC;
    hidden_states_0_V_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
    final_output_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    final_output_0_V_ce0 : OUT STD_LOGIC;
    final_output_0_V_we0 : OUT STD_LOGIC;
    final_output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    final_output_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    final_output_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    final_output_0_V_ce1 : OUT STD_LOGIC;
    final_output_0_V_we1 : OUT STD_LOGIC;
    final_output_0_V_d1 : OUT STD_LOGIC_VECTOR (39 downto 0) );
end;


architecture behav of attention is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (36 downto 0) := "0000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (36 downto 0) := "0000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (36 downto 0) := "0000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (36 downto 0) := "0000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (36 downto 0) := "0000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (36 downto 0) := "0000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (36 downto 0) := "0001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (36 downto 0) := "0010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (36 downto 0) := "0100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (36 downto 0) := "1000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv22_132AE2 : STD_LOGIC_VECTOR (21 downto 0) := "0100110010101011100010";
    constant ap_const_lv22_12D593 : STD_LOGIC_VECTOR (21 downto 0) := "0100101101010110010011";
    constant ap_const_lv22_AED1D : STD_LOGIC_VECTOR (21 downto 0) := "0010101110110100011101";
    constant ap_const_lv22_B1C47 : STD_LOGIC_VECTOR (21 downto 0) := "0010110001110001000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv113_1279A935CB44F3B : STD_LOGIC_VECTOR (112 downto 0) := "00000000000000000000000000000000000000000000000000000000100100111100110101001001101011100101101000100111100111011";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv113_0 : STD_LOGIC_VECTOR (112 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ln_weight_in_V_ce0 : STD_LOGIC;
    signal ln_weight_in_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_weights_0_ce0 : STD_LOGIC;
    signal q_weights_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_1_ce0 : STD_LOGIC;
    signal q_weights_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_2_ce0 : STD_LOGIC;
    signal q_weights_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_3_ce0 : STD_LOGIC;
    signal q_weights_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_4_ce0 : STD_LOGIC;
    signal q_weights_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_5_ce0 : STD_LOGIC;
    signal q_weights_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_6_ce0 : STD_LOGIC;
    signal q_weights_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_7_ce0 : STD_LOGIC;
    signal q_weights_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_8_ce0 : STD_LOGIC;
    signal q_weights_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_9_ce0 : STD_LOGIC;
    signal q_weights_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_10_ce0 : STD_LOGIC;
    signal q_weights_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_11_ce0 : STD_LOGIC;
    signal q_weights_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_12_ce0 : STD_LOGIC;
    signal q_weights_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_13_ce0 : STD_LOGIC;
    signal q_weights_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_14_ce0 : STD_LOGIC;
    signal q_weights_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_weights_15_ce0 : STD_LOGIC;
    signal q_weights_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_0_ce0 : STD_LOGIC;
    signal k_weights_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_1_ce0 : STD_LOGIC;
    signal k_weights_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_2_ce0 : STD_LOGIC;
    signal k_weights_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_3_ce0 : STD_LOGIC;
    signal k_weights_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_4_ce0 : STD_LOGIC;
    signal k_weights_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_5_ce0 : STD_LOGIC;
    signal k_weights_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_6_ce0 : STD_LOGIC;
    signal k_weights_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_7_ce0 : STD_LOGIC;
    signal k_weights_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_8_ce0 : STD_LOGIC;
    signal k_weights_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_9_ce0 : STD_LOGIC;
    signal k_weights_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_10_ce0 : STD_LOGIC;
    signal k_weights_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_11_ce0 : STD_LOGIC;
    signal k_weights_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_12_ce0 : STD_LOGIC;
    signal k_weights_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_13_ce0 : STD_LOGIC;
    signal k_weights_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_14_ce0 : STD_LOGIC;
    signal k_weights_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_15_ce0 : STD_LOGIC;
    signal k_weights_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_0_ce0 : STD_LOGIC;
    signal v_weights_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_1_ce0 : STD_LOGIC;
    signal v_weights_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_2_ce0 : STD_LOGIC;
    signal v_weights_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_3_ce0 : STD_LOGIC;
    signal v_weights_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_4_ce0 : STD_LOGIC;
    signal v_weights_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_5_ce0 : STD_LOGIC;
    signal v_weights_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_6_ce0 : STD_LOGIC;
    signal v_weights_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_7_ce0 : STD_LOGIC;
    signal v_weights_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_8_ce0 : STD_LOGIC;
    signal v_weights_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_9_ce0 : STD_LOGIC;
    signal v_weights_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_10_ce0 : STD_LOGIC;
    signal v_weights_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_11_ce0 : STD_LOGIC;
    signal v_weights_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_12_ce0 : STD_LOGIC;
    signal v_weights_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_13_ce0 : STD_LOGIC;
    signal v_weights_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_14_ce0 : STD_LOGIC;
    signal v_weights_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_15_ce0 : STD_LOGIC;
    signal v_weights_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_cache_V_ce0 : STD_LOGIC;
    signal k_cache_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_cache_V_ce0 : STD_LOGIC;
    signal v_cache_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal ln_weight_V_ce0 : STD_LOGIC;
    signal ln_weight_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal o_weights_0_ce0 : STD_LOGIC;
    signal o_weights_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_1_ce0 : STD_LOGIC;
    signal o_weights_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_2_ce0 : STD_LOGIC;
    signal o_weights_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_3_ce0 : STD_LOGIC;
    signal o_weights_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_4_ce0 : STD_LOGIC;
    signal o_weights_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_5_ce0 : STD_LOGIC;
    signal o_weights_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_6_ce0 : STD_LOGIC;
    signal o_weights_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_7_ce0 : STD_LOGIC;
    signal o_weights_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_8_ce0 : STD_LOGIC;
    signal o_weights_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_9_ce0 : STD_LOGIC;
    signal o_weights_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_10_ce0 : STD_LOGIC;
    signal o_weights_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_11_ce0 : STD_LOGIC;
    signal o_weights_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_12_ce0 : STD_LOGIC;
    signal o_weights_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_13_ce0 : STD_LOGIC;
    signal o_weights_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_14_ce0 : STD_LOGIC;
    signal o_weights_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal o_weights_15_ce0 : STD_LOGIC;
    signal o_weights_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal reg_1223 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_quantize_activation_fu_1087_ap_ready : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_ap_done : STD_LOGIC;
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal h_fu_1234_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal h_reg_1482 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sub_ln1265_fu_1260_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln1265_reg_1487 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln177_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln179_fu_1272_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln179_reg_1495 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal attn_weights_0_V_ad_reg_1500 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln179_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal attn_weights_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_weights_0_V_lo_reg_1505 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal tmp_85_reg_1510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_1311_p2 : STD_LOGIC_VECTOR (112 downto 0);
    signal mul_ln1148_reg_1521 : STD_LOGIC_VECTOR (112 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_87_reg_1526 : STD_LOGIC_VECTOR (37 downto 0);
    signal select_ln1148_fu_1342_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal select_ln1148_reg_1531 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal add_ln210_fu_1374_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln210_reg_1540 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal sub_ln212_fu_1408_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln212_reg_1545 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln210_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_1434_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln203_reg_1550 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln211_fu_1450_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln211_reg_1558 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal add_ln212_fu_1456_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln212_reg_1563 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln211_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal quantized_hidden_sta_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_we0 : STD_LOGIC;
    signal quantized_hidden_sta_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_1_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_1_we0 : STD_LOGIC;
    signal quantized_hidden_sta_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_2_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_2_we0 : STD_LOGIC;
    signal quantized_hidden_sta_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_3_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_3_we0 : STD_LOGIC;
    signal quantized_hidden_sta_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_4_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_4_we0 : STD_LOGIC;
    signal quantized_hidden_sta_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_5_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_5_we0 : STD_LOGIC;
    signal quantized_hidden_sta_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_6_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_6_we0 : STD_LOGIC;
    signal quantized_hidden_sta_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_7_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_7_we0 : STD_LOGIC;
    signal quantized_hidden_sta_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_8_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_8_we0 : STD_LOGIC;
    signal quantized_hidden_sta_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_9_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_9_we0 : STD_LOGIC;
    signal quantized_hidden_sta_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_10_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_10_we0 : STD_LOGIC;
    signal quantized_hidden_sta_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_11_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_11_we0 : STD_LOGIC;
    signal quantized_hidden_sta_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_12_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_12_we0 : STD_LOGIC;
    signal quantized_hidden_sta_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_13_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_13_we0 : STD_LOGIC;
    signal quantized_hidden_sta_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_14_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_14_we0 : STD_LOGIC;
    signal quantized_hidden_sta_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_15_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_15_we0 : STD_LOGIC;
    signal quantized_hidden_sta_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_16_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_16_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_16_we0 : STD_LOGIC;
    signal quantized_hidden_sta_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_17_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_17_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_17_we0 : STD_LOGIC;
    signal quantized_hidden_sta_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_18_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_18_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_18_we0 : STD_LOGIC;
    signal quantized_hidden_sta_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_19_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_19_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_19_we0 : STD_LOGIC;
    signal quantized_hidden_sta_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_20_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_20_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_20_we0 : STD_LOGIC;
    signal quantized_hidden_sta_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_21_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_21_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_21_we0 : STD_LOGIC;
    signal quantized_hidden_sta_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_22_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_22_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_22_we0 : STD_LOGIC;
    signal quantized_hidden_sta_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_23_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_23_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_23_we0 : STD_LOGIC;
    signal quantized_hidden_sta_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_24_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_24_we0 : STD_LOGIC;
    signal quantized_hidden_sta_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_25_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_25_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_25_we0 : STD_LOGIC;
    signal quantized_hidden_sta_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_26_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_26_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_26_we0 : STD_LOGIC;
    signal quantized_hidden_sta_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_27_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_27_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_27_we0 : STD_LOGIC;
    signal quantized_hidden_sta_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_28_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_28_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_28_we0 : STD_LOGIC;
    signal quantized_hidden_sta_28_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_29_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_29_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_29_we0 : STD_LOGIC;
    signal quantized_hidden_sta_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_30_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_30_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_30_we0 : STD_LOGIC;
    signal quantized_hidden_sta_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_31_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_31_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_31_we0 : STD_LOGIC;
    signal quantized_hidden_sta_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_32_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_32_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_32_we0 : STD_LOGIC;
    signal quantized_hidden_sta_32_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_33_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_33_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_33_we0 : STD_LOGIC;
    signal quantized_hidden_sta_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_34_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_34_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_34_we0 : STD_LOGIC;
    signal quantized_hidden_sta_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_35_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_35_we0 : STD_LOGIC;
    signal quantized_hidden_sta_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_36_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_36_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_36_we0 : STD_LOGIC;
    signal quantized_hidden_sta_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_37_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_37_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_37_we0 : STD_LOGIC;
    signal quantized_hidden_sta_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_38_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_38_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_38_we0 : STD_LOGIC;
    signal quantized_hidden_sta_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_39_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_39_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_39_we0 : STD_LOGIC;
    signal quantized_hidden_sta_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_40_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_40_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_40_we0 : STD_LOGIC;
    signal quantized_hidden_sta_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_41_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_41_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_41_we0 : STD_LOGIC;
    signal quantized_hidden_sta_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_42_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_42_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_42_we0 : STD_LOGIC;
    signal quantized_hidden_sta_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_43_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_43_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_43_we0 : STD_LOGIC;
    signal quantized_hidden_sta_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_44_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_44_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_44_we0 : STD_LOGIC;
    signal quantized_hidden_sta_44_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_45_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_45_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_45_we0 : STD_LOGIC;
    signal quantized_hidden_sta_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_46_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_46_we0 : STD_LOGIC;
    signal quantized_hidden_sta_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_47_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_47_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_47_we0 : STD_LOGIC;
    signal quantized_hidden_sta_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_48_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_48_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_48_we0 : STD_LOGIC;
    signal quantized_hidden_sta_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_49_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_49_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_49_we0 : STD_LOGIC;
    signal quantized_hidden_sta_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_50_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_50_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_50_we0 : STD_LOGIC;
    signal quantized_hidden_sta_50_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_51_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_51_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_51_we0 : STD_LOGIC;
    signal quantized_hidden_sta_51_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_52_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_52_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_52_we0 : STD_LOGIC;
    signal quantized_hidden_sta_52_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_53_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_53_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_53_we0 : STD_LOGIC;
    signal quantized_hidden_sta_53_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_54_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_54_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_54_we0 : STD_LOGIC;
    signal quantized_hidden_sta_54_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_55_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_55_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_55_we0 : STD_LOGIC;
    signal quantized_hidden_sta_55_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_56_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_56_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_56_we0 : STD_LOGIC;
    signal quantized_hidden_sta_56_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_57_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_57_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_57_we0 : STD_LOGIC;
    signal quantized_hidden_sta_57_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_58_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_58_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_58_we0 : STD_LOGIC;
    signal quantized_hidden_sta_58_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_59_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_59_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_59_we0 : STD_LOGIC;
    signal quantized_hidden_sta_59_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_60_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_60_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_60_we0 : STD_LOGIC;
    signal quantized_hidden_sta_60_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_61_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_61_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_61_we0 : STD_LOGIC;
    signal quantized_hidden_sta_61_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_62_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_62_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_62_we0 : STD_LOGIC;
    signal quantized_hidden_sta_62_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_63_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_hidden_sta_63_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_63_we0 : STD_LOGIC;
    signal quantized_hidden_sta_63_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_proj_re_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_proj_re_0_V_ce0 : STD_LOGIC;
    signal q_proj_re_0_V_we0 : STD_LOGIC;
    signal q_proj_re_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_proj_re_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_proj_re_0_V_ce1 : STD_LOGIC;
    signal q_proj_re_0_V_we1 : STD_LOGIC;
    signal k_proj_re_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_proj_re_0_V_ce0 : STD_LOGIC;
    signal k_proj_re_0_V_we0 : STD_LOGIC;
    signal k_proj_re_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_re_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_re_0_V_ce1 : STD_LOGIC;
    signal k_proj_re_0_V_we1 : STD_LOGIC;
    signal v_proj_re_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal v_proj_re_0_V_ce0 : STD_LOGIC;
    signal v_proj_re_0_V_we0 : STD_LOGIC;
    signal v_proj_re_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_proj_re_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_proj_re_0_V_ce1 : STD_LOGIC;
    signal v_proj_re_0_V_we1 : STD_LOGIC;
    signal q_proj_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_proj_0_V_ce0 : STD_LOGIC;
    signal q_proj_0_V_we0 : STD_LOGIC;
    signal q_proj_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_proj_0_V_ce1 : STD_LOGIC;
    signal q_proj_0_V_q1 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_proj_0_V_ce0 : STD_LOGIC;
    signal k_proj_0_V_we0 : STD_LOGIC;
    signal k_proj_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_0_V_ce1 : STD_LOGIC;
    signal k_proj_0_V_q1 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_proj_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal v_proj_0_V_ce0 : STD_LOGIC;
    signal v_proj_0_V_we0 : STD_LOGIC;
    signal v_proj_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_embed_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal q_embed_0_V_ce0 : STD_LOGIC;
    signal q_embed_0_V_we0 : STD_LOGIC;
    signal q_embed_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_embed_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_embed_0_V_ce0 : STD_LOGIC;
    signal k_embed_0_V_we0 : STD_LOGIC;
    signal k_embed_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_cache_upd_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_cache_upd_V_ce0 : STD_LOGIC;
    signal k_cache_upd_V_we0 : STD_LOGIC;
    signal k_cache_upd_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_cache_upd_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal v_cache_upd_V_ce0 : STD_LOGIC;
    signal v_cache_upd_V_we0 : STD_LOGIC;
    signal v_cache_upd_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_transposed_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal k_proj_transposed_V_ce0 : STD_LOGIC;
    signal k_proj_transposed_V_we0 : STD_LOGIC;
    signal k_proj_transposed_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_weights_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal attn_weights_0_V_ce0 : STD_LOGIC;
    signal attn_weights_0_V_we0 : STD_LOGIC;
    signal attn_weights_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_output_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal attn_output_0_ce0 : STD_LOGIC;
    signal attn_output_0_we0 : STD_LOGIC;
    signal attn_output_0_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_output_2D_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal attn_output_2D_0_V_ce0 : STD_LOGIC;
    signal attn_output_2D_0_V_we0 : STD_LOGIC;
    signal attn_output_2D_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_output_2D_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_output_2D_0_V_ce1 : STD_LOGIC;
    signal attn_output_2D_0_V_q1 : STD_LOGIC_VECTOR (39 downto 0);
    signal quantized_final_outp_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_ce0 : STD_LOGIC;
    signal quantized_final_outp_we0 : STD_LOGIC;
    signal quantized_final_outp_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_1_ce0 : STD_LOGIC;
    signal quantized_final_outp_1_we0 : STD_LOGIC;
    signal quantized_final_outp_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_2_ce0 : STD_LOGIC;
    signal quantized_final_outp_2_we0 : STD_LOGIC;
    signal quantized_final_outp_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_3_ce0 : STD_LOGIC;
    signal quantized_final_outp_3_we0 : STD_LOGIC;
    signal quantized_final_outp_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_4_ce0 : STD_LOGIC;
    signal quantized_final_outp_4_we0 : STD_LOGIC;
    signal quantized_final_outp_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_5_ce0 : STD_LOGIC;
    signal quantized_final_outp_5_we0 : STD_LOGIC;
    signal quantized_final_outp_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_6_ce0 : STD_LOGIC;
    signal quantized_final_outp_6_we0 : STD_LOGIC;
    signal quantized_final_outp_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_7_ce0 : STD_LOGIC;
    signal quantized_final_outp_7_we0 : STD_LOGIC;
    signal quantized_final_outp_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_8_ce0 : STD_LOGIC;
    signal quantized_final_outp_8_we0 : STD_LOGIC;
    signal quantized_final_outp_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_9_ce0 : STD_LOGIC;
    signal quantized_final_outp_9_we0 : STD_LOGIC;
    signal quantized_final_outp_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_10_ce0 : STD_LOGIC;
    signal quantized_final_outp_10_we0 : STD_LOGIC;
    signal quantized_final_outp_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_11_ce0 : STD_LOGIC;
    signal quantized_final_outp_11_we0 : STD_LOGIC;
    signal quantized_final_outp_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_12_ce0 : STD_LOGIC;
    signal quantized_final_outp_12_we0 : STD_LOGIC;
    signal quantized_final_outp_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_13_ce0 : STD_LOGIC;
    signal quantized_final_outp_13_we0 : STD_LOGIC;
    signal quantized_final_outp_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_14_ce0 : STD_LOGIC;
    signal quantized_final_outp_14_we0 : STD_LOGIC;
    signal quantized_final_outp_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_15_ce0 : STD_LOGIC;
    signal quantized_final_outp_15_we0 : STD_LOGIC;
    signal quantized_final_outp_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_16_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_16_ce0 : STD_LOGIC;
    signal quantized_final_outp_16_we0 : STD_LOGIC;
    signal quantized_final_outp_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_17_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_17_ce0 : STD_LOGIC;
    signal quantized_final_outp_17_we0 : STD_LOGIC;
    signal quantized_final_outp_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_18_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_18_ce0 : STD_LOGIC;
    signal quantized_final_outp_18_we0 : STD_LOGIC;
    signal quantized_final_outp_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_19_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_19_ce0 : STD_LOGIC;
    signal quantized_final_outp_19_we0 : STD_LOGIC;
    signal quantized_final_outp_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_20_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_20_ce0 : STD_LOGIC;
    signal quantized_final_outp_20_we0 : STD_LOGIC;
    signal quantized_final_outp_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_21_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_21_ce0 : STD_LOGIC;
    signal quantized_final_outp_21_we0 : STD_LOGIC;
    signal quantized_final_outp_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_22_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_22_ce0 : STD_LOGIC;
    signal quantized_final_outp_22_we0 : STD_LOGIC;
    signal quantized_final_outp_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_23_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_23_ce0 : STD_LOGIC;
    signal quantized_final_outp_23_we0 : STD_LOGIC;
    signal quantized_final_outp_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_24_ce0 : STD_LOGIC;
    signal quantized_final_outp_24_we0 : STD_LOGIC;
    signal quantized_final_outp_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_25_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_25_ce0 : STD_LOGIC;
    signal quantized_final_outp_25_we0 : STD_LOGIC;
    signal quantized_final_outp_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_26_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_26_ce0 : STD_LOGIC;
    signal quantized_final_outp_26_we0 : STD_LOGIC;
    signal quantized_final_outp_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_27_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_27_ce0 : STD_LOGIC;
    signal quantized_final_outp_27_we0 : STD_LOGIC;
    signal quantized_final_outp_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_28_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_28_ce0 : STD_LOGIC;
    signal quantized_final_outp_28_we0 : STD_LOGIC;
    signal quantized_final_outp_28_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_29_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_29_ce0 : STD_LOGIC;
    signal quantized_final_outp_29_we0 : STD_LOGIC;
    signal quantized_final_outp_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_30_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_30_ce0 : STD_LOGIC;
    signal quantized_final_outp_30_we0 : STD_LOGIC;
    signal quantized_final_outp_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_31_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_31_ce0 : STD_LOGIC;
    signal quantized_final_outp_31_we0 : STD_LOGIC;
    signal quantized_final_outp_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_32_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_32_ce0 : STD_LOGIC;
    signal quantized_final_outp_32_we0 : STD_LOGIC;
    signal quantized_final_outp_32_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_33_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_33_ce0 : STD_LOGIC;
    signal quantized_final_outp_33_we0 : STD_LOGIC;
    signal quantized_final_outp_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_34_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_34_ce0 : STD_LOGIC;
    signal quantized_final_outp_34_we0 : STD_LOGIC;
    signal quantized_final_outp_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_35_ce0 : STD_LOGIC;
    signal quantized_final_outp_35_we0 : STD_LOGIC;
    signal quantized_final_outp_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_36_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_36_ce0 : STD_LOGIC;
    signal quantized_final_outp_36_we0 : STD_LOGIC;
    signal quantized_final_outp_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_37_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_37_ce0 : STD_LOGIC;
    signal quantized_final_outp_37_we0 : STD_LOGIC;
    signal quantized_final_outp_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_38_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_38_ce0 : STD_LOGIC;
    signal quantized_final_outp_38_we0 : STD_LOGIC;
    signal quantized_final_outp_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_39_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_39_ce0 : STD_LOGIC;
    signal quantized_final_outp_39_we0 : STD_LOGIC;
    signal quantized_final_outp_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_40_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_40_ce0 : STD_LOGIC;
    signal quantized_final_outp_40_we0 : STD_LOGIC;
    signal quantized_final_outp_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_41_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_41_ce0 : STD_LOGIC;
    signal quantized_final_outp_41_we0 : STD_LOGIC;
    signal quantized_final_outp_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_42_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_42_ce0 : STD_LOGIC;
    signal quantized_final_outp_42_we0 : STD_LOGIC;
    signal quantized_final_outp_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_43_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_43_ce0 : STD_LOGIC;
    signal quantized_final_outp_43_we0 : STD_LOGIC;
    signal quantized_final_outp_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_44_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_44_ce0 : STD_LOGIC;
    signal quantized_final_outp_44_we0 : STD_LOGIC;
    signal quantized_final_outp_44_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_45_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_45_ce0 : STD_LOGIC;
    signal quantized_final_outp_45_we0 : STD_LOGIC;
    signal quantized_final_outp_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_46_ce0 : STD_LOGIC;
    signal quantized_final_outp_46_we0 : STD_LOGIC;
    signal quantized_final_outp_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_47_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_47_ce0 : STD_LOGIC;
    signal quantized_final_outp_47_we0 : STD_LOGIC;
    signal quantized_final_outp_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_48_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_48_ce0 : STD_LOGIC;
    signal quantized_final_outp_48_we0 : STD_LOGIC;
    signal quantized_final_outp_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_49_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_49_ce0 : STD_LOGIC;
    signal quantized_final_outp_49_we0 : STD_LOGIC;
    signal quantized_final_outp_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_50_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_50_ce0 : STD_LOGIC;
    signal quantized_final_outp_50_we0 : STD_LOGIC;
    signal quantized_final_outp_50_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_51_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_51_ce0 : STD_LOGIC;
    signal quantized_final_outp_51_we0 : STD_LOGIC;
    signal quantized_final_outp_51_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_52_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_52_ce0 : STD_LOGIC;
    signal quantized_final_outp_52_we0 : STD_LOGIC;
    signal quantized_final_outp_52_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_53_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_53_ce0 : STD_LOGIC;
    signal quantized_final_outp_53_we0 : STD_LOGIC;
    signal quantized_final_outp_53_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_54_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_54_ce0 : STD_LOGIC;
    signal quantized_final_outp_54_we0 : STD_LOGIC;
    signal quantized_final_outp_54_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_55_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_55_ce0 : STD_LOGIC;
    signal quantized_final_outp_55_we0 : STD_LOGIC;
    signal quantized_final_outp_55_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_56_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_56_ce0 : STD_LOGIC;
    signal quantized_final_outp_56_we0 : STD_LOGIC;
    signal quantized_final_outp_56_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_57_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_57_ce0 : STD_LOGIC;
    signal quantized_final_outp_57_we0 : STD_LOGIC;
    signal quantized_final_outp_57_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_58_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_58_ce0 : STD_LOGIC;
    signal quantized_final_outp_58_we0 : STD_LOGIC;
    signal quantized_final_outp_58_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_59_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_59_ce0 : STD_LOGIC;
    signal quantized_final_outp_59_we0 : STD_LOGIC;
    signal quantized_final_outp_59_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_60_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_60_ce0 : STD_LOGIC;
    signal quantized_final_outp_60_we0 : STD_LOGIC;
    signal quantized_final_outp_60_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_61_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_61_ce0 : STD_LOGIC;
    signal quantized_final_outp_61_we0 : STD_LOGIC;
    signal quantized_final_outp_61_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_62_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_62_ce0 : STD_LOGIC;
    signal quantized_final_outp_62_we0 : STD_LOGIC;
    signal quantized_final_outp_62_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_63_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal quantized_final_outp_63_ce0 : STD_LOGIC;
    signal quantized_final_outp_63_we0 : STD_LOGIC;
    signal quantized_final_outp_63_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_ap_start : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_ap_done : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_ap_idle : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_ap_ready : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_0_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_0_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_0_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_0_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_0_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_0_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_0_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_0_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_0_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_0_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_0_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_0_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_1_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_1_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_1_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_1_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_1_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_2_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_2_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_2_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_2_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_2_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_3_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_3_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_3_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_3_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_3_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_4_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_4_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_4_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_4_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_4_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_5_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_5_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_5_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_5_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_5_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_6_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_6_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_6_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_6_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_6_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_7_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_7_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_7_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_7_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_7_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_8_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_8_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_8_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_8_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_8_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_9_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_9_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_9_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_9_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_9_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_10_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_10_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_10_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_10_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_10_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_11_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_11_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_11_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_11_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_11_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_12_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_12_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_12_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_12_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_12_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_13_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_13_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_13_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_13_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_13_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_14_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_14_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_14_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_14_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_14_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_0_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_15_0_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_1_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_15_1_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_2_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_15_2_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_linear_forward_no_mu_fu_911_input_15_3_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_input_15_3_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_output_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_linear_forward_no_mu_fu_911_output_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_output_0_V_we0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_linear_forward_no_mu_fu_911_output_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_linear_forward_no_mu_fu_911_output_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_linear_forward_no_mu_fu_911_output_0_V_ce1 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_output_0_V_we1 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_output_0_V_d1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_911_packed_weights_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_911_w_scale_V : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_rms_norm_384_s_fu_1067_ap_start : STD_LOGIC;
    signal grp_rms_norm_384_s_fu_1067_ap_done : STD_LOGIC;
    signal grp_rms_norm_384_s_fu_1067_ap_idle : STD_LOGIC;
    signal grp_rms_norm_384_s_fu_1067_ap_ready : STD_LOGIC;
    signal grp_rms_norm_384_s_fu_1067_input_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rms_norm_384_s_fu_1067_input_0_V_ce0 : STD_LOGIC;
    signal grp_rms_norm_384_s_fu_1067_input_0_V_we0 : STD_LOGIC;
    signal grp_rms_norm_384_s_fu_1067_input_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_rms_norm_384_s_fu_1067_input_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_rms_norm_384_s_fu_1067_weight_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_rms_norm_384_s_fu_1067_weight_V_ce0 : STD_LOGIC;
    signal grp_rms_norm_384_s_fu_1067_weight_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_softmax_1_8_6_s_fu_1076_ap_start : STD_LOGIC;
    signal grp_softmax_1_8_6_s_fu_1076_ap_done : STD_LOGIC;
    signal grp_softmax_1_8_6_s_fu_1076_ap_idle : STD_LOGIC;
    signal grp_softmax_1_8_6_s_fu_1076_ap_ready : STD_LOGIC;
    signal grp_softmax_1_8_6_s_fu_1076_input_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_softmax_1_8_6_s_fu_1076_input_0_V_ce0 : STD_LOGIC;
    signal grp_softmax_1_8_6_s_fu_1076_input_0_V_we0 : STD_LOGIC;
    signal grp_softmax_1_8_6_s_fu_1076_input_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_quantize_activation_fu_1087_ap_start : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_ap_idle : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_input_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quantize_activation_fu_1087_input_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_input_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_quantize_activation_fu_1087_input_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_quantize_activation_fu_1087_input_0_V_ce1 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_input_0_V_q1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_0_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_0_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_1_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_1_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_2_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_2_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_3_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_3_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_4_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_4_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_5_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_5_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_6_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_6_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_7_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_7_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_8_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_8_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_9_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_9_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_10_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_10_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_11_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_11_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_12_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_12_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_13_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_13_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_14_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_14_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_0_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_0_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_0_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_0_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_1_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_1_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_1_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_1_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_2_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_2_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_2_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_2_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_3_0_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_quantize_activation_fu_1087_output_states_15_3_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_3_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_1087_output_states_15_3_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_ap_start : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_ap_done : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_ap_idle : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_ap_ready : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce1 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce1 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_we0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_we0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_GEMM_3D_float_fu_1169_ap_start : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_ap_done : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_ap_idle : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_ap_ready : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_input_1_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_GEMM_3D_float_fu_1169_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_input_2_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_GEMM_3D_float_fu_1169_input_2_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_output_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_GEMM_3D_float_fu_1169_output_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_output_0_V_we0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_1169_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_GEMM_3D_float_1_fu_1176_ap_start : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_ap_done : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_ap_idle : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_ap_ready : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_input_1_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_GEMM_3D_float_1_fu_1176_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_input_2_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_GEMM_3D_float_1_fu_1176_input_2_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_output_0_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_GEMM_3D_float_1_fu_1176_output_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_output_0_V_we0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_1176_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_cache_update_fu_1183_ap_start : STD_LOGIC;
    signal grp_cache_update_fu_1183_ap_done : STD_LOGIC;
    signal grp_cache_update_fu_1183_ap_idle : STD_LOGIC;
    signal grp_cache_update_fu_1183_ap_ready : STD_LOGIC;
    signal grp_cache_update_fu_1183_cache_in_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_cache_update_fu_1183_cache_in_V_ce0 : STD_LOGIC;
    signal grp_cache_update_fu_1183_cache_in_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_cache_update_fu_1183_cache_out_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_cache_update_fu_1183_cache_out_V_ce0 : STD_LOGIC;
    signal grp_cache_update_fu_1183_cache_out_V_we0 : STD_LOGIC;
    signal grp_cache_update_fu_1183_cache_out_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_cache_update_fu_1183_update_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_cache_update_fu_1183_update_0_V_ce0 : STD_LOGIC;
    signal grp_cache_update_fu_1183_update_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_transpose_last_two_d_fu_1192_ap_start : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_1192_ap_done : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_1192_ap_idle : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_1192_ap_ready : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_1192_input_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_transpose_last_two_d_fu_1192_input_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_1192_output_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_transpose_last_two_d_fu_1192_output_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_1192_output_V_we0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_1192_output_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_reshape_2D_to_3D_fu_1198_ap_start : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_1198_ap_done : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_1198_ap_idle : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_1198_ap_ready : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_1198_input_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_1198_input_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_reshape_2D_to_3D_fu_1198_output_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_1198_output_0_V_we0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_1198_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_init_2d_mem_fu_1204_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_1204_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_1204_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_1204_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_1204_mem_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_init_2d_mem_fu_1204_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_1204_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_1204_mem_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_init_2d_mem_fu_1210_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_1210_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_1210_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_1210_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_1210_mem_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_init_2d_mem_fu_1210_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_1210_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_1210_mem_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_init_2d_mem_fu_1216_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_1216_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_1216_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_1216_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_1216_mem_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_init_2d_mem_fu_1216_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_1216_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_1216_mem_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal h_0_reg_867 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal d_0_0_reg_878 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal h106_0_0_reg_889 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal d107_0_0_reg_900 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_linear_forward_no_mu_fu_911_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_rms_norm_384_s_fu_1067_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_softmax_1_8_6_s_fu_1076_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_quantize_activation_fu_1087_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_apply_rotary_pos_emb_fu_1157_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_GEMM_3D_float_fu_1169_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_GEMM_3D_float_1_fu_1176_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_cache_update_fu_1183_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_transpose_last_two_d_fu_1192_ap_start_reg : STD_LOGIC := '0';
    signal grp_reshape_2D_to_3D_fu_1198_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_1204_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_1210_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_1216_ap_start_reg : STD_LOGIC := '0';
    signal sext_ln1265_fu_1287_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_fu_1466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln212_1_fu_1474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1148_2_fu_1360_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_65_fu_1248_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_64_fu_1240_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1265_fu_1256_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1265_2_fu_1278_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1265_fu_1282_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln3_fu_1300_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_1311_p0 : STD_LOGIC_VECTOR (57 downto 0);
    signal sub_ln1148_fu_1327_p2 : STD_LOGIC_VECTOR (112 downto 0);
    signal tmp_86_fu_1332_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal sext_ln703_fu_1348_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sub_ln703_fu_1351_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln703_122_fu_1357_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln212_fu_1380_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_1384_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln212_1_fu_1396_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln212_fu_1392_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln212_2_fu_1404_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_67_fu_1422_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_fu_1414_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln203_fu_1430_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln211_fu_1440_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln203_fu_1461_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln212_fu_1471_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal ap_block_state27_on_subcall_done : BOOLEAN;
    signal ap_block_state33_on_subcall_done : BOOLEAN;

    component linear_forward_no_mu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_0_0_V_ce0 : OUT STD_LOGIC;
        input_0_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_0_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_1_0_V_ce0 : OUT STD_LOGIC;
        input_0_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_0_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_2_0_V_ce0 : OUT STD_LOGIC;
        input_0_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_0_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_0_3_0_V_ce0 : OUT STD_LOGIC;
        input_0_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_1_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_1_0_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_1_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_1_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_1_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_1_2_0_V_ce0 : OUT STD_LOGIC;
        input_1_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_1_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_1_3_0_V_ce0 : OUT STD_LOGIC;
        input_1_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_2_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_2_0_0_V_ce0 : OUT STD_LOGIC;
        input_2_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_2_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_2_1_0_V_ce0 : OUT STD_LOGIC;
        input_2_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_2_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_2_2_0_V_ce0 : OUT STD_LOGIC;
        input_2_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_2_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_2_3_0_V_ce0 : OUT STD_LOGIC;
        input_2_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_3_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_3_0_0_V_ce0 : OUT STD_LOGIC;
        input_3_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_3_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_3_1_0_V_ce0 : OUT STD_LOGIC;
        input_3_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_3_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_3_2_0_V_ce0 : OUT STD_LOGIC;
        input_3_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_3_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_3_3_0_V_ce0 : OUT STD_LOGIC;
        input_3_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_4_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_4_0_0_V_ce0 : OUT STD_LOGIC;
        input_4_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_4_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_4_1_0_V_ce0 : OUT STD_LOGIC;
        input_4_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_4_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_4_2_0_V_ce0 : OUT STD_LOGIC;
        input_4_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_4_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_4_3_0_V_ce0 : OUT STD_LOGIC;
        input_4_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_5_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_5_0_0_V_ce0 : OUT STD_LOGIC;
        input_5_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_5_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_5_1_0_V_ce0 : OUT STD_LOGIC;
        input_5_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_5_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_5_2_0_V_ce0 : OUT STD_LOGIC;
        input_5_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_5_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_5_3_0_V_ce0 : OUT STD_LOGIC;
        input_5_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_6_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_6_0_0_V_ce0 : OUT STD_LOGIC;
        input_6_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_6_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_6_1_0_V_ce0 : OUT STD_LOGIC;
        input_6_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_6_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_6_2_0_V_ce0 : OUT STD_LOGIC;
        input_6_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_6_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_6_3_0_V_ce0 : OUT STD_LOGIC;
        input_6_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_7_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_7_0_0_V_ce0 : OUT STD_LOGIC;
        input_7_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_7_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_7_1_0_V_ce0 : OUT STD_LOGIC;
        input_7_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_7_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_7_2_0_V_ce0 : OUT STD_LOGIC;
        input_7_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_7_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_7_3_0_V_ce0 : OUT STD_LOGIC;
        input_7_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_8_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_8_0_0_V_ce0 : OUT STD_LOGIC;
        input_8_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_8_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_8_1_0_V_ce0 : OUT STD_LOGIC;
        input_8_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_8_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_8_2_0_V_ce0 : OUT STD_LOGIC;
        input_8_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_8_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_8_3_0_V_ce0 : OUT STD_LOGIC;
        input_8_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_9_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_9_0_0_V_ce0 : OUT STD_LOGIC;
        input_9_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_9_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_9_1_0_V_ce0 : OUT STD_LOGIC;
        input_9_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_9_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_9_2_0_V_ce0 : OUT STD_LOGIC;
        input_9_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_9_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_9_3_0_V_ce0 : OUT STD_LOGIC;
        input_9_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_10_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_10_0_0_V_ce0 : OUT STD_LOGIC;
        input_10_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_10_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_10_1_0_V_ce0 : OUT STD_LOGIC;
        input_10_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_10_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_10_2_0_V_ce0 : OUT STD_LOGIC;
        input_10_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_10_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_10_3_0_V_ce0 : OUT STD_LOGIC;
        input_10_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_11_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_11_0_0_V_ce0 : OUT STD_LOGIC;
        input_11_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_11_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_11_1_0_V_ce0 : OUT STD_LOGIC;
        input_11_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_11_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_11_2_0_V_ce0 : OUT STD_LOGIC;
        input_11_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_11_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_11_3_0_V_ce0 : OUT STD_LOGIC;
        input_11_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_12_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_12_0_0_V_ce0 : OUT STD_LOGIC;
        input_12_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_12_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_12_1_0_V_ce0 : OUT STD_LOGIC;
        input_12_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_12_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_12_2_0_V_ce0 : OUT STD_LOGIC;
        input_12_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_12_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_12_3_0_V_ce0 : OUT STD_LOGIC;
        input_12_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_13_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_13_0_0_V_ce0 : OUT STD_LOGIC;
        input_13_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_13_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_13_1_0_V_ce0 : OUT STD_LOGIC;
        input_13_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_13_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_13_2_0_V_ce0 : OUT STD_LOGIC;
        input_13_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_13_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_13_3_0_V_ce0 : OUT STD_LOGIC;
        input_13_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_14_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_14_0_0_V_ce0 : OUT STD_LOGIC;
        input_14_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_14_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_14_1_0_V_ce0 : OUT STD_LOGIC;
        input_14_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_14_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_14_2_0_V_ce0 : OUT STD_LOGIC;
        input_14_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_14_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_14_3_0_V_ce0 : OUT STD_LOGIC;
        input_14_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_15_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_15_0_0_V_ce0 : OUT STD_LOGIC;
        input_15_0_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_15_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_15_1_0_V_ce0 : OUT STD_LOGIC;
        input_15_1_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_15_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_15_2_0_V_ce0 : OUT STD_LOGIC;
        input_15_2_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        input_15_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_15_3_0_V_ce0 : OUT STD_LOGIC;
        input_15_3_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_V_ce1 : OUT STD_LOGIC;
        output_0_V_we1 : OUT STD_LOGIC;
        output_0_V_d1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        scales_0_V_read : IN STD_LOGIC_VECTOR (39 downto 0);
        packed_weights_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_0_ce0 : OUT STD_LOGIC;
        packed_weights_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_1_ce0 : OUT STD_LOGIC;
        packed_weights_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_2_ce0 : OUT STD_LOGIC;
        packed_weights_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_3_ce0 : OUT STD_LOGIC;
        packed_weights_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_4_ce0 : OUT STD_LOGIC;
        packed_weights_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_5_ce0 : OUT STD_LOGIC;
        packed_weights_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_6_ce0 : OUT STD_LOGIC;
        packed_weights_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_7_ce0 : OUT STD_LOGIC;
        packed_weights_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_8_ce0 : OUT STD_LOGIC;
        packed_weights_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_9_ce0 : OUT STD_LOGIC;
        packed_weights_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_10_ce0 : OUT STD_LOGIC;
        packed_weights_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_11_ce0 : OUT STD_LOGIC;
        packed_weights_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_12_ce0 : OUT STD_LOGIC;
        packed_weights_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_13_ce0 : OUT STD_LOGIC;
        packed_weights_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_14_ce0 : OUT STD_LOGIC;
        packed_weights_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        packed_weights_15_ce0 : OUT STD_LOGIC;
        packed_weights_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        w_scale_V : IN STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component rms_norm_384_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_we0 : OUT STD_LOGIC;
        input_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        weight_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        weight_V_ce0 : OUT STD_LOGIC;
        weight_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component softmax_1_8_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_we0 : OUT STD_LOGIC;
        input_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component quantize_activation IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_V_ce1 : OUT STD_LOGIC;
        input_0_V_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_states_0_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_0_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_0_0_0_V_we0 : OUT STD_LOGIC;
        output_states_0_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_0_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_0_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_0_1_0_V_we0 : OUT STD_LOGIC;
        output_states_0_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_0_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_0_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_0_2_0_V_we0 : OUT STD_LOGIC;
        output_states_0_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_0_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_0_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_0_3_0_V_we0 : OUT STD_LOGIC;
        output_states_0_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_1_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_1_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_1_0_0_V_we0 : OUT STD_LOGIC;
        output_states_1_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_1_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_1_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_1_1_0_V_we0 : OUT STD_LOGIC;
        output_states_1_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_1_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_1_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_1_2_0_V_we0 : OUT STD_LOGIC;
        output_states_1_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_1_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_1_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_1_3_0_V_we0 : OUT STD_LOGIC;
        output_states_1_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_2_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_2_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_2_0_0_V_we0 : OUT STD_LOGIC;
        output_states_2_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_2_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_2_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_2_1_0_V_we0 : OUT STD_LOGIC;
        output_states_2_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_2_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_2_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_2_2_0_V_we0 : OUT STD_LOGIC;
        output_states_2_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_2_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_2_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_2_3_0_V_we0 : OUT STD_LOGIC;
        output_states_2_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_3_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_3_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_3_0_0_V_we0 : OUT STD_LOGIC;
        output_states_3_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_3_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_3_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_3_1_0_V_we0 : OUT STD_LOGIC;
        output_states_3_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_3_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_3_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_3_2_0_V_we0 : OUT STD_LOGIC;
        output_states_3_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_3_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_3_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_3_3_0_V_we0 : OUT STD_LOGIC;
        output_states_3_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_4_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_4_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_4_0_0_V_we0 : OUT STD_LOGIC;
        output_states_4_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_4_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_4_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_4_1_0_V_we0 : OUT STD_LOGIC;
        output_states_4_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_4_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_4_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_4_2_0_V_we0 : OUT STD_LOGIC;
        output_states_4_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_4_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_4_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_4_3_0_V_we0 : OUT STD_LOGIC;
        output_states_4_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_5_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_5_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_5_0_0_V_we0 : OUT STD_LOGIC;
        output_states_5_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_5_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_5_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_5_1_0_V_we0 : OUT STD_LOGIC;
        output_states_5_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_5_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_5_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_5_2_0_V_we0 : OUT STD_LOGIC;
        output_states_5_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_5_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_5_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_5_3_0_V_we0 : OUT STD_LOGIC;
        output_states_5_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_6_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_6_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_6_0_0_V_we0 : OUT STD_LOGIC;
        output_states_6_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_6_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_6_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_6_1_0_V_we0 : OUT STD_LOGIC;
        output_states_6_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_6_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_6_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_6_2_0_V_we0 : OUT STD_LOGIC;
        output_states_6_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_6_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_6_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_6_3_0_V_we0 : OUT STD_LOGIC;
        output_states_6_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_7_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_7_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_7_0_0_V_we0 : OUT STD_LOGIC;
        output_states_7_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_7_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_7_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_7_1_0_V_we0 : OUT STD_LOGIC;
        output_states_7_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_7_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_7_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_7_2_0_V_we0 : OUT STD_LOGIC;
        output_states_7_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_7_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_7_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_7_3_0_V_we0 : OUT STD_LOGIC;
        output_states_7_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_8_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_8_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_8_0_0_V_we0 : OUT STD_LOGIC;
        output_states_8_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_8_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_8_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_8_1_0_V_we0 : OUT STD_LOGIC;
        output_states_8_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_8_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_8_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_8_2_0_V_we0 : OUT STD_LOGIC;
        output_states_8_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_8_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_8_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_8_3_0_V_we0 : OUT STD_LOGIC;
        output_states_8_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_9_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_9_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_9_0_0_V_we0 : OUT STD_LOGIC;
        output_states_9_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_9_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_9_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_9_1_0_V_we0 : OUT STD_LOGIC;
        output_states_9_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_9_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_9_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_9_2_0_V_we0 : OUT STD_LOGIC;
        output_states_9_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_9_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_9_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_9_3_0_V_we0 : OUT STD_LOGIC;
        output_states_9_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_10_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_10_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_10_0_0_V_we0 : OUT STD_LOGIC;
        output_states_10_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_10_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_10_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_10_1_0_V_we0 : OUT STD_LOGIC;
        output_states_10_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_10_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_10_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_10_2_0_V_we0 : OUT STD_LOGIC;
        output_states_10_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_10_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_10_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_10_3_0_V_we0 : OUT STD_LOGIC;
        output_states_10_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_11_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_11_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_11_0_0_V_we0 : OUT STD_LOGIC;
        output_states_11_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_11_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_11_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_11_1_0_V_we0 : OUT STD_LOGIC;
        output_states_11_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_11_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_11_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_11_2_0_V_we0 : OUT STD_LOGIC;
        output_states_11_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_11_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_11_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_11_3_0_V_we0 : OUT STD_LOGIC;
        output_states_11_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_12_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_12_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_12_0_0_V_we0 : OUT STD_LOGIC;
        output_states_12_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_12_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_12_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_12_1_0_V_we0 : OUT STD_LOGIC;
        output_states_12_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_12_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_12_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_12_2_0_V_we0 : OUT STD_LOGIC;
        output_states_12_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_12_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_12_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_12_3_0_V_we0 : OUT STD_LOGIC;
        output_states_12_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_13_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_13_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_13_0_0_V_we0 : OUT STD_LOGIC;
        output_states_13_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_13_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_13_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_13_1_0_V_we0 : OUT STD_LOGIC;
        output_states_13_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_13_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_13_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_13_2_0_V_we0 : OUT STD_LOGIC;
        output_states_13_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_13_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_13_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_13_3_0_V_we0 : OUT STD_LOGIC;
        output_states_13_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_14_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_14_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_14_0_0_V_we0 : OUT STD_LOGIC;
        output_states_14_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_14_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_14_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_14_1_0_V_we0 : OUT STD_LOGIC;
        output_states_14_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_14_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_14_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_14_2_0_V_we0 : OUT STD_LOGIC;
        output_states_14_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_14_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_14_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_14_3_0_V_we0 : OUT STD_LOGIC;
        output_states_14_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_15_0_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_15_0_0_V_ce0 : OUT STD_LOGIC;
        output_states_15_0_0_V_we0 : OUT STD_LOGIC;
        output_states_15_0_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_15_1_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_15_1_0_V_ce0 : OUT STD_LOGIC;
        output_states_15_1_0_V_we0 : OUT STD_LOGIC;
        output_states_15_1_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_15_2_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_15_2_0_V_ce0 : OUT STD_LOGIC;
        output_states_15_2_0_V_we0 : OUT STD_LOGIC;
        output_states_15_2_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_states_15_3_0_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        output_states_15_3_0_V_ce0 : OUT STD_LOGIC;
        output_states_15_3_0_V_we0 : OUT STD_LOGIC;
        output_states_15_3_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component apply_rotary_pos_emb IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_q_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_q_0_V_ce0 : OUT STD_LOGIC;
        input_q_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_q_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_q_0_V_ce1 : OUT STD_LOGIC;
        input_q_0_V_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_k_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_k_0_V_ce0 : OUT STD_LOGIC;
        input_k_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_k_0_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_k_0_V_ce1 : OUT STD_LOGIC;
        input_k_0_V_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_q_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_q_0_V_ce0 : OUT STD_LOGIC;
        output_q_0_V_we0 : OUT STD_LOGIC;
        output_q_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        output_k_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_k_0_V_ce0 : OUT STD_LOGIC;
        output_k_0_V_we0 : OUT STD_LOGIC;
        output_k_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component GEMM_3D_float IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component GEMM_3D_float_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component cache_update IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cache_in_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        cache_in_V_ce0 : OUT STD_LOGIC;
        cache_in_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        cache_out_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        cache_out_V_ce0 : OUT STD_LOGIC;
        cache_out_V_we0 : OUT STD_LOGIC;
        cache_out_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        update_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        update_0_V_ce0 : OUT STD_LOGIC;
        update_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component transpose_last_two_d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component reshape_2D_to_3D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component init_2d_mem IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mem_0_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        mem_0_V_ce0 : OUT STD_LOGIC;
        mem_0_V_we0 : OUT STD_LOGIC;
        mem_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component dut_mul_58ns_56s_dMK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (57 downto 0);
        din1 : IN STD_LOGIC_VECTOR (55 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (112 downto 0) );
    end component;


    component attention_ln_weigqcK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_q_weighrcU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighsc4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weightde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighudo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighvdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighwdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighxdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighyd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighzec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighAem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighBew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighCeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighDeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighEe0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighFfa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_weighGfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighHfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighIfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighJfO IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighKfY IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighLf8 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighMgi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighNgs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighOgC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighPgM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighQgW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighRg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighShg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighThq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighUhA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighVhK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weighWhU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weighXh4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weighYie IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weighZio IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh0iy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh1iI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh2iS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh3i2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh4jc IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh5jm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh6jw IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh7jG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh8jQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weigh9j0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weighbak IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weighbbk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weighbck IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_cache_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_v_cache_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_ln_weigbdk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_o_weighbek IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbgk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbhl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbil IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbjl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbkl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbll IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbml IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbnm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbom IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbpm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbqm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbrm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbsm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_o_weighbtn IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_quantizbun IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_proj_cwx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_q_proj_czy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component apply_rotary_pos_ibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_k_cachecEy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_attn_wecHz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    ln_weight_in_V_U : component attention_ln_weigqcK
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_rms_norm_384_s_fu_1067_weight_V_address0,
        ce0 => ln_weight_in_V_ce0,
        q0 => ln_weight_in_V_q0);

    q_weights_0_U : component attention_q_weighrcU
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_0_address0,
        ce0 => q_weights_0_ce0,
        q0 => q_weights_0_q0);

    q_weights_1_U : component attention_q_weighsc4
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_1_address0,
        ce0 => q_weights_1_ce0,
        q0 => q_weights_1_q0);

    q_weights_2_U : component attention_q_weightde
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_2_address0,
        ce0 => q_weights_2_ce0,
        q0 => q_weights_2_q0);

    q_weights_3_U : component attention_q_weighudo
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_3_address0,
        ce0 => q_weights_3_ce0,
        q0 => q_weights_3_q0);

    q_weights_4_U : component attention_q_weighvdy
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_4_address0,
        ce0 => q_weights_4_ce0,
        q0 => q_weights_4_q0);

    q_weights_5_U : component attention_q_weighwdI
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_5_address0,
        ce0 => q_weights_5_ce0,
        q0 => q_weights_5_q0);

    q_weights_6_U : component attention_q_weighxdS
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_6_address0,
        ce0 => q_weights_6_ce0,
        q0 => q_weights_6_q0);

    q_weights_7_U : component attention_q_weighyd2
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_7_address0,
        ce0 => q_weights_7_ce0,
        q0 => q_weights_7_q0);

    q_weights_8_U : component attention_q_weighzec
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_8_address0,
        ce0 => q_weights_8_ce0,
        q0 => q_weights_8_q0);

    q_weights_9_U : component attention_q_weighAem
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_9_address0,
        ce0 => q_weights_9_ce0,
        q0 => q_weights_9_q0);

    q_weights_10_U : component attention_q_weighBew
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_10_address0,
        ce0 => q_weights_10_ce0,
        q0 => q_weights_10_q0);

    q_weights_11_U : component attention_q_weighCeG
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_11_address0,
        ce0 => q_weights_11_ce0,
        q0 => q_weights_11_q0);

    q_weights_12_U : component attention_q_weighDeQ
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_12_address0,
        ce0 => q_weights_12_ce0,
        q0 => q_weights_12_q0);

    q_weights_13_U : component attention_q_weighEe0
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_13_address0,
        ce0 => q_weights_13_ce0,
        q0 => q_weights_13_q0);

    q_weights_14_U : component attention_q_weighFfa
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_14_address0,
        ce0 => q_weights_14_ce0,
        q0 => q_weights_14_q0);

    q_weights_15_U : component attention_q_weighGfk
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_15_address0,
        ce0 => q_weights_15_ce0,
        q0 => q_weights_15_q0);

    k_weights_0_U : component attention_k_weighHfu
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_0_address0,
        ce0 => k_weights_0_ce0,
        q0 => k_weights_0_q0);

    k_weights_1_U : component attention_k_weighIfE
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_1_address0,
        ce0 => k_weights_1_ce0,
        q0 => k_weights_1_q0);

    k_weights_2_U : component attention_k_weighJfO
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_2_address0,
        ce0 => k_weights_2_ce0,
        q0 => k_weights_2_q0);

    k_weights_3_U : component attention_k_weighKfY
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_3_address0,
        ce0 => k_weights_3_ce0,
        q0 => k_weights_3_q0);

    k_weights_4_U : component attention_k_weighLf8
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_4_address0,
        ce0 => k_weights_4_ce0,
        q0 => k_weights_4_q0);

    k_weights_5_U : component attention_k_weighMgi
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_5_address0,
        ce0 => k_weights_5_ce0,
        q0 => k_weights_5_q0);

    k_weights_6_U : component attention_k_weighNgs
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_6_address0,
        ce0 => k_weights_6_ce0,
        q0 => k_weights_6_q0);

    k_weights_7_U : component attention_k_weighOgC
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_7_address0,
        ce0 => k_weights_7_ce0,
        q0 => k_weights_7_q0);

    k_weights_8_U : component attention_k_weighPgM
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_8_address0,
        ce0 => k_weights_8_ce0,
        q0 => k_weights_8_q0);

    k_weights_9_U : component attention_k_weighQgW
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_9_address0,
        ce0 => k_weights_9_ce0,
        q0 => k_weights_9_q0);

    k_weights_10_U : component attention_k_weighRg6
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_10_address0,
        ce0 => k_weights_10_ce0,
        q0 => k_weights_10_q0);

    k_weights_11_U : component attention_k_weighShg
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_11_address0,
        ce0 => k_weights_11_ce0,
        q0 => k_weights_11_q0);

    k_weights_12_U : component attention_k_weighThq
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_12_address0,
        ce0 => k_weights_12_ce0,
        q0 => k_weights_12_q0);

    k_weights_13_U : component attention_k_weighUhA
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_13_address0,
        ce0 => k_weights_13_ce0,
        q0 => k_weights_13_q0);

    k_weights_14_U : component attention_k_weighVhK
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_14_address0,
        ce0 => k_weights_14_ce0,
        q0 => k_weights_14_q0);

    k_weights_15_U : component attention_k_weighWhU
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_15_address0,
        ce0 => k_weights_15_ce0,
        q0 => k_weights_15_q0);

    v_weights_0_U : component attention_v_weighXh4
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_0_address0,
        ce0 => v_weights_0_ce0,
        q0 => v_weights_0_q0);

    v_weights_1_U : component attention_v_weighYie
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_1_address0,
        ce0 => v_weights_1_ce0,
        q0 => v_weights_1_q0);

    v_weights_2_U : component attention_v_weighZio
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_2_address0,
        ce0 => v_weights_2_ce0,
        q0 => v_weights_2_q0);

    v_weights_3_U : component attention_v_weigh0iy
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_3_address0,
        ce0 => v_weights_3_ce0,
        q0 => v_weights_3_q0);

    v_weights_4_U : component attention_v_weigh1iI
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_4_address0,
        ce0 => v_weights_4_ce0,
        q0 => v_weights_4_q0);

    v_weights_5_U : component attention_v_weigh2iS
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_5_address0,
        ce0 => v_weights_5_ce0,
        q0 => v_weights_5_q0);

    v_weights_6_U : component attention_v_weigh3i2
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_6_address0,
        ce0 => v_weights_6_ce0,
        q0 => v_weights_6_q0);

    v_weights_7_U : component attention_v_weigh4jc
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_7_address0,
        ce0 => v_weights_7_ce0,
        q0 => v_weights_7_q0);

    v_weights_8_U : component attention_v_weigh5jm
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_8_address0,
        ce0 => v_weights_8_ce0,
        q0 => v_weights_8_q0);

    v_weights_9_U : component attention_v_weigh6jw
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_9_address0,
        ce0 => v_weights_9_ce0,
        q0 => v_weights_9_q0);

    v_weights_10_U : component attention_v_weigh7jG
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_10_address0,
        ce0 => v_weights_10_ce0,
        q0 => v_weights_10_q0);

    v_weights_11_U : component attention_v_weigh8jQ
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_11_address0,
        ce0 => v_weights_11_ce0,
        q0 => v_weights_11_q0);

    v_weights_12_U : component attention_v_weigh9j0
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_12_address0,
        ce0 => v_weights_12_ce0,
        q0 => v_weights_12_q0);

    v_weights_13_U : component attention_v_weighbak
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_13_address0,
        ce0 => v_weights_13_ce0,
        q0 => v_weights_13_q0);

    v_weights_14_U : component attention_v_weighbbk
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_14_address0,
        ce0 => v_weights_14_ce0,
        q0 => v_weights_14_q0);

    v_weights_15_U : component attention_v_weighbck
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_15_address0,
        ce0 => v_weights_15_ce0,
        q0 => v_weights_15_q0);

    k_cache_V_U : component attention_k_cache_V
    generic map (
        DataWidth => 40,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_cache_update_fu_1183_cache_in_V_address0,
        ce0 => k_cache_V_ce0,
        q0 => k_cache_V_q0);

    v_cache_V_U : component attention_v_cache_V
    generic map (
        DataWidth => 40,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_cache_update_fu_1183_cache_in_V_address0,
        ce0 => v_cache_V_ce0,
        q0 => v_cache_V_q0);

    ln_weight_V_U : component attention_ln_weigbdk
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_rms_norm_384_s_fu_1067_weight_V_address0,
        ce0 => ln_weight_V_ce0,
        q0 => ln_weight_V_q0);

    o_weights_0_U : component attention_o_weighbek
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_0_address0,
        ce0 => o_weights_0_ce0,
        q0 => o_weights_0_q0);

    o_weights_1_U : component attention_o_weighbfk
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_1_address0,
        ce0 => o_weights_1_ce0,
        q0 => o_weights_1_q0);

    o_weights_2_U : component attention_o_weighbgk
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_2_address0,
        ce0 => o_weights_2_ce0,
        q0 => o_weights_2_q0);

    o_weights_3_U : component attention_o_weighbhl
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_3_address0,
        ce0 => o_weights_3_ce0,
        q0 => o_weights_3_q0);

    o_weights_4_U : component attention_o_weighbil
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_4_address0,
        ce0 => o_weights_4_ce0,
        q0 => o_weights_4_q0);

    o_weights_5_U : component attention_o_weighbjl
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_5_address0,
        ce0 => o_weights_5_ce0,
        q0 => o_weights_5_q0);

    o_weights_6_U : component attention_o_weighbkl
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_6_address0,
        ce0 => o_weights_6_ce0,
        q0 => o_weights_6_q0);

    o_weights_7_U : component attention_o_weighbll
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_7_address0,
        ce0 => o_weights_7_ce0,
        q0 => o_weights_7_q0);

    o_weights_8_U : component attention_o_weighbml
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_8_address0,
        ce0 => o_weights_8_ce0,
        q0 => o_weights_8_q0);

    o_weights_9_U : component attention_o_weighbnm
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_9_address0,
        ce0 => o_weights_9_ce0,
        q0 => o_weights_9_q0);

    o_weights_10_U : component attention_o_weighbom
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_10_address0,
        ce0 => o_weights_10_ce0,
        q0 => o_weights_10_q0);

    o_weights_11_U : component attention_o_weighbpm
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_11_address0,
        ce0 => o_weights_11_ce0,
        q0 => o_weights_11_q0);

    o_weights_12_U : component attention_o_weighbqm
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_12_address0,
        ce0 => o_weights_12_ce0,
        q0 => o_weights_12_q0);

    o_weights_13_U : component attention_o_weighbrm
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_13_address0,
        ce0 => o_weights_13_ce0,
        q0 => o_weights_13_q0);

    o_weights_14_U : component attention_o_weighbsm
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_14_address0,
        ce0 => o_weights_14_ce0,
        q0 => o_weights_14_q0);

    o_weights_15_U : component attention_o_weighbtn
    generic map (
        DataWidth => 8,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_911_packed_weights_15_address0,
        ce0 => o_weights_15_ce0,
        q0 => o_weights_15_q0);

    quantized_hidden_sta_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_address0,
        ce0 => quantized_hidden_sta_ce0,
        we0 => quantized_hidden_sta_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_0_0_V_d0,
        q0 => quantized_hidden_sta_q0);

    quantized_hidden_sta_1_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_1_address0,
        ce0 => quantized_hidden_sta_1_ce0,
        we0 => quantized_hidden_sta_1_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_1_0_V_d0,
        q0 => quantized_hidden_sta_1_q0);

    quantized_hidden_sta_2_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_2_address0,
        ce0 => quantized_hidden_sta_2_ce0,
        we0 => quantized_hidden_sta_2_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_2_0_V_d0,
        q0 => quantized_hidden_sta_2_q0);

    quantized_hidden_sta_3_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_3_address0,
        ce0 => quantized_hidden_sta_3_ce0,
        we0 => quantized_hidden_sta_3_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_3_0_V_d0,
        q0 => quantized_hidden_sta_3_q0);

    quantized_hidden_sta_4_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_4_address0,
        ce0 => quantized_hidden_sta_4_ce0,
        we0 => quantized_hidden_sta_4_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_0_0_V_d0,
        q0 => quantized_hidden_sta_4_q0);

    quantized_hidden_sta_5_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_5_address0,
        ce0 => quantized_hidden_sta_5_ce0,
        we0 => quantized_hidden_sta_5_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_1_0_V_d0,
        q0 => quantized_hidden_sta_5_q0);

    quantized_hidden_sta_6_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_6_address0,
        ce0 => quantized_hidden_sta_6_ce0,
        we0 => quantized_hidden_sta_6_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_2_0_V_d0,
        q0 => quantized_hidden_sta_6_q0);

    quantized_hidden_sta_7_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_7_address0,
        ce0 => quantized_hidden_sta_7_ce0,
        we0 => quantized_hidden_sta_7_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_3_0_V_d0,
        q0 => quantized_hidden_sta_7_q0);

    quantized_hidden_sta_8_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_8_address0,
        ce0 => quantized_hidden_sta_8_ce0,
        we0 => quantized_hidden_sta_8_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_0_0_V_d0,
        q0 => quantized_hidden_sta_8_q0);

    quantized_hidden_sta_9_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_9_address0,
        ce0 => quantized_hidden_sta_9_ce0,
        we0 => quantized_hidden_sta_9_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_1_0_V_d0,
        q0 => quantized_hidden_sta_9_q0);

    quantized_hidden_sta_10_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_10_address0,
        ce0 => quantized_hidden_sta_10_ce0,
        we0 => quantized_hidden_sta_10_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_2_0_V_d0,
        q0 => quantized_hidden_sta_10_q0);

    quantized_hidden_sta_11_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_11_address0,
        ce0 => quantized_hidden_sta_11_ce0,
        we0 => quantized_hidden_sta_11_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_3_0_V_d0,
        q0 => quantized_hidden_sta_11_q0);

    quantized_hidden_sta_12_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_12_address0,
        ce0 => quantized_hidden_sta_12_ce0,
        we0 => quantized_hidden_sta_12_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_0_0_V_d0,
        q0 => quantized_hidden_sta_12_q0);

    quantized_hidden_sta_13_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_13_address0,
        ce0 => quantized_hidden_sta_13_ce0,
        we0 => quantized_hidden_sta_13_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_1_0_V_d0,
        q0 => quantized_hidden_sta_13_q0);

    quantized_hidden_sta_14_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_14_address0,
        ce0 => quantized_hidden_sta_14_ce0,
        we0 => quantized_hidden_sta_14_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_2_0_V_d0,
        q0 => quantized_hidden_sta_14_q0);

    quantized_hidden_sta_15_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_15_address0,
        ce0 => quantized_hidden_sta_15_ce0,
        we0 => quantized_hidden_sta_15_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_3_0_V_d0,
        q0 => quantized_hidden_sta_15_q0);

    quantized_hidden_sta_16_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_16_address0,
        ce0 => quantized_hidden_sta_16_ce0,
        we0 => quantized_hidden_sta_16_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_0_0_V_d0,
        q0 => quantized_hidden_sta_16_q0);

    quantized_hidden_sta_17_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_17_address0,
        ce0 => quantized_hidden_sta_17_ce0,
        we0 => quantized_hidden_sta_17_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_1_0_V_d0,
        q0 => quantized_hidden_sta_17_q0);

    quantized_hidden_sta_18_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_18_address0,
        ce0 => quantized_hidden_sta_18_ce0,
        we0 => quantized_hidden_sta_18_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_2_0_V_d0,
        q0 => quantized_hidden_sta_18_q0);

    quantized_hidden_sta_19_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_19_address0,
        ce0 => quantized_hidden_sta_19_ce0,
        we0 => quantized_hidden_sta_19_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_3_0_V_d0,
        q0 => quantized_hidden_sta_19_q0);

    quantized_hidden_sta_20_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_20_address0,
        ce0 => quantized_hidden_sta_20_ce0,
        we0 => quantized_hidden_sta_20_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_0_0_V_d0,
        q0 => quantized_hidden_sta_20_q0);

    quantized_hidden_sta_21_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_21_address0,
        ce0 => quantized_hidden_sta_21_ce0,
        we0 => quantized_hidden_sta_21_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_1_0_V_d0,
        q0 => quantized_hidden_sta_21_q0);

    quantized_hidden_sta_22_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_22_address0,
        ce0 => quantized_hidden_sta_22_ce0,
        we0 => quantized_hidden_sta_22_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_2_0_V_d0,
        q0 => quantized_hidden_sta_22_q0);

    quantized_hidden_sta_23_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_23_address0,
        ce0 => quantized_hidden_sta_23_ce0,
        we0 => quantized_hidden_sta_23_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_3_0_V_d0,
        q0 => quantized_hidden_sta_23_q0);

    quantized_hidden_sta_24_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_24_address0,
        ce0 => quantized_hidden_sta_24_ce0,
        we0 => quantized_hidden_sta_24_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_0_0_V_d0,
        q0 => quantized_hidden_sta_24_q0);

    quantized_hidden_sta_25_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_25_address0,
        ce0 => quantized_hidden_sta_25_ce0,
        we0 => quantized_hidden_sta_25_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_1_0_V_d0,
        q0 => quantized_hidden_sta_25_q0);

    quantized_hidden_sta_26_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_26_address0,
        ce0 => quantized_hidden_sta_26_ce0,
        we0 => quantized_hidden_sta_26_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_2_0_V_d0,
        q0 => quantized_hidden_sta_26_q0);

    quantized_hidden_sta_27_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_27_address0,
        ce0 => quantized_hidden_sta_27_ce0,
        we0 => quantized_hidden_sta_27_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_3_0_V_d0,
        q0 => quantized_hidden_sta_27_q0);

    quantized_hidden_sta_28_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_28_address0,
        ce0 => quantized_hidden_sta_28_ce0,
        we0 => quantized_hidden_sta_28_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_0_0_V_d0,
        q0 => quantized_hidden_sta_28_q0);

    quantized_hidden_sta_29_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_29_address0,
        ce0 => quantized_hidden_sta_29_ce0,
        we0 => quantized_hidden_sta_29_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_1_0_V_d0,
        q0 => quantized_hidden_sta_29_q0);

    quantized_hidden_sta_30_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_30_address0,
        ce0 => quantized_hidden_sta_30_ce0,
        we0 => quantized_hidden_sta_30_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_2_0_V_d0,
        q0 => quantized_hidden_sta_30_q0);

    quantized_hidden_sta_31_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_31_address0,
        ce0 => quantized_hidden_sta_31_ce0,
        we0 => quantized_hidden_sta_31_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_3_0_V_d0,
        q0 => quantized_hidden_sta_31_q0);

    quantized_hidden_sta_32_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_32_address0,
        ce0 => quantized_hidden_sta_32_ce0,
        we0 => quantized_hidden_sta_32_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_0_0_V_d0,
        q0 => quantized_hidden_sta_32_q0);

    quantized_hidden_sta_33_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_33_address0,
        ce0 => quantized_hidden_sta_33_ce0,
        we0 => quantized_hidden_sta_33_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_1_0_V_d0,
        q0 => quantized_hidden_sta_33_q0);

    quantized_hidden_sta_34_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_34_address0,
        ce0 => quantized_hidden_sta_34_ce0,
        we0 => quantized_hidden_sta_34_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_2_0_V_d0,
        q0 => quantized_hidden_sta_34_q0);

    quantized_hidden_sta_35_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_35_address0,
        ce0 => quantized_hidden_sta_35_ce0,
        we0 => quantized_hidden_sta_35_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_3_0_V_d0,
        q0 => quantized_hidden_sta_35_q0);

    quantized_hidden_sta_36_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_36_address0,
        ce0 => quantized_hidden_sta_36_ce0,
        we0 => quantized_hidden_sta_36_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_0_0_V_d0,
        q0 => quantized_hidden_sta_36_q0);

    quantized_hidden_sta_37_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_37_address0,
        ce0 => quantized_hidden_sta_37_ce0,
        we0 => quantized_hidden_sta_37_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_1_0_V_d0,
        q0 => quantized_hidden_sta_37_q0);

    quantized_hidden_sta_38_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_38_address0,
        ce0 => quantized_hidden_sta_38_ce0,
        we0 => quantized_hidden_sta_38_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_2_0_V_d0,
        q0 => quantized_hidden_sta_38_q0);

    quantized_hidden_sta_39_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_39_address0,
        ce0 => quantized_hidden_sta_39_ce0,
        we0 => quantized_hidden_sta_39_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_3_0_V_d0,
        q0 => quantized_hidden_sta_39_q0);

    quantized_hidden_sta_40_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_40_address0,
        ce0 => quantized_hidden_sta_40_ce0,
        we0 => quantized_hidden_sta_40_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_0_0_V_d0,
        q0 => quantized_hidden_sta_40_q0);

    quantized_hidden_sta_41_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_41_address0,
        ce0 => quantized_hidden_sta_41_ce0,
        we0 => quantized_hidden_sta_41_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_1_0_V_d0,
        q0 => quantized_hidden_sta_41_q0);

    quantized_hidden_sta_42_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_42_address0,
        ce0 => quantized_hidden_sta_42_ce0,
        we0 => quantized_hidden_sta_42_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_2_0_V_d0,
        q0 => quantized_hidden_sta_42_q0);

    quantized_hidden_sta_43_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_43_address0,
        ce0 => quantized_hidden_sta_43_ce0,
        we0 => quantized_hidden_sta_43_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_3_0_V_d0,
        q0 => quantized_hidden_sta_43_q0);

    quantized_hidden_sta_44_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_44_address0,
        ce0 => quantized_hidden_sta_44_ce0,
        we0 => quantized_hidden_sta_44_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_0_0_V_d0,
        q0 => quantized_hidden_sta_44_q0);

    quantized_hidden_sta_45_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_45_address0,
        ce0 => quantized_hidden_sta_45_ce0,
        we0 => quantized_hidden_sta_45_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_1_0_V_d0,
        q0 => quantized_hidden_sta_45_q0);

    quantized_hidden_sta_46_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_46_address0,
        ce0 => quantized_hidden_sta_46_ce0,
        we0 => quantized_hidden_sta_46_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_2_0_V_d0,
        q0 => quantized_hidden_sta_46_q0);

    quantized_hidden_sta_47_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_47_address0,
        ce0 => quantized_hidden_sta_47_ce0,
        we0 => quantized_hidden_sta_47_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_3_0_V_d0,
        q0 => quantized_hidden_sta_47_q0);

    quantized_hidden_sta_48_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_48_address0,
        ce0 => quantized_hidden_sta_48_ce0,
        we0 => quantized_hidden_sta_48_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_0_0_V_d0,
        q0 => quantized_hidden_sta_48_q0);

    quantized_hidden_sta_49_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_49_address0,
        ce0 => quantized_hidden_sta_49_ce0,
        we0 => quantized_hidden_sta_49_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_1_0_V_d0,
        q0 => quantized_hidden_sta_49_q0);

    quantized_hidden_sta_50_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_50_address0,
        ce0 => quantized_hidden_sta_50_ce0,
        we0 => quantized_hidden_sta_50_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_2_0_V_d0,
        q0 => quantized_hidden_sta_50_q0);

    quantized_hidden_sta_51_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_51_address0,
        ce0 => quantized_hidden_sta_51_ce0,
        we0 => quantized_hidden_sta_51_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_3_0_V_d0,
        q0 => quantized_hidden_sta_51_q0);

    quantized_hidden_sta_52_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_52_address0,
        ce0 => quantized_hidden_sta_52_ce0,
        we0 => quantized_hidden_sta_52_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_0_0_V_d0,
        q0 => quantized_hidden_sta_52_q0);

    quantized_hidden_sta_53_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_53_address0,
        ce0 => quantized_hidden_sta_53_ce0,
        we0 => quantized_hidden_sta_53_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_1_0_V_d0,
        q0 => quantized_hidden_sta_53_q0);

    quantized_hidden_sta_54_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_54_address0,
        ce0 => quantized_hidden_sta_54_ce0,
        we0 => quantized_hidden_sta_54_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_2_0_V_d0,
        q0 => quantized_hidden_sta_54_q0);

    quantized_hidden_sta_55_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_55_address0,
        ce0 => quantized_hidden_sta_55_ce0,
        we0 => quantized_hidden_sta_55_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_3_0_V_d0,
        q0 => quantized_hidden_sta_55_q0);

    quantized_hidden_sta_56_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_56_address0,
        ce0 => quantized_hidden_sta_56_ce0,
        we0 => quantized_hidden_sta_56_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_0_0_V_d0,
        q0 => quantized_hidden_sta_56_q0);

    quantized_hidden_sta_57_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_57_address0,
        ce0 => quantized_hidden_sta_57_ce0,
        we0 => quantized_hidden_sta_57_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_1_0_V_d0,
        q0 => quantized_hidden_sta_57_q0);

    quantized_hidden_sta_58_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_58_address0,
        ce0 => quantized_hidden_sta_58_ce0,
        we0 => quantized_hidden_sta_58_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_2_0_V_d0,
        q0 => quantized_hidden_sta_58_q0);

    quantized_hidden_sta_59_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_59_address0,
        ce0 => quantized_hidden_sta_59_ce0,
        we0 => quantized_hidden_sta_59_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_3_0_V_d0,
        q0 => quantized_hidden_sta_59_q0);

    quantized_hidden_sta_60_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_60_address0,
        ce0 => quantized_hidden_sta_60_ce0,
        we0 => quantized_hidden_sta_60_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_0_0_V_d0,
        q0 => quantized_hidden_sta_60_q0);

    quantized_hidden_sta_61_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_61_address0,
        ce0 => quantized_hidden_sta_61_ce0,
        we0 => quantized_hidden_sta_61_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_1_0_V_d0,
        q0 => quantized_hidden_sta_61_q0);

    quantized_hidden_sta_62_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_62_address0,
        ce0 => quantized_hidden_sta_62_ce0,
        we0 => quantized_hidden_sta_62_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_2_0_V_d0,
        q0 => quantized_hidden_sta_62_q0);

    quantized_hidden_sta_63_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_63_address0,
        ce0 => quantized_hidden_sta_63_ce0,
        we0 => quantized_hidden_sta_63_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_3_0_V_d0,
        q0 => quantized_hidden_sta_63_q0);

    q_proj_re_0_V_U : component attention_q_proj_cwx
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_proj_re_0_V_address0,
        ce0 => q_proj_re_0_V_ce0,
        we0 => q_proj_re_0_V_we0,
        d0 => q_proj_re_0_V_d0,
        q0 => q_proj_re_0_V_q0,
        address1 => grp_linear_forward_no_mu_fu_911_output_0_V_address1,
        ce1 => q_proj_re_0_V_ce1,
        we1 => q_proj_re_0_V_we1,
        d1 => grp_linear_forward_no_mu_fu_911_output_0_V_d1);

    k_proj_re_0_V_U : component attention_q_proj_cwx
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_re_0_V_address0,
        ce0 => k_proj_re_0_V_ce0,
        we0 => k_proj_re_0_V_we0,
        d0 => k_proj_re_0_V_d0,
        q0 => k_proj_re_0_V_q0,
        address1 => grp_linear_forward_no_mu_fu_911_output_0_V_address1,
        ce1 => k_proj_re_0_V_ce1,
        we1 => k_proj_re_0_V_we1,
        d1 => grp_linear_forward_no_mu_fu_911_output_0_V_d1);

    v_proj_re_0_V_U : component attention_q_proj_cwx
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_proj_re_0_V_address0,
        ce0 => v_proj_re_0_V_ce0,
        we0 => v_proj_re_0_V_we0,
        d0 => v_proj_re_0_V_d0,
        q0 => v_proj_re_0_V_q0,
        address1 => grp_linear_forward_no_mu_fu_911_output_0_V_address1,
        ce1 => v_proj_re_0_V_ce1,
        we1 => v_proj_re_0_V_we1,
        d1 => grp_linear_forward_no_mu_fu_911_output_0_V_d1);

    q_proj_0_V_U : component attention_q_proj_czy
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_proj_0_V_address0,
        ce0 => q_proj_0_V_ce0,
        we0 => q_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_1198_output_0_V_d0,
        q0 => q_proj_0_V_q0,
        address1 => grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_address1,
        ce1 => q_proj_0_V_ce1,
        q1 => q_proj_0_V_q1);

    k_proj_0_V_U : component attention_q_proj_czy
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_0_V_address0,
        ce0 => k_proj_0_V_ce0,
        we0 => k_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_1198_output_0_V_d0,
        q0 => k_proj_0_V_q0,
        address1 => grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_address1,
        ce1 => k_proj_0_V_ce1,
        q1 => k_proj_0_V_q1);

    v_proj_0_V_U : component apply_rotary_pos_ibs
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_proj_0_V_address0,
        ce0 => v_proj_0_V_ce0,
        we0 => v_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_1198_output_0_V_d0,
        q0 => v_proj_0_V_q0);

    q_embed_0_V_U : component apply_rotary_pos_ibs
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_embed_0_V_address0,
        ce0 => q_embed_0_V_ce0,
        we0 => q_embed_0_V_we0,
        d0 => grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_d0,
        q0 => q_embed_0_V_q0);

    k_embed_0_V_U : component apply_rotary_pos_ibs
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_embed_0_V_address0,
        ce0 => k_embed_0_V_ce0,
        we0 => k_embed_0_V_we0,
        d0 => grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_d0,
        q0 => k_embed_0_V_q0);

    k_cache_upd_V_U : component attention_k_cachecEy
    generic map (
        DataWidth => 40,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_upd_V_address0,
        ce0 => k_cache_upd_V_ce0,
        we0 => k_cache_upd_V_we0,
        d0 => grp_cache_update_fu_1183_cache_out_V_d0,
        q0 => k_cache_upd_V_q0);

    v_cache_upd_V_U : component attention_k_cachecEy
    generic map (
        DataWidth => 40,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_cache_upd_V_address0,
        ce0 => v_cache_upd_V_ce0,
        we0 => v_cache_upd_V_we0,
        d0 => grp_cache_update_fu_1183_cache_out_V_d0,
        q0 => v_cache_upd_V_q0);

    k_proj_transposed_V_U : component attention_k_cachecEy
    generic map (
        DataWidth => 40,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_transposed_V_address0,
        ce0 => k_proj_transposed_V_ce0,
        we0 => k_proj_transposed_V_we0,
        d0 => grp_transpose_last_two_d_fu_1192_output_V_d0,
        q0 => k_proj_transposed_V_q0);

    attn_weights_0_V_U : component attention_attn_wecHz
    generic map (
        DataWidth => 40,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_weights_0_V_address0,
        ce0 => attn_weights_0_V_ce0,
        we0 => attn_weights_0_V_we0,
        d0 => attn_weights_0_V_d0,
        q0 => attn_weights_0_V_q0);

    attn_output_0_U : component apply_rotary_pos_ibs
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_output_0_address0,
        ce0 => attn_output_0_ce0,
        we0 => attn_output_0_we0,
        d0 => grp_GEMM_3D_float_fu_1169_output_0_V_d0,
        q0 => attn_output_0_q0);

    attn_output_2D_0_V_U : component attention_q_proj_czy
    generic map (
        DataWidth => 40,
        AddressRange => 384,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_output_2D_0_V_address0,
        ce0 => attn_output_2D_0_V_ce0,
        we0 => attn_output_2D_0_V_we0,
        d0 => attn_output_2D_0_V_d0,
        q0 => attn_output_2D_0_V_q0,
        address1 => grp_quantize_activation_fu_1087_input_0_V_address1,
        ce1 => attn_output_2D_0_V_ce1,
        q1 => attn_output_2D_0_V_q1);

    quantized_final_outp_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_address0,
        ce0 => quantized_final_outp_ce0,
        we0 => quantized_final_outp_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_0_0_V_d0,
        q0 => quantized_final_outp_q0);

    quantized_final_outp_1_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_1_address0,
        ce0 => quantized_final_outp_1_ce0,
        we0 => quantized_final_outp_1_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_1_0_V_d0,
        q0 => quantized_final_outp_1_q0);

    quantized_final_outp_2_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_2_address0,
        ce0 => quantized_final_outp_2_ce0,
        we0 => quantized_final_outp_2_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_2_0_V_d0,
        q0 => quantized_final_outp_2_q0);

    quantized_final_outp_3_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_3_address0,
        ce0 => quantized_final_outp_3_ce0,
        we0 => quantized_final_outp_3_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_0_3_0_V_d0,
        q0 => quantized_final_outp_3_q0);

    quantized_final_outp_4_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_4_address0,
        ce0 => quantized_final_outp_4_ce0,
        we0 => quantized_final_outp_4_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_0_0_V_d0,
        q0 => quantized_final_outp_4_q0);

    quantized_final_outp_5_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_5_address0,
        ce0 => quantized_final_outp_5_ce0,
        we0 => quantized_final_outp_5_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_1_0_V_d0,
        q0 => quantized_final_outp_5_q0);

    quantized_final_outp_6_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_6_address0,
        ce0 => quantized_final_outp_6_ce0,
        we0 => quantized_final_outp_6_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_2_0_V_d0,
        q0 => quantized_final_outp_6_q0);

    quantized_final_outp_7_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_7_address0,
        ce0 => quantized_final_outp_7_ce0,
        we0 => quantized_final_outp_7_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_1_3_0_V_d0,
        q0 => quantized_final_outp_7_q0);

    quantized_final_outp_8_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_8_address0,
        ce0 => quantized_final_outp_8_ce0,
        we0 => quantized_final_outp_8_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_0_0_V_d0,
        q0 => quantized_final_outp_8_q0);

    quantized_final_outp_9_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_9_address0,
        ce0 => quantized_final_outp_9_ce0,
        we0 => quantized_final_outp_9_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_1_0_V_d0,
        q0 => quantized_final_outp_9_q0);

    quantized_final_outp_10_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_10_address0,
        ce0 => quantized_final_outp_10_ce0,
        we0 => quantized_final_outp_10_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_2_0_V_d0,
        q0 => quantized_final_outp_10_q0);

    quantized_final_outp_11_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_11_address0,
        ce0 => quantized_final_outp_11_ce0,
        we0 => quantized_final_outp_11_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_2_3_0_V_d0,
        q0 => quantized_final_outp_11_q0);

    quantized_final_outp_12_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_12_address0,
        ce0 => quantized_final_outp_12_ce0,
        we0 => quantized_final_outp_12_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_0_0_V_d0,
        q0 => quantized_final_outp_12_q0);

    quantized_final_outp_13_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_13_address0,
        ce0 => quantized_final_outp_13_ce0,
        we0 => quantized_final_outp_13_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_1_0_V_d0,
        q0 => quantized_final_outp_13_q0);

    quantized_final_outp_14_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_14_address0,
        ce0 => quantized_final_outp_14_ce0,
        we0 => quantized_final_outp_14_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_2_0_V_d0,
        q0 => quantized_final_outp_14_q0);

    quantized_final_outp_15_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_15_address0,
        ce0 => quantized_final_outp_15_ce0,
        we0 => quantized_final_outp_15_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_3_3_0_V_d0,
        q0 => quantized_final_outp_15_q0);

    quantized_final_outp_16_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_16_address0,
        ce0 => quantized_final_outp_16_ce0,
        we0 => quantized_final_outp_16_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_0_0_V_d0,
        q0 => quantized_final_outp_16_q0);

    quantized_final_outp_17_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_17_address0,
        ce0 => quantized_final_outp_17_ce0,
        we0 => quantized_final_outp_17_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_1_0_V_d0,
        q0 => quantized_final_outp_17_q0);

    quantized_final_outp_18_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_18_address0,
        ce0 => quantized_final_outp_18_ce0,
        we0 => quantized_final_outp_18_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_2_0_V_d0,
        q0 => quantized_final_outp_18_q0);

    quantized_final_outp_19_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_19_address0,
        ce0 => quantized_final_outp_19_ce0,
        we0 => quantized_final_outp_19_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_4_3_0_V_d0,
        q0 => quantized_final_outp_19_q0);

    quantized_final_outp_20_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_20_address0,
        ce0 => quantized_final_outp_20_ce0,
        we0 => quantized_final_outp_20_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_0_0_V_d0,
        q0 => quantized_final_outp_20_q0);

    quantized_final_outp_21_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_21_address0,
        ce0 => quantized_final_outp_21_ce0,
        we0 => quantized_final_outp_21_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_1_0_V_d0,
        q0 => quantized_final_outp_21_q0);

    quantized_final_outp_22_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_22_address0,
        ce0 => quantized_final_outp_22_ce0,
        we0 => quantized_final_outp_22_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_2_0_V_d0,
        q0 => quantized_final_outp_22_q0);

    quantized_final_outp_23_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_23_address0,
        ce0 => quantized_final_outp_23_ce0,
        we0 => quantized_final_outp_23_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_5_3_0_V_d0,
        q0 => quantized_final_outp_23_q0);

    quantized_final_outp_24_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_24_address0,
        ce0 => quantized_final_outp_24_ce0,
        we0 => quantized_final_outp_24_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_0_0_V_d0,
        q0 => quantized_final_outp_24_q0);

    quantized_final_outp_25_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_25_address0,
        ce0 => quantized_final_outp_25_ce0,
        we0 => quantized_final_outp_25_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_1_0_V_d0,
        q0 => quantized_final_outp_25_q0);

    quantized_final_outp_26_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_26_address0,
        ce0 => quantized_final_outp_26_ce0,
        we0 => quantized_final_outp_26_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_2_0_V_d0,
        q0 => quantized_final_outp_26_q0);

    quantized_final_outp_27_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_27_address0,
        ce0 => quantized_final_outp_27_ce0,
        we0 => quantized_final_outp_27_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_6_3_0_V_d0,
        q0 => quantized_final_outp_27_q0);

    quantized_final_outp_28_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_28_address0,
        ce0 => quantized_final_outp_28_ce0,
        we0 => quantized_final_outp_28_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_0_0_V_d0,
        q0 => quantized_final_outp_28_q0);

    quantized_final_outp_29_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_29_address0,
        ce0 => quantized_final_outp_29_ce0,
        we0 => quantized_final_outp_29_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_1_0_V_d0,
        q0 => quantized_final_outp_29_q0);

    quantized_final_outp_30_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_30_address0,
        ce0 => quantized_final_outp_30_ce0,
        we0 => quantized_final_outp_30_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_2_0_V_d0,
        q0 => quantized_final_outp_30_q0);

    quantized_final_outp_31_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_31_address0,
        ce0 => quantized_final_outp_31_ce0,
        we0 => quantized_final_outp_31_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_7_3_0_V_d0,
        q0 => quantized_final_outp_31_q0);

    quantized_final_outp_32_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_32_address0,
        ce0 => quantized_final_outp_32_ce0,
        we0 => quantized_final_outp_32_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_0_0_V_d0,
        q0 => quantized_final_outp_32_q0);

    quantized_final_outp_33_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_33_address0,
        ce0 => quantized_final_outp_33_ce0,
        we0 => quantized_final_outp_33_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_1_0_V_d0,
        q0 => quantized_final_outp_33_q0);

    quantized_final_outp_34_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_34_address0,
        ce0 => quantized_final_outp_34_ce0,
        we0 => quantized_final_outp_34_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_2_0_V_d0,
        q0 => quantized_final_outp_34_q0);

    quantized_final_outp_35_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_35_address0,
        ce0 => quantized_final_outp_35_ce0,
        we0 => quantized_final_outp_35_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_8_3_0_V_d0,
        q0 => quantized_final_outp_35_q0);

    quantized_final_outp_36_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_36_address0,
        ce0 => quantized_final_outp_36_ce0,
        we0 => quantized_final_outp_36_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_0_0_V_d0,
        q0 => quantized_final_outp_36_q0);

    quantized_final_outp_37_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_37_address0,
        ce0 => quantized_final_outp_37_ce0,
        we0 => quantized_final_outp_37_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_1_0_V_d0,
        q0 => quantized_final_outp_37_q0);

    quantized_final_outp_38_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_38_address0,
        ce0 => quantized_final_outp_38_ce0,
        we0 => quantized_final_outp_38_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_2_0_V_d0,
        q0 => quantized_final_outp_38_q0);

    quantized_final_outp_39_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_39_address0,
        ce0 => quantized_final_outp_39_ce0,
        we0 => quantized_final_outp_39_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_9_3_0_V_d0,
        q0 => quantized_final_outp_39_q0);

    quantized_final_outp_40_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_40_address0,
        ce0 => quantized_final_outp_40_ce0,
        we0 => quantized_final_outp_40_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_0_0_V_d0,
        q0 => quantized_final_outp_40_q0);

    quantized_final_outp_41_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_41_address0,
        ce0 => quantized_final_outp_41_ce0,
        we0 => quantized_final_outp_41_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_1_0_V_d0,
        q0 => quantized_final_outp_41_q0);

    quantized_final_outp_42_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_42_address0,
        ce0 => quantized_final_outp_42_ce0,
        we0 => quantized_final_outp_42_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_2_0_V_d0,
        q0 => quantized_final_outp_42_q0);

    quantized_final_outp_43_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_43_address0,
        ce0 => quantized_final_outp_43_ce0,
        we0 => quantized_final_outp_43_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_10_3_0_V_d0,
        q0 => quantized_final_outp_43_q0);

    quantized_final_outp_44_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_44_address0,
        ce0 => quantized_final_outp_44_ce0,
        we0 => quantized_final_outp_44_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_0_0_V_d0,
        q0 => quantized_final_outp_44_q0);

    quantized_final_outp_45_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_45_address0,
        ce0 => quantized_final_outp_45_ce0,
        we0 => quantized_final_outp_45_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_1_0_V_d0,
        q0 => quantized_final_outp_45_q0);

    quantized_final_outp_46_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_46_address0,
        ce0 => quantized_final_outp_46_ce0,
        we0 => quantized_final_outp_46_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_2_0_V_d0,
        q0 => quantized_final_outp_46_q0);

    quantized_final_outp_47_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_47_address0,
        ce0 => quantized_final_outp_47_ce0,
        we0 => quantized_final_outp_47_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_11_3_0_V_d0,
        q0 => quantized_final_outp_47_q0);

    quantized_final_outp_48_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_48_address0,
        ce0 => quantized_final_outp_48_ce0,
        we0 => quantized_final_outp_48_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_0_0_V_d0,
        q0 => quantized_final_outp_48_q0);

    quantized_final_outp_49_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_49_address0,
        ce0 => quantized_final_outp_49_ce0,
        we0 => quantized_final_outp_49_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_1_0_V_d0,
        q0 => quantized_final_outp_49_q0);

    quantized_final_outp_50_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_50_address0,
        ce0 => quantized_final_outp_50_ce0,
        we0 => quantized_final_outp_50_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_2_0_V_d0,
        q0 => quantized_final_outp_50_q0);

    quantized_final_outp_51_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_51_address0,
        ce0 => quantized_final_outp_51_ce0,
        we0 => quantized_final_outp_51_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_12_3_0_V_d0,
        q0 => quantized_final_outp_51_q0);

    quantized_final_outp_52_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_52_address0,
        ce0 => quantized_final_outp_52_ce0,
        we0 => quantized_final_outp_52_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_0_0_V_d0,
        q0 => quantized_final_outp_52_q0);

    quantized_final_outp_53_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_53_address0,
        ce0 => quantized_final_outp_53_ce0,
        we0 => quantized_final_outp_53_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_1_0_V_d0,
        q0 => quantized_final_outp_53_q0);

    quantized_final_outp_54_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_54_address0,
        ce0 => quantized_final_outp_54_ce0,
        we0 => quantized_final_outp_54_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_2_0_V_d0,
        q0 => quantized_final_outp_54_q0);

    quantized_final_outp_55_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_55_address0,
        ce0 => quantized_final_outp_55_ce0,
        we0 => quantized_final_outp_55_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_13_3_0_V_d0,
        q0 => quantized_final_outp_55_q0);

    quantized_final_outp_56_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_56_address0,
        ce0 => quantized_final_outp_56_ce0,
        we0 => quantized_final_outp_56_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_0_0_V_d0,
        q0 => quantized_final_outp_56_q0);

    quantized_final_outp_57_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_57_address0,
        ce0 => quantized_final_outp_57_ce0,
        we0 => quantized_final_outp_57_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_1_0_V_d0,
        q0 => quantized_final_outp_57_q0);

    quantized_final_outp_58_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_58_address0,
        ce0 => quantized_final_outp_58_ce0,
        we0 => quantized_final_outp_58_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_2_0_V_d0,
        q0 => quantized_final_outp_58_q0);

    quantized_final_outp_59_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_59_address0,
        ce0 => quantized_final_outp_59_ce0,
        we0 => quantized_final_outp_59_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_14_3_0_V_d0,
        q0 => quantized_final_outp_59_q0);

    quantized_final_outp_60_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_60_address0,
        ce0 => quantized_final_outp_60_ce0,
        we0 => quantized_final_outp_60_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_0_0_V_d0,
        q0 => quantized_final_outp_60_q0);

    quantized_final_outp_61_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_61_address0,
        ce0 => quantized_final_outp_61_ce0,
        we0 => quantized_final_outp_61_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_1_0_V_d0,
        q0 => quantized_final_outp_61_q0);

    quantized_final_outp_62_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_62_address0,
        ce0 => quantized_final_outp_62_ce0,
        we0 => quantized_final_outp_62_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_2_0_V_d0,
        q0 => quantized_final_outp_62_q0);

    quantized_final_outp_63_U : component attention_quantizbun
    generic map (
        DataWidth => 8,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_63_address0,
        ce0 => quantized_final_outp_63_ce0,
        we0 => quantized_final_outp_63_we0,
        d0 => grp_quantize_activation_fu_1087_output_states_15_3_0_V_d0,
        q0 => quantized_final_outp_63_q0);

    grp_linear_forward_no_mu_fu_911 : component linear_forward_no_mu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_linear_forward_no_mu_fu_911_ap_start,
        ap_done => grp_linear_forward_no_mu_fu_911_ap_done,
        ap_idle => grp_linear_forward_no_mu_fu_911_ap_idle,
        ap_ready => grp_linear_forward_no_mu_fu_911_ap_ready,
        input_0_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_0_0_0_V_address0,
        input_0_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_0_0_0_V_ce0,
        input_0_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_0_0_0_V_q0,
        input_0_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_0_1_0_V_address0,
        input_0_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_0_1_0_V_ce0,
        input_0_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_0_1_0_V_q0,
        input_0_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_0_2_0_V_address0,
        input_0_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_0_2_0_V_ce0,
        input_0_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_0_2_0_V_q0,
        input_0_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_0_3_0_V_address0,
        input_0_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_0_3_0_V_ce0,
        input_0_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_0_3_0_V_q0,
        input_1_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_1_0_0_V_address0,
        input_1_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_1_0_0_V_ce0,
        input_1_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_1_0_0_V_q0,
        input_1_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_1_1_0_V_address0,
        input_1_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_1_1_0_V_ce0,
        input_1_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_1_1_0_V_q0,
        input_1_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_1_2_0_V_address0,
        input_1_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_1_2_0_V_ce0,
        input_1_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_1_2_0_V_q0,
        input_1_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_1_3_0_V_address0,
        input_1_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_1_3_0_V_ce0,
        input_1_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_1_3_0_V_q0,
        input_2_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_2_0_0_V_address0,
        input_2_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_2_0_0_V_ce0,
        input_2_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_2_0_0_V_q0,
        input_2_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_2_1_0_V_address0,
        input_2_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_2_1_0_V_ce0,
        input_2_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_2_1_0_V_q0,
        input_2_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_2_2_0_V_address0,
        input_2_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_2_2_0_V_ce0,
        input_2_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_2_2_0_V_q0,
        input_2_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_2_3_0_V_address0,
        input_2_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_2_3_0_V_ce0,
        input_2_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_2_3_0_V_q0,
        input_3_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_3_0_0_V_address0,
        input_3_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_3_0_0_V_ce0,
        input_3_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_3_0_0_V_q0,
        input_3_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_3_1_0_V_address0,
        input_3_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_3_1_0_V_ce0,
        input_3_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_3_1_0_V_q0,
        input_3_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_3_2_0_V_address0,
        input_3_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_3_2_0_V_ce0,
        input_3_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_3_2_0_V_q0,
        input_3_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_3_3_0_V_address0,
        input_3_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_3_3_0_V_ce0,
        input_3_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_3_3_0_V_q0,
        input_4_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_4_0_0_V_address0,
        input_4_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_4_0_0_V_ce0,
        input_4_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_4_0_0_V_q0,
        input_4_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_4_1_0_V_address0,
        input_4_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_4_1_0_V_ce0,
        input_4_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_4_1_0_V_q0,
        input_4_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_4_2_0_V_address0,
        input_4_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_4_2_0_V_ce0,
        input_4_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_4_2_0_V_q0,
        input_4_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_4_3_0_V_address0,
        input_4_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_4_3_0_V_ce0,
        input_4_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_4_3_0_V_q0,
        input_5_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_5_0_0_V_address0,
        input_5_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_5_0_0_V_ce0,
        input_5_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_5_0_0_V_q0,
        input_5_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_5_1_0_V_address0,
        input_5_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_5_1_0_V_ce0,
        input_5_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_5_1_0_V_q0,
        input_5_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_5_2_0_V_address0,
        input_5_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_5_2_0_V_ce0,
        input_5_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_5_2_0_V_q0,
        input_5_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_5_3_0_V_address0,
        input_5_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_5_3_0_V_ce0,
        input_5_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_5_3_0_V_q0,
        input_6_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_6_0_0_V_address0,
        input_6_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_6_0_0_V_ce0,
        input_6_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_6_0_0_V_q0,
        input_6_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_6_1_0_V_address0,
        input_6_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_6_1_0_V_ce0,
        input_6_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_6_1_0_V_q0,
        input_6_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_6_2_0_V_address0,
        input_6_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_6_2_0_V_ce0,
        input_6_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_6_2_0_V_q0,
        input_6_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_6_3_0_V_address0,
        input_6_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_6_3_0_V_ce0,
        input_6_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_6_3_0_V_q0,
        input_7_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_7_0_0_V_address0,
        input_7_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_7_0_0_V_ce0,
        input_7_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_7_0_0_V_q0,
        input_7_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_7_1_0_V_address0,
        input_7_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_7_1_0_V_ce0,
        input_7_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_7_1_0_V_q0,
        input_7_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_7_2_0_V_address0,
        input_7_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_7_2_0_V_ce0,
        input_7_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_7_2_0_V_q0,
        input_7_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_7_3_0_V_address0,
        input_7_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_7_3_0_V_ce0,
        input_7_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_7_3_0_V_q0,
        input_8_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_8_0_0_V_address0,
        input_8_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_8_0_0_V_ce0,
        input_8_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_8_0_0_V_q0,
        input_8_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_8_1_0_V_address0,
        input_8_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_8_1_0_V_ce0,
        input_8_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_8_1_0_V_q0,
        input_8_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_8_2_0_V_address0,
        input_8_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_8_2_0_V_ce0,
        input_8_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_8_2_0_V_q0,
        input_8_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_8_3_0_V_address0,
        input_8_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_8_3_0_V_ce0,
        input_8_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_8_3_0_V_q0,
        input_9_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_9_0_0_V_address0,
        input_9_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_9_0_0_V_ce0,
        input_9_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_9_0_0_V_q0,
        input_9_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_9_1_0_V_address0,
        input_9_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_9_1_0_V_ce0,
        input_9_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_9_1_0_V_q0,
        input_9_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_9_2_0_V_address0,
        input_9_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_9_2_0_V_ce0,
        input_9_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_9_2_0_V_q0,
        input_9_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_9_3_0_V_address0,
        input_9_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_9_3_0_V_ce0,
        input_9_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_9_3_0_V_q0,
        input_10_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_10_0_0_V_address0,
        input_10_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_10_0_0_V_ce0,
        input_10_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_10_0_0_V_q0,
        input_10_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_10_1_0_V_address0,
        input_10_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_10_1_0_V_ce0,
        input_10_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_10_1_0_V_q0,
        input_10_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_10_2_0_V_address0,
        input_10_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_10_2_0_V_ce0,
        input_10_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_10_2_0_V_q0,
        input_10_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_10_3_0_V_address0,
        input_10_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_10_3_0_V_ce0,
        input_10_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_10_3_0_V_q0,
        input_11_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_11_0_0_V_address0,
        input_11_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_11_0_0_V_ce0,
        input_11_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_11_0_0_V_q0,
        input_11_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_11_1_0_V_address0,
        input_11_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_11_1_0_V_ce0,
        input_11_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_11_1_0_V_q0,
        input_11_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_11_2_0_V_address0,
        input_11_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_11_2_0_V_ce0,
        input_11_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_11_2_0_V_q0,
        input_11_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_11_3_0_V_address0,
        input_11_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_11_3_0_V_ce0,
        input_11_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_11_3_0_V_q0,
        input_12_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_12_0_0_V_address0,
        input_12_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_12_0_0_V_ce0,
        input_12_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_12_0_0_V_q0,
        input_12_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_12_1_0_V_address0,
        input_12_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_12_1_0_V_ce0,
        input_12_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_12_1_0_V_q0,
        input_12_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_12_2_0_V_address0,
        input_12_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_12_2_0_V_ce0,
        input_12_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_12_2_0_V_q0,
        input_12_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_12_3_0_V_address0,
        input_12_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_12_3_0_V_ce0,
        input_12_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_12_3_0_V_q0,
        input_13_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_13_0_0_V_address0,
        input_13_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_13_0_0_V_ce0,
        input_13_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_13_0_0_V_q0,
        input_13_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_13_1_0_V_address0,
        input_13_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_13_1_0_V_ce0,
        input_13_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_13_1_0_V_q0,
        input_13_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_13_2_0_V_address0,
        input_13_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_13_2_0_V_ce0,
        input_13_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_13_2_0_V_q0,
        input_13_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_13_3_0_V_address0,
        input_13_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_13_3_0_V_ce0,
        input_13_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_13_3_0_V_q0,
        input_14_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_14_0_0_V_address0,
        input_14_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_14_0_0_V_ce0,
        input_14_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_14_0_0_V_q0,
        input_14_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_14_1_0_V_address0,
        input_14_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_14_1_0_V_ce0,
        input_14_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_14_1_0_V_q0,
        input_14_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_14_2_0_V_address0,
        input_14_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_14_2_0_V_ce0,
        input_14_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_14_2_0_V_q0,
        input_14_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_14_3_0_V_address0,
        input_14_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_14_3_0_V_ce0,
        input_14_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_14_3_0_V_q0,
        input_15_0_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_15_0_0_V_address0,
        input_15_0_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_15_0_0_V_ce0,
        input_15_0_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_15_0_0_V_q0,
        input_15_1_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_15_1_0_V_address0,
        input_15_1_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_15_1_0_V_ce0,
        input_15_1_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_15_1_0_V_q0,
        input_15_2_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_15_2_0_V_address0,
        input_15_2_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_15_2_0_V_ce0,
        input_15_2_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_15_2_0_V_q0,
        input_15_3_0_V_address0 => grp_linear_forward_no_mu_fu_911_input_15_3_0_V_address0,
        input_15_3_0_V_ce0 => grp_linear_forward_no_mu_fu_911_input_15_3_0_V_ce0,
        input_15_3_0_V_q0 => grp_linear_forward_no_mu_fu_911_input_15_3_0_V_q0,
        output_0_V_address0 => grp_linear_forward_no_mu_fu_911_output_0_V_address0,
        output_0_V_ce0 => grp_linear_forward_no_mu_fu_911_output_0_V_ce0,
        output_0_V_we0 => grp_linear_forward_no_mu_fu_911_output_0_V_we0,
        output_0_V_d0 => grp_linear_forward_no_mu_fu_911_output_0_V_d0,
        output_0_V_q0 => grp_linear_forward_no_mu_fu_911_output_0_V_q0,
        output_0_V_address1 => grp_linear_forward_no_mu_fu_911_output_0_V_address1,
        output_0_V_ce1 => grp_linear_forward_no_mu_fu_911_output_0_V_ce1,
        output_0_V_we1 => grp_linear_forward_no_mu_fu_911_output_0_V_we1,
        output_0_V_d1 => grp_linear_forward_no_mu_fu_911_output_0_V_d1,
        scales_0_V_read => reg_1223,
        packed_weights_0_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_0_address0,
        packed_weights_0_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0,
        packed_weights_0_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_0_q0,
        packed_weights_1_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_1_address0,
        packed_weights_1_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0,
        packed_weights_1_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_1_q0,
        packed_weights_2_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_2_address0,
        packed_weights_2_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0,
        packed_weights_2_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_2_q0,
        packed_weights_3_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_3_address0,
        packed_weights_3_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0,
        packed_weights_3_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_3_q0,
        packed_weights_4_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_4_address0,
        packed_weights_4_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0,
        packed_weights_4_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_4_q0,
        packed_weights_5_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_5_address0,
        packed_weights_5_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0,
        packed_weights_5_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_5_q0,
        packed_weights_6_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_6_address0,
        packed_weights_6_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0,
        packed_weights_6_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_6_q0,
        packed_weights_7_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_7_address0,
        packed_weights_7_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0,
        packed_weights_7_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_7_q0,
        packed_weights_8_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_8_address0,
        packed_weights_8_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0,
        packed_weights_8_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_8_q0,
        packed_weights_9_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_9_address0,
        packed_weights_9_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0,
        packed_weights_9_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_9_q0,
        packed_weights_10_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_10_address0,
        packed_weights_10_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0,
        packed_weights_10_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_10_q0,
        packed_weights_11_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_11_address0,
        packed_weights_11_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0,
        packed_weights_11_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_11_q0,
        packed_weights_12_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_12_address0,
        packed_weights_12_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0,
        packed_weights_12_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_12_q0,
        packed_weights_13_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_13_address0,
        packed_weights_13_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0,
        packed_weights_13_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_13_q0,
        packed_weights_14_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_14_address0,
        packed_weights_14_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0,
        packed_weights_14_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_14_q0,
        packed_weights_15_address0 => grp_linear_forward_no_mu_fu_911_packed_weights_15_address0,
        packed_weights_15_ce0 => grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0,
        packed_weights_15_q0 => grp_linear_forward_no_mu_fu_911_packed_weights_15_q0,
        w_scale_V => grp_linear_forward_no_mu_fu_911_w_scale_V);

    grp_rms_norm_384_s_fu_1067 : component rms_norm_384_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rms_norm_384_s_fu_1067_ap_start,
        ap_done => grp_rms_norm_384_s_fu_1067_ap_done,
        ap_idle => grp_rms_norm_384_s_fu_1067_ap_idle,
        ap_ready => grp_rms_norm_384_s_fu_1067_ap_ready,
        input_0_V_address0 => grp_rms_norm_384_s_fu_1067_input_0_V_address0,
        input_0_V_ce0 => grp_rms_norm_384_s_fu_1067_input_0_V_ce0,
        input_0_V_we0 => grp_rms_norm_384_s_fu_1067_input_0_V_we0,
        input_0_V_d0 => grp_rms_norm_384_s_fu_1067_input_0_V_d0,
        input_0_V_q0 => grp_rms_norm_384_s_fu_1067_input_0_V_q0,
        weight_V_address0 => grp_rms_norm_384_s_fu_1067_weight_V_address0,
        weight_V_ce0 => grp_rms_norm_384_s_fu_1067_weight_V_ce0,
        weight_V_q0 => grp_rms_norm_384_s_fu_1067_weight_V_q0);

    grp_softmax_1_8_6_s_fu_1076 : component softmax_1_8_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_1_8_6_s_fu_1076_ap_start,
        ap_done => grp_softmax_1_8_6_s_fu_1076_ap_done,
        ap_idle => grp_softmax_1_8_6_s_fu_1076_ap_idle,
        ap_ready => grp_softmax_1_8_6_s_fu_1076_ap_ready,
        input_0_V_address0 => grp_softmax_1_8_6_s_fu_1076_input_0_V_address0,
        input_0_V_ce0 => grp_softmax_1_8_6_s_fu_1076_input_0_V_ce0,
        input_0_V_we0 => grp_softmax_1_8_6_s_fu_1076_input_0_V_we0,
        input_0_V_d0 => grp_softmax_1_8_6_s_fu_1076_input_0_V_d0,
        input_0_V_q0 => attn_weights_0_V_q0);

    grp_quantize_activation_fu_1087 : component quantize_activation
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_quantize_activation_fu_1087_ap_start,
        ap_done => grp_quantize_activation_fu_1087_ap_done,
        ap_idle => grp_quantize_activation_fu_1087_ap_idle,
        ap_ready => grp_quantize_activation_fu_1087_ap_ready,
        input_0_V_address0 => grp_quantize_activation_fu_1087_input_0_V_address0,
        input_0_V_ce0 => grp_quantize_activation_fu_1087_input_0_V_ce0,
        input_0_V_q0 => grp_quantize_activation_fu_1087_input_0_V_q0,
        input_0_V_address1 => grp_quantize_activation_fu_1087_input_0_V_address1,
        input_0_V_ce1 => grp_quantize_activation_fu_1087_input_0_V_ce1,
        input_0_V_q1 => grp_quantize_activation_fu_1087_input_0_V_q1,
        output_states_0_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_0_0_0_V_address0,
        output_states_0_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_0_0_0_V_ce0,
        output_states_0_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_0_0_0_V_we0,
        output_states_0_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_0_0_0_V_d0,
        output_states_0_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_0_1_0_V_address0,
        output_states_0_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_0_1_0_V_ce0,
        output_states_0_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_0_1_0_V_we0,
        output_states_0_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_0_1_0_V_d0,
        output_states_0_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_0_2_0_V_address0,
        output_states_0_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_0_2_0_V_ce0,
        output_states_0_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_0_2_0_V_we0,
        output_states_0_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_0_2_0_V_d0,
        output_states_0_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_0_3_0_V_address0,
        output_states_0_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_0_3_0_V_ce0,
        output_states_0_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_0_3_0_V_we0,
        output_states_0_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_0_3_0_V_d0,
        output_states_1_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_1_0_0_V_address0,
        output_states_1_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_1_0_0_V_ce0,
        output_states_1_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_1_0_0_V_we0,
        output_states_1_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_1_0_0_V_d0,
        output_states_1_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_1_1_0_V_address0,
        output_states_1_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_1_1_0_V_ce0,
        output_states_1_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_1_1_0_V_we0,
        output_states_1_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_1_1_0_V_d0,
        output_states_1_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_1_2_0_V_address0,
        output_states_1_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_1_2_0_V_ce0,
        output_states_1_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_1_2_0_V_we0,
        output_states_1_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_1_2_0_V_d0,
        output_states_1_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_1_3_0_V_address0,
        output_states_1_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_1_3_0_V_ce0,
        output_states_1_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_1_3_0_V_we0,
        output_states_1_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_1_3_0_V_d0,
        output_states_2_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_2_0_0_V_address0,
        output_states_2_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_2_0_0_V_ce0,
        output_states_2_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_2_0_0_V_we0,
        output_states_2_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_2_0_0_V_d0,
        output_states_2_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_2_1_0_V_address0,
        output_states_2_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_2_1_0_V_ce0,
        output_states_2_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_2_1_0_V_we0,
        output_states_2_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_2_1_0_V_d0,
        output_states_2_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_2_2_0_V_address0,
        output_states_2_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_2_2_0_V_ce0,
        output_states_2_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_2_2_0_V_we0,
        output_states_2_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_2_2_0_V_d0,
        output_states_2_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_2_3_0_V_address0,
        output_states_2_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_2_3_0_V_ce0,
        output_states_2_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_2_3_0_V_we0,
        output_states_2_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_2_3_0_V_d0,
        output_states_3_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_3_0_0_V_address0,
        output_states_3_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_3_0_0_V_ce0,
        output_states_3_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_3_0_0_V_we0,
        output_states_3_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_3_0_0_V_d0,
        output_states_3_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_3_1_0_V_address0,
        output_states_3_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_3_1_0_V_ce0,
        output_states_3_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_3_1_0_V_we0,
        output_states_3_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_3_1_0_V_d0,
        output_states_3_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_3_2_0_V_address0,
        output_states_3_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_3_2_0_V_ce0,
        output_states_3_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_3_2_0_V_we0,
        output_states_3_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_3_2_0_V_d0,
        output_states_3_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_3_3_0_V_address0,
        output_states_3_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_3_3_0_V_ce0,
        output_states_3_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_3_3_0_V_we0,
        output_states_3_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_3_3_0_V_d0,
        output_states_4_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_4_0_0_V_address0,
        output_states_4_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_4_0_0_V_ce0,
        output_states_4_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_4_0_0_V_we0,
        output_states_4_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_4_0_0_V_d0,
        output_states_4_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_4_1_0_V_address0,
        output_states_4_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_4_1_0_V_ce0,
        output_states_4_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_4_1_0_V_we0,
        output_states_4_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_4_1_0_V_d0,
        output_states_4_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_4_2_0_V_address0,
        output_states_4_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_4_2_0_V_ce0,
        output_states_4_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_4_2_0_V_we0,
        output_states_4_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_4_2_0_V_d0,
        output_states_4_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_4_3_0_V_address0,
        output_states_4_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_4_3_0_V_ce0,
        output_states_4_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_4_3_0_V_we0,
        output_states_4_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_4_3_0_V_d0,
        output_states_5_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_5_0_0_V_address0,
        output_states_5_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_5_0_0_V_ce0,
        output_states_5_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_5_0_0_V_we0,
        output_states_5_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_5_0_0_V_d0,
        output_states_5_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_5_1_0_V_address0,
        output_states_5_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_5_1_0_V_ce0,
        output_states_5_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_5_1_0_V_we0,
        output_states_5_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_5_1_0_V_d0,
        output_states_5_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_5_2_0_V_address0,
        output_states_5_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_5_2_0_V_ce0,
        output_states_5_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_5_2_0_V_we0,
        output_states_5_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_5_2_0_V_d0,
        output_states_5_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_5_3_0_V_address0,
        output_states_5_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_5_3_0_V_ce0,
        output_states_5_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_5_3_0_V_we0,
        output_states_5_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_5_3_0_V_d0,
        output_states_6_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_6_0_0_V_address0,
        output_states_6_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_6_0_0_V_ce0,
        output_states_6_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_6_0_0_V_we0,
        output_states_6_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_6_0_0_V_d0,
        output_states_6_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_6_1_0_V_address0,
        output_states_6_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_6_1_0_V_ce0,
        output_states_6_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_6_1_0_V_we0,
        output_states_6_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_6_1_0_V_d0,
        output_states_6_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_6_2_0_V_address0,
        output_states_6_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_6_2_0_V_ce0,
        output_states_6_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_6_2_0_V_we0,
        output_states_6_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_6_2_0_V_d0,
        output_states_6_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_6_3_0_V_address0,
        output_states_6_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_6_3_0_V_ce0,
        output_states_6_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_6_3_0_V_we0,
        output_states_6_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_6_3_0_V_d0,
        output_states_7_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_7_0_0_V_address0,
        output_states_7_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_7_0_0_V_ce0,
        output_states_7_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_7_0_0_V_we0,
        output_states_7_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_7_0_0_V_d0,
        output_states_7_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_7_1_0_V_address0,
        output_states_7_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_7_1_0_V_ce0,
        output_states_7_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_7_1_0_V_we0,
        output_states_7_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_7_1_0_V_d0,
        output_states_7_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_7_2_0_V_address0,
        output_states_7_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_7_2_0_V_ce0,
        output_states_7_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_7_2_0_V_we0,
        output_states_7_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_7_2_0_V_d0,
        output_states_7_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_7_3_0_V_address0,
        output_states_7_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_7_3_0_V_ce0,
        output_states_7_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_7_3_0_V_we0,
        output_states_7_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_7_3_0_V_d0,
        output_states_8_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_8_0_0_V_address0,
        output_states_8_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_8_0_0_V_ce0,
        output_states_8_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_8_0_0_V_we0,
        output_states_8_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_8_0_0_V_d0,
        output_states_8_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_8_1_0_V_address0,
        output_states_8_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_8_1_0_V_ce0,
        output_states_8_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_8_1_0_V_we0,
        output_states_8_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_8_1_0_V_d0,
        output_states_8_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_8_2_0_V_address0,
        output_states_8_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_8_2_0_V_ce0,
        output_states_8_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_8_2_0_V_we0,
        output_states_8_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_8_2_0_V_d0,
        output_states_8_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_8_3_0_V_address0,
        output_states_8_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_8_3_0_V_ce0,
        output_states_8_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_8_3_0_V_we0,
        output_states_8_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_8_3_0_V_d0,
        output_states_9_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_9_0_0_V_address0,
        output_states_9_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_9_0_0_V_ce0,
        output_states_9_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_9_0_0_V_we0,
        output_states_9_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_9_0_0_V_d0,
        output_states_9_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_9_1_0_V_address0,
        output_states_9_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_9_1_0_V_ce0,
        output_states_9_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_9_1_0_V_we0,
        output_states_9_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_9_1_0_V_d0,
        output_states_9_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_9_2_0_V_address0,
        output_states_9_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_9_2_0_V_ce0,
        output_states_9_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_9_2_0_V_we0,
        output_states_9_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_9_2_0_V_d0,
        output_states_9_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_9_3_0_V_address0,
        output_states_9_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_9_3_0_V_ce0,
        output_states_9_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_9_3_0_V_we0,
        output_states_9_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_9_3_0_V_d0,
        output_states_10_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_10_0_0_V_address0,
        output_states_10_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_10_0_0_V_ce0,
        output_states_10_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_10_0_0_V_we0,
        output_states_10_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_10_0_0_V_d0,
        output_states_10_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_10_1_0_V_address0,
        output_states_10_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_10_1_0_V_ce0,
        output_states_10_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_10_1_0_V_we0,
        output_states_10_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_10_1_0_V_d0,
        output_states_10_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_10_2_0_V_address0,
        output_states_10_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_10_2_0_V_ce0,
        output_states_10_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_10_2_0_V_we0,
        output_states_10_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_10_2_0_V_d0,
        output_states_10_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_10_3_0_V_address0,
        output_states_10_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_10_3_0_V_ce0,
        output_states_10_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_10_3_0_V_we0,
        output_states_10_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_10_3_0_V_d0,
        output_states_11_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_11_0_0_V_address0,
        output_states_11_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_11_0_0_V_ce0,
        output_states_11_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_11_0_0_V_we0,
        output_states_11_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_11_0_0_V_d0,
        output_states_11_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_11_1_0_V_address0,
        output_states_11_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_11_1_0_V_ce0,
        output_states_11_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_11_1_0_V_we0,
        output_states_11_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_11_1_0_V_d0,
        output_states_11_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_11_2_0_V_address0,
        output_states_11_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_11_2_0_V_ce0,
        output_states_11_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_11_2_0_V_we0,
        output_states_11_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_11_2_0_V_d0,
        output_states_11_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_11_3_0_V_address0,
        output_states_11_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_11_3_0_V_ce0,
        output_states_11_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_11_3_0_V_we0,
        output_states_11_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_11_3_0_V_d0,
        output_states_12_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_12_0_0_V_address0,
        output_states_12_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_12_0_0_V_ce0,
        output_states_12_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_12_0_0_V_we0,
        output_states_12_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_12_0_0_V_d0,
        output_states_12_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_12_1_0_V_address0,
        output_states_12_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_12_1_0_V_ce0,
        output_states_12_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_12_1_0_V_we0,
        output_states_12_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_12_1_0_V_d0,
        output_states_12_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_12_2_0_V_address0,
        output_states_12_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_12_2_0_V_ce0,
        output_states_12_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_12_2_0_V_we0,
        output_states_12_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_12_2_0_V_d0,
        output_states_12_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_12_3_0_V_address0,
        output_states_12_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_12_3_0_V_ce0,
        output_states_12_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_12_3_0_V_we0,
        output_states_12_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_12_3_0_V_d0,
        output_states_13_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_13_0_0_V_address0,
        output_states_13_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_13_0_0_V_ce0,
        output_states_13_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_13_0_0_V_we0,
        output_states_13_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_13_0_0_V_d0,
        output_states_13_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_13_1_0_V_address0,
        output_states_13_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_13_1_0_V_ce0,
        output_states_13_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_13_1_0_V_we0,
        output_states_13_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_13_1_0_V_d0,
        output_states_13_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_13_2_0_V_address0,
        output_states_13_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_13_2_0_V_ce0,
        output_states_13_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_13_2_0_V_we0,
        output_states_13_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_13_2_0_V_d0,
        output_states_13_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_13_3_0_V_address0,
        output_states_13_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_13_3_0_V_ce0,
        output_states_13_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_13_3_0_V_we0,
        output_states_13_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_13_3_0_V_d0,
        output_states_14_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_14_0_0_V_address0,
        output_states_14_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_14_0_0_V_ce0,
        output_states_14_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_14_0_0_V_we0,
        output_states_14_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_14_0_0_V_d0,
        output_states_14_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_14_1_0_V_address0,
        output_states_14_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_14_1_0_V_ce0,
        output_states_14_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_14_1_0_V_we0,
        output_states_14_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_14_1_0_V_d0,
        output_states_14_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_14_2_0_V_address0,
        output_states_14_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_14_2_0_V_ce0,
        output_states_14_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_14_2_0_V_we0,
        output_states_14_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_14_2_0_V_d0,
        output_states_14_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_14_3_0_V_address0,
        output_states_14_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_14_3_0_V_ce0,
        output_states_14_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_14_3_0_V_we0,
        output_states_14_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_14_3_0_V_d0,
        output_states_15_0_0_V_address0 => grp_quantize_activation_fu_1087_output_states_15_0_0_V_address0,
        output_states_15_0_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_15_0_0_V_ce0,
        output_states_15_0_0_V_we0 => grp_quantize_activation_fu_1087_output_states_15_0_0_V_we0,
        output_states_15_0_0_V_d0 => grp_quantize_activation_fu_1087_output_states_15_0_0_V_d0,
        output_states_15_1_0_V_address0 => grp_quantize_activation_fu_1087_output_states_15_1_0_V_address0,
        output_states_15_1_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_15_1_0_V_ce0,
        output_states_15_1_0_V_we0 => grp_quantize_activation_fu_1087_output_states_15_1_0_V_we0,
        output_states_15_1_0_V_d0 => grp_quantize_activation_fu_1087_output_states_15_1_0_V_d0,
        output_states_15_2_0_V_address0 => grp_quantize_activation_fu_1087_output_states_15_2_0_V_address0,
        output_states_15_2_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_15_2_0_V_ce0,
        output_states_15_2_0_V_we0 => grp_quantize_activation_fu_1087_output_states_15_2_0_V_we0,
        output_states_15_2_0_V_d0 => grp_quantize_activation_fu_1087_output_states_15_2_0_V_d0,
        output_states_15_3_0_V_address0 => grp_quantize_activation_fu_1087_output_states_15_3_0_V_address0,
        output_states_15_3_0_V_ce0 => grp_quantize_activation_fu_1087_output_states_15_3_0_V_ce0,
        output_states_15_3_0_V_we0 => grp_quantize_activation_fu_1087_output_states_15_3_0_V_we0,
        output_states_15_3_0_V_d0 => grp_quantize_activation_fu_1087_output_states_15_3_0_V_d0,
        ap_return => grp_quantize_activation_fu_1087_ap_return);

    grp_apply_rotary_pos_emb_fu_1157 : component apply_rotary_pos_emb
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_apply_rotary_pos_emb_fu_1157_ap_start,
        ap_done => grp_apply_rotary_pos_emb_fu_1157_ap_done,
        ap_idle => grp_apply_rotary_pos_emb_fu_1157_ap_idle,
        ap_ready => grp_apply_rotary_pos_emb_fu_1157_ap_ready,
        input_q_0_V_address0 => grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_address0,
        input_q_0_V_ce0 => grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce0,
        input_q_0_V_q0 => q_proj_0_V_q0,
        input_q_0_V_address1 => grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_address1,
        input_q_0_V_ce1 => grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce1,
        input_q_0_V_q1 => q_proj_0_V_q1,
        input_k_0_V_address0 => grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_address0,
        input_k_0_V_ce0 => grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce0,
        input_k_0_V_q0 => k_proj_0_V_q0,
        input_k_0_V_address1 => grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_address1,
        input_k_0_V_ce1 => grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce1,
        input_k_0_V_q1 => k_proj_0_V_q1,
        output_q_0_V_address0 => grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_address0,
        output_q_0_V_ce0 => grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_ce0,
        output_q_0_V_we0 => grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_we0,
        output_q_0_V_d0 => grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_d0,
        output_k_0_V_address0 => grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_address0,
        output_k_0_V_ce0 => grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_ce0,
        output_k_0_V_we0 => grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_we0,
        output_k_0_V_d0 => grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_d0);

    grp_GEMM_3D_float_fu_1169 : component GEMM_3D_float
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_GEMM_3D_float_fu_1169_ap_start,
        ap_done => grp_GEMM_3D_float_fu_1169_ap_done,
        ap_idle => grp_GEMM_3D_float_fu_1169_ap_idle,
        ap_ready => grp_GEMM_3D_float_fu_1169_ap_ready,
        input_1_0_V_address0 => grp_GEMM_3D_float_fu_1169_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_GEMM_3D_float_fu_1169_input_1_0_V_ce0,
        input_1_0_V_q0 => attn_weights_0_V_q0,
        input_2_V_address0 => grp_GEMM_3D_float_fu_1169_input_2_V_address0,
        input_2_V_ce0 => grp_GEMM_3D_float_fu_1169_input_2_V_ce0,
        input_2_V_q0 => v_cache_upd_V_q0,
        output_0_V_address0 => grp_GEMM_3D_float_fu_1169_output_0_V_address0,
        output_0_V_ce0 => grp_GEMM_3D_float_fu_1169_output_0_V_ce0,
        output_0_V_we0 => grp_GEMM_3D_float_fu_1169_output_0_V_we0,
        output_0_V_d0 => grp_GEMM_3D_float_fu_1169_output_0_V_d0);

    grp_GEMM_3D_float_1_fu_1176 : component GEMM_3D_float_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_GEMM_3D_float_1_fu_1176_ap_start,
        ap_done => grp_GEMM_3D_float_1_fu_1176_ap_done,
        ap_idle => grp_GEMM_3D_float_1_fu_1176_ap_idle,
        ap_ready => grp_GEMM_3D_float_1_fu_1176_ap_ready,
        input_1_0_V_address0 => grp_GEMM_3D_float_1_fu_1176_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_GEMM_3D_float_1_fu_1176_input_1_0_V_ce0,
        input_1_0_V_q0 => q_embed_0_V_q0,
        input_2_V_address0 => grp_GEMM_3D_float_1_fu_1176_input_2_V_address0,
        input_2_V_ce0 => grp_GEMM_3D_float_1_fu_1176_input_2_V_ce0,
        input_2_V_q0 => k_proj_transposed_V_q0,
        output_0_V_address0 => grp_GEMM_3D_float_1_fu_1176_output_0_V_address0,
        output_0_V_ce0 => grp_GEMM_3D_float_1_fu_1176_output_0_V_ce0,
        output_0_V_we0 => grp_GEMM_3D_float_1_fu_1176_output_0_V_we0,
        output_0_V_d0 => grp_GEMM_3D_float_1_fu_1176_output_0_V_d0);

    grp_cache_update_fu_1183 : component cache_update
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cache_update_fu_1183_ap_start,
        ap_done => grp_cache_update_fu_1183_ap_done,
        ap_idle => grp_cache_update_fu_1183_ap_idle,
        ap_ready => grp_cache_update_fu_1183_ap_ready,
        cache_in_V_address0 => grp_cache_update_fu_1183_cache_in_V_address0,
        cache_in_V_ce0 => grp_cache_update_fu_1183_cache_in_V_ce0,
        cache_in_V_q0 => grp_cache_update_fu_1183_cache_in_V_q0,
        cache_out_V_address0 => grp_cache_update_fu_1183_cache_out_V_address0,
        cache_out_V_ce0 => grp_cache_update_fu_1183_cache_out_V_ce0,
        cache_out_V_we0 => grp_cache_update_fu_1183_cache_out_V_we0,
        cache_out_V_d0 => grp_cache_update_fu_1183_cache_out_V_d0,
        update_0_V_address0 => grp_cache_update_fu_1183_update_0_V_address0,
        update_0_V_ce0 => grp_cache_update_fu_1183_update_0_V_ce0,
        update_0_V_q0 => grp_cache_update_fu_1183_update_0_V_q0);

    grp_transpose_last_two_d_fu_1192 : component transpose_last_two_d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_transpose_last_two_d_fu_1192_ap_start,
        ap_done => grp_transpose_last_two_d_fu_1192_ap_done,
        ap_idle => grp_transpose_last_two_d_fu_1192_ap_idle,
        ap_ready => grp_transpose_last_two_d_fu_1192_ap_ready,
        input_V_address0 => grp_transpose_last_two_d_fu_1192_input_V_address0,
        input_V_ce0 => grp_transpose_last_two_d_fu_1192_input_V_ce0,
        input_V_q0 => k_cache_upd_V_q0,
        output_V_address0 => grp_transpose_last_two_d_fu_1192_output_V_address0,
        output_V_ce0 => grp_transpose_last_two_d_fu_1192_output_V_ce0,
        output_V_we0 => grp_transpose_last_two_d_fu_1192_output_V_we0,
        output_V_d0 => grp_transpose_last_two_d_fu_1192_output_V_d0);

    grp_reshape_2D_to_3D_fu_1198 : component reshape_2D_to_3D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reshape_2D_to_3D_fu_1198_ap_start,
        ap_done => grp_reshape_2D_to_3D_fu_1198_ap_done,
        ap_idle => grp_reshape_2D_to_3D_fu_1198_ap_idle,
        ap_ready => grp_reshape_2D_to_3D_fu_1198_ap_ready,
        input_0_V_address0 => grp_reshape_2D_to_3D_fu_1198_input_0_V_address0,
        input_0_V_ce0 => grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0,
        input_0_V_q0 => grp_reshape_2D_to_3D_fu_1198_input_0_V_q0,
        output_0_V_address0 => grp_reshape_2D_to_3D_fu_1198_output_0_V_address0,
        output_0_V_ce0 => grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0,
        output_0_V_we0 => grp_reshape_2D_to_3D_fu_1198_output_0_V_we0,
        output_0_V_d0 => grp_reshape_2D_to_3D_fu_1198_output_0_V_d0);

    grp_init_2d_mem_fu_1204 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_1204_ap_start,
        ap_done => grp_init_2d_mem_fu_1204_ap_done,
        ap_idle => grp_init_2d_mem_fu_1204_ap_idle,
        ap_ready => grp_init_2d_mem_fu_1204_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_1204_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_1204_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_1204_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_1204_mem_0_V_d0);

    grp_init_2d_mem_fu_1210 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_1210_ap_start,
        ap_done => grp_init_2d_mem_fu_1210_ap_done,
        ap_idle => grp_init_2d_mem_fu_1210_ap_idle,
        ap_ready => grp_init_2d_mem_fu_1210_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_1210_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_1210_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_1210_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_1210_mem_0_V_d0);

    grp_init_2d_mem_fu_1216 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_1216_ap_start,
        ap_done => grp_init_2d_mem_fu_1216_ap_done,
        ap_idle => grp_init_2d_mem_fu_1216_ap_idle,
        ap_ready => grp_init_2d_mem_fu_1216_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_1216_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_1216_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_1216_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_1216_mem_0_V_d0);

    dut_mul_58ns_56s_dMK_U194 : component dut_mul_58ns_56s_dMK
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 58,
        din1_WIDTH => 56,
        dout_WIDTH => 113)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1311_p0,
        din1 => shl_ln3_fu_1300_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_1311_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_GEMM_3D_float_1_fu_1176_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_GEMM_3D_float_1_fu_1176_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_GEMM_3D_float_1_fu_1176_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GEMM_3D_float_1_fu_1176_ap_ready = ap_const_logic_1)) then 
                    grp_GEMM_3D_float_1_fu_1176_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_GEMM_3D_float_fu_1169_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_GEMM_3D_float_fu_1169_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    grp_GEMM_3D_float_fu_1169_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GEMM_3D_float_fu_1169_ap_ready = ap_const_logic_1)) then 
                    grp_GEMM_3D_float_fu_1169_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_apply_rotary_pos_emb_fu_1157_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_apply_rotary_pos_emb_fu_1157_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_apply_rotary_pos_emb_fu_1157_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_rotary_pos_emb_fu_1157_ap_ready = ap_const_logic_1)) then 
                    grp_apply_rotary_pos_emb_fu_1157_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cache_update_fu_1183_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cache_update_fu_1183_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_cache_update_fu_1183_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cache_update_fu_1183_ap_ready = ap_const_logic_1)) then 
                    grp_cache_update_fu_1183_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_1204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_1204_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln210_fu_1368_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((icmp_ln177_fu_1228_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_init_2d_mem_fu_1204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_1204_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_1204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_1210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_1210_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_init_2d_mem_fu_1210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_1210_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_1210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_1216_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_1216_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_init_2d_mem_fu_1216_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_1216_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_1216_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_linear_forward_no_mu_fu_911_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_linear_forward_no_mu_fu_911_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_linear_forward_no_mu_fu_911_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_linear_forward_no_mu_fu_911_ap_ready = ap_const_logic_1)) then 
                    grp_linear_forward_no_mu_fu_911_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quantize_activation_fu_1087_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_quantize_activation_fu_1087_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_quantize_activation_fu_1087_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quantize_activation_fu_1087_ap_ready = ap_const_logic_1)) then 
                    grp_quantize_activation_fu_1087_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reshape_2D_to_3D_fu_1198_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reshape_2D_to_3D_fu_1198_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_reshape_2D_to_3D_fu_1198_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reshape_2D_to_3D_fu_1198_ap_ready = ap_const_logic_1)) then 
                    grp_reshape_2D_to_3D_fu_1198_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rms_norm_384_s_fu_1067_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rms_norm_384_s_fu_1067_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln210_fu_1368_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_rms_norm_384_s_fu_1067_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rms_norm_384_s_fu_1067_ap_ready = ap_const_logic_1)) then 
                    grp_rms_norm_384_s_fu_1067_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_1_8_6_s_fu_1076_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_1_8_6_s_fu_1076_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln177_fu_1228_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                    grp_softmax_1_8_6_s_fu_1076_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_1_8_6_s_fu_1076_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_1_8_6_s_fu_1076_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_transpose_last_two_d_fu_1192_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_transpose_last_two_d_fu_1192_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_transpose_last_two_d_fu_1192_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_transpose_last_two_d_fu_1192_ap_ready = ap_const_logic_1)) then 
                    grp_transpose_last_two_d_fu_1192_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    d107_0_0_reg_900_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                d107_0_0_reg_900 <= add_ln211_reg_1558;
            elsif (((icmp_ln210_fu_1368_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
                d107_0_0_reg_900 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    d_0_0_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                d_0_0_reg_878 <= add_ln179_reg_1495;
            elsif (((icmp_ln177_fu_1228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                d_0_0_reg_878 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    h106_0_0_reg_889_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln211_fu_1444_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                h106_0_0_reg_889 <= add_ln210_reg_1540;
            elsif (((grp_GEMM_3D_float_fu_1169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                h106_0_0_reg_889 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    h_0_reg_867_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln179_fu_1266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                h_0_reg_867 <= h_reg_1482;
            elsif (((grp_GEMM_3D_float_1_fu_1176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                h_0_reg_867 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add_ln179_reg_1495 <= add_ln179_fu_1272_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln210_reg_1540 <= add_ln210_fu_1374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                add_ln211_reg_1558 <= add_ln211_fu_1450_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln211_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                add_ln212_reg_1563 <= add_ln212_fu_1456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln179_fu_1266_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                attn_weights_0_V_ad_reg_1500 <= sext_ln1265_fu_1287_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                attn_weights_0_V_lo_reg_1505 <= attn_weights_0_V_q0;
                tmp_85_reg_1510 <= attn_weights_0_V_q0(39 downto 39);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                h_reg_1482 <= h_fu_1234_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                mul_ln1148_reg_1521 <= grp_fu_1311_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((grp_quantize_activation_fu_1087_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35)) or ((grp_quantize_activation_fu_1087_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then
                reg_1223 <= grp_quantize_activation_fu_1087_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                select_ln1148_reg_1531 <= select_ln1148_fu_1342_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln177_fu_1228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    sub_ln1265_reg_1487(6 downto 1) <= sub_ln1265_fu_1260_p2(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln210_fu_1368_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    sub_ln203_reg_1550(9 downto 4) <= sub_ln203_fu_1434_p2(9 downto 4);
                    sub_ln212_reg_1545(9 downto 4) <= sub_ln212_fu_1408_p2(9 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_85_reg_1510 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                tmp_87_reg_1526 <= grp_fu_1311_p2(112 downto 75);
            end if;
        end if;
    end process;
    sub_ln1265_reg_1487(0) <= '0';
    sub_ln212_reg_1545(3 downto 0) <= "0000";
    sub_ln203_reg_1550(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, grp_quantize_activation_fu_1087_ap_done, ap_CS_fsm_state35, ap_CS_fsm_state19, icmp_ln177_fu_1228_p2, ap_CS_fsm_state20, icmp_ln179_fu_1266_p2, ap_CS_fsm_state30, icmp_ln210_fu_1368_p2, ap_CS_fsm_state31, icmp_ln211_fu_1444_p2, grp_linear_forward_no_mu_fu_911_ap_done, grp_GEMM_3D_float_fu_1169_ap_done, grp_GEMM_3D_float_1_fu_1176_ap_done, grp_cache_update_fu_1183_ap_done, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37, ap_CS_fsm_state2, ap_CS_fsm_state33, ap_CS_fsm_state27, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_block_state2_on_subcall_done, ap_block_state8_on_subcall_done, ap_block_state10_on_subcall_done, ap_block_state12_on_subcall_done, ap_block_state16_on_subcall_done, ap_block_state27_on_subcall_done, ap_block_state33_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_quantize_activation_fu_1087_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_linear_forward_no_mu_fu_911_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_cache_update_fu_1183_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_GEMM_3D_float_1_fu_1176_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((icmp_ln177_fu_1228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state20 => 
                if (((icmp_ln179_fu_1266_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state27 => 
                if (((ap_const_boolean_0 = ap_block_state27_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state27))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_GEMM_3D_float_fu_1169_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((icmp_ln210_fu_1368_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state31 => 
                if (((icmp_ln211_fu_1444_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state33 => 
                if (((ap_const_boolean_0 = ap_block_state33_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((grp_quantize_activation_fu_1087_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_linear_forward_no_mu_fu_911_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1265_fu_1282_p2 <= std_logic_vector(unsigned(sub_ln1265_reg_1487) + unsigned(zext_ln1265_2_fu_1278_p1));
    add_ln179_fu_1272_p2 <= std_logic_vector(unsigned(d_0_0_reg_878) + unsigned(ap_const_lv3_1));
    add_ln203_fu_1461_p2 <= std_logic_vector(unsigned(sub_ln203_reg_1550) + unsigned(zext_ln211_fu_1440_p1));
    add_ln210_fu_1374_p2 <= std_logic_vector(unsigned(h106_0_0_reg_889) + unsigned(ap_const_lv4_1));
    add_ln211_fu_1450_p2 <= std_logic_vector(unsigned(d107_0_0_reg_900) + unsigned(ap_const_lv6_1));
    add_ln212_fu_1456_p2 <= std_logic_vector(unsigned(zext_ln211_fu_1440_p1) + unsigned(sub_ln212_reg_1545));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state10_on_subcall_done_assign_proc : process(grp_linear_forward_no_mu_fu_911_ap_done, grp_reshape_2D_to_3D_fu_1198_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_1198_ap_done = ap_const_logic_0) or (grp_linear_forward_no_mu_fu_911_ap_done = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_ap_done, grp_reshape_2D_to_3D_fu_1198_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_1198_ap_done = ap_const_logic_0) or (grp_apply_rotary_pos_emb_fu_1157_ap_done = ap_const_logic_0));
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(grp_cache_update_fu_1183_ap_done, grp_transpose_last_two_d_fu_1192_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((grp_transpose_last_two_d_fu_1192_ap_done = ap_const_logic_0) or (grp_cache_update_fu_1183_ap_done = ap_const_logic_0));
    end process;


    ap_block_state27_on_subcall_done_assign_proc : process(grp_softmax_1_8_6_s_fu_1076_ap_done, grp_init_2d_mem_fu_1204_ap_done)
    begin
                ap_block_state27_on_subcall_done <= ((grp_init_2d_mem_fu_1204_ap_done = ap_const_logic_0) or (grp_softmax_1_8_6_s_fu_1076_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_rms_norm_384_s_fu_1067_ap_done, grp_init_2d_mem_fu_1204_ap_done, grp_init_2d_mem_fu_1210_ap_done, grp_init_2d_mem_fu_1216_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_init_2d_mem_fu_1216_ap_done = ap_const_logic_0) or (grp_init_2d_mem_fu_1210_ap_done = ap_const_logic_0) or (grp_init_2d_mem_fu_1204_ap_done = ap_const_logic_0) or (grp_rms_norm_384_s_fu_1067_ap_done = ap_const_logic_0));
    end process;


    ap_block_state33_on_subcall_done_assign_proc : process(grp_rms_norm_384_s_fu_1067_ap_done, grp_init_2d_mem_fu_1204_ap_done)
    begin
                ap_block_state33_on_subcall_done <= ((grp_init_2d_mem_fu_1204_ap_done = ap_const_logic_0) or (grp_rms_norm_384_s_fu_1067_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_linear_forward_no_mu_fu_911_ap_done, grp_reshape_2D_to_3D_fu_1198_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_1198_ap_done = ap_const_logic_0) or (grp_linear_forward_no_mu_fu_911_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_linear_forward_no_mu_fu_911_ap_done, ap_CS_fsm_state37)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_linear_forward_no_mu_fu_911_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_linear_forward_no_mu_fu_911_ap_done, ap_CS_fsm_state37)
    begin
        if (((grp_linear_forward_no_mu_fu_911_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_0_address0_assign_proc : process(ap_CS_fsm_state31, grp_GEMM_3D_float_fu_1169_output_0_V_address0, ap_CS_fsm_state29, sext_ln203_fu_1466_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_output_0_address0 <= sext_ln203_fu_1466_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_output_0_address0 <= grp_GEMM_3D_float_fu_1169_output_0_V_address0;
        else 
            attn_output_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    attn_output_0_ce0_assign_proc : process(ap_CS_fsm_state31, grp_GEMM_3D_float_fu_1169_output_0_V_ce0, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_output_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_output_0_ce0 <= grp_GEMM_3D_float_fu_1169_output_0_V_ce0;
        else 
            attn_output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_0_we0_assign_proc : process(grp_GEMM_3D_float_fu_1169_output_0_V_we0, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_output_0_we0 <= grp_GEMM_3D_float_fu_1169_output_0_V_we0;
        else 
            attn_output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_address0_assign_proc : process(ap_CS_fsm_state35, grp_rms_norm_384_s_fu_1067_input_0_V_address0, grp_quantize_activation_fu_1087_input_0_V_address0, grp_init_2d_mem_fu_1204_mem_0_V_address0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27, zext_ln212_1_fu_1474_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_address0 <= zext_ln212_1_fu_1474_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_address0 <= grp_init_2d_mem_fu_1204_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_address0 <= grp_quantize_activation_fu_1087_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_address0 <= grp_rms_norm_384_s_fu_1067_input_0_V_address0;
        else 
            attn_output_2D_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    attn_output_2D_0_V_ce0_assign_proc : process(ap_CS_fsm_state35, grp_rms_norm_384_s_fu_1067_input_0_V_ce0, grp_quantize_activation_fu_1087_input_0_V_ce0, grp_init_2d_mem_fu_1204_mem_0_V_ce0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_ce0 <= grp_init_2d_mem_fu_1204_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_ce0 <= grp_quantize_activation_fu_1087_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_ce0 <= grp_rms_norm_384_s_fu_1067_input_0_V_ce0;
        else 
            attn_output_2D_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_ce1_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_input_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_ce1 <= grp_quantize_activation_fu_1087_input_0_V_ce1;
        else 
            attn_output_2D_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_d0_assign_proc : process(attn_output_0_q0, grp_rms_norm_384_s_fu_1067_input_0_V_d0, grp_init_2d_mem_fu_1204_mem_0_V_d0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_d0 <= attn_output_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_d0 <= grp_init_2d_mem_fu_1204_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_d0 <= grp_rms_norm_384_s_fu_1067_input_0_V_d0;
        else 
            attn_output_2D_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    attn_output_2D_0_V_we0_assign_proc : process(grp_rms_norm_384_s_fu_1067_input_0_V_we0, grp_init_2d_mem_fu_1204_mem_0_V_we0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_we0 <= grp_init_2d_mem_fu_1204_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_we0 <= grp_rms_norm_384_s_fu_1067_input_0_V_we0;
        else 
            attn_output_2D_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_weights_0_V_address0_assign_proc : process(ap_CS_fsm_state20, attn_weights_0_V_ad_reg_1500, grp_softmax_1_8_6_s_fu_1076_input_0_V_address0, grp_GEMM_3D_float_fu_1169_input_1_0_V_address0, grp_GEMM_3D_float_1_fu_1176_output_0_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state27, sext_ln1265_fu_1287_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            attn_weights_0_V_address0 <= attn_weights_0_V_ad_reg_1500;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            attn_weights_0_V_address0 <= sext_ln1265_fu_1287_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_address0 <= grp_GEMM_3D_float_1_fu_1176_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_address0 <= grp_GEMM_3D_float_fu_1169_input_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_address0 <= grp_softmax_1_8_6_s_fu_1076_input_0_V_address0;
        else 
            attn_weights_0_V_address0 <= "XXXXXX";
        end if; 
    end process;


    attn_weights_0_V_ce0_assign_proc : process(ap_CS_fsm_state20, grp_softmax_1_8_6_s_fu_1076_input_0_V_ce0, grp_GEMM_3D_float_fu_1169_input_1_0_V_ce0, grp_GEMM_3D_float_1_fu_1176_output_0_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            attn_weights_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_ce0 <= grp_GEMM_3D_float_1_fu_1176_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_ce0 <= grp_GEMM_3D_float_fu_1169_input_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_ce0 <= grp_softmax_1_8_6_s_fu_1076_input_0_V_ce0;
        else 
            attn_weights_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_weights_0_V_d0_assign_proc : process(grp_softmax_1_8_6_s_fu_1076_input_0_V_d0, grp_GEMM_3D_float_1_fu_1176_output_0_V_d0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27, select_ln1148_2_fu_1360_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            attn_weights_0_V_d0 <= select_ln1148_2_fu_1360_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_d0 <= grp_GEMM_3D_float_1_fu_1176_output_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_d0 <= grp_softmax_1_8_6_s_fu_1076_input_0_V_d0;
        else 
            attn_weights_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    attn_weights_0_V_we0_assign_proc : process(grp_softmax_1_8_6_s_fu_1076_input_0_V_we0, grp_GEMM_3D_float_1_fu_1176_output_0_V_we0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            attn_weights_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_we0 <= grp_GEMM_3D_float_1_fu_1176_output_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_we0 <= grp_softmax_1_8_6_s_fu_1076_input_0_V_we0;
        else 
            attn_weights_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_address0, grp_init_2d_mem_fu_1204_mem_0_V_address0, ap_CS_fsm_state37, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            final_output_0_V_address0 <= grp_init_2d_mem_fu_1204_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_address0 <= grp_linear_forward_no_mu_fu_911_output_0_V_address0;
        else 
            final_output_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    final_output_0_V_address1 <= grp_linear_forward_no_mu_fu_911_output_0_V_address1;

    final_output_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce0, grp_init_2d_mem_fu_1204_mem_0_V_ce0, ap_CS_fsm_state37, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            final_output_0_V_ce0 <= grp_init_2d_mem_fu_1204_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_ce0 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce0;
        else 
            final_output_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce1, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_ce1 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce1;
        else 
            final_output_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_d0, grp_init_2d_mem_fu_1204_mem_0_V_d0, ap_CS_fsm_state37, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            final_output_0_V_d0 <= grp_init_2d_mem_fu_1204_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_d0 <= grp_linear_forward_no_mu_fu_911_output_0_V_d0;
        else 
            final_output_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    final_output_0_V_d1 <= grp_linear_forward_no_mu_fu_911_output_0_V_d1;

    final_output_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we0, grp_init_2d_mem_fu_1204_mem_0_V_we0, ap_CS_fsm_state37, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            final_output_0_V_we0 <= grp_init_2d_mem_fu_1204_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_we0 <= grp_linear_forward_no_mu_fu_911_output_0_V_we0;
        else 
            final_output_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we1, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_we1 <= grp_linear_forward_no_mu_fu_911_output_0_V_we1;
        else 
            final_output_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_GEMM_3D_float_1_fu_1176_ap_start <= grp_GEMM_3D_float_1_fu_1176_ap_start_reg;
    grp_GEMM_3D_float_fu_1169_ap_start <= grp_GEMM_3D_float_fu_1169_ap_start_reg;
    grp_apply_rotary_pos_emb_fu_1157_ap_start <= grp_apply_rotary_pos_emb_fu_1157_ap_start_reg;
    grp_cache_update_fu_1183_ap_start <= grp_cache_update_fu_1183_ap_start_reg;

    grp_cache_update_fu_1183_cache_in_V_q0_assign_proc : process(k_cache_V_q0, v_cache_V_q0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_cache_update_fu_1183_cache_in_V_q0 <= v_cache_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_cache_update_fu_1183_cache_in_V_q0 <= k_cache_V_q0;
        else 
            grp_cache_update_fu_1183_cache_in_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_cache_update_fu_1183_update_0_V_q0_assign_proc : process(v_proj_0_V_q0, k_embed_0_V_q0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_cache_update_fu_1183_update_0_V_q0 <= v_proj_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_cache_update_fu_1183_update_0_V_q0 <= k_embed_0_V_q0;
        else 
            grp_cache_update_fu_1183_update_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1311_p0 <= ap_const_lv113_1279A935CB44F3B(58 - 1 downto 0);
    grp_init_2d_mem_fu_1204_ap_start <= grp_init_2d_mem_fu_1204_ap_start_reg;
    grp_init_2d_mem_fu_1210_ap_start <= grp_init_2d_mem_fu_1210_ap_start_reg;
    grp_init_2d_mem_fu_1216_ap_start <= grp_init_2d_mem_fu_1216_ap_start_reg;
    grp_linear_forward_no_mu_fu_911_ap_start <= grp_linear_forward_no_mu_fu_911_ap_start_reg;

    grp_linear_forward_no_mu_fu_911_input_0_0_0_V_q0_assign_proc : process(quantized_hidden_sta_q0, quantized_final_outp_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_0_0_0_V_q0 <= quantized_final_outp_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_0_0_0_V_q0 <= quantized_hidden_sta_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_0_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_0_1_0_V_q0_assign_proc : process(quantized_hidden_sta_1_q0, quantized_final_outp_1_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_0_1_0_V_q0 <= quantized_final_outp_1_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_0_1_0_V_q0 <= quantized_hidden_sta_1_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_0_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_0_2_0_V_q0_assign_proc : process(quantized_hidden_sta_2_q0, quantized_final_outp_2_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_0_2_0_V_q0 <= quantized_final_outp_2_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_0_2_0_V_q0 <= quantized_hidden_sta_2_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_0_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_0_3_0_V_q0_assign_proc : process(quantized_hidden_sta_3_q0, quantized_final_outp_3_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_0_3_0_V_q0 <= quantized_final_outp_3_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_0_3_0_V_q0 <= quantized_hidden_sta_3_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_0_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_10_0_0_V_q0_assign_proc : process(quantized_hidden_sta_40_q0, quantized_final_outp_40_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_10_0_0_V_q0 <= quantized_final_outp_40_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_10_0_0_V_q0 <= quantized_hidden_sta_40_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_10_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_10_1_0_V_q0_assign_proc : process(quantized_hidden_sta_41_q0, quantized_final_outp_41_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_10_1_0_V_q0 <= quantized_final_outp_41_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_10_1_0_V_q0 <= quantized_hidden_sta_41_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_10_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_10_2_0_V_q0_assign_proc : process(quantized_hidden_sta_42_q0, quantized_final_outp_42_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_10_2_0_V_q0 <= quantized_final_outp_42_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_10_2_0_V_q0 <= quantized_hidden_sta_42_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_10_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_10_3_0_V_q0_assign_proc : process(quantized_hidden_sta_43_q0, quantized_final_outp_43_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_10_3_0_V_q0 <= quantized_final_outp_43_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_10_3_0_V_q0 <= quantized_hidden_sta_43_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_10_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_11_0_0_V_q0_assign_proc : process(quantized_hidden_sta_44_q0, quantized_final_outp_44_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_11_0_0_V_q0 <= quantized_final_outp_44_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_11_0_0_V_q0 <= quantized_hidden_sta_44_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_11_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_11_1_0_V_q0_assign_proc : process(quantized_hidden_sta_45_q0, quantized_final_outp_45_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_11_1_0_V_q0 <= quantized_final_outp_45_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_11_1_0_V_q0 <= quantized_hidden_sta_45_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_11_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_11_2_0_V_q0_assign_proc : process(quantized_hidden_sta_46_q0, quantized_final_outp_46_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_11_2_0_V_q0 <= quantized_final_outp_46_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_11_2_0_V_q0 <= quantized_hidden_sta_46_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_11_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_11_3_0_V_q0_assign_proc : process(quantized_hidden_sta_47_q0, quantized_final_outp_47_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_11_3_0_V_q0 <= quantized_final_outp_47_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_11_3_0_V_q0 <= quantized_hidden_sta_47_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_11_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_12_0_0_V_q0_assign_proc : process(quantized_hidden_sta_48_q0, quantized_final_outp_48_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_12_0_0_V_q0 <= quantized_final_outp_48_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_12_0_0_V_q0 <= quantized_hidden_sta_48_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_12_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_12_1_0_V_q0_assign_proc : process(quantized_hidden_sta_49_q0, quantized_final_outp_49_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_12_1_0_V_q0 <= quantized_final_outp_49_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_12_1_0_V_q0 <= quantized_hidden_sta_49_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_12_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_12_2_0_V_q0_assign_proc : process(quantized_hidden_sta_50_q0, quantized_final_outp_50_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_12_2_0_V_q0 <= quantized_final_outp_50_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_12_2_0_V_q0 <= quantized_hidden_sta_50_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_12_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_12_3_0_V_q0_assign_proc : process(quantized_hidden_sta_51_q0, quantized_final_outp_51_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_12_3_0_V_q0 <= quantized_final_outp_51_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_12_3_0_V_q0 <= quantized_hidden_sta_51_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_12_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_13_0_0_V_q0_assign_proc : process(quantized_hidden_sta_52_q0, quantized_final_outp_52_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_13_0_0_V_q0 <= quantized_final_outp_52_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_13_0_0_V_q0 <= quantized_hidden_sta_52_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_13_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_13_1_0_V_q0_assign_proc : process(quantized_hidden_sta_53_q0, quantized_final_outp_53_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_13_1_0_V_q0 <= quantized_final_outp_53_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_13_1_0_V_q0 <= quantized_hidden_sta_53_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_13_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_13_2_0_V_q0_assign_proc : process(quantized_hidden_sta_54_q0, quantized_final_outp_54_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_13_2_0_V_q0 <= quantized_final_outp_54_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_13_2_0_V_q0 <= quantized_hidden_sta_54_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_13_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_13_3_0_V_q0_assign_proc : process(quantized_hidden_sta_55_q0, quantized_final_outp_55_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_13_3_0_V_q0 <= quantized_final_outp_55_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_13_3_0_V_q0 <= quantized_hidden_sta_55_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_13_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_14_0_0_V_q0_assign_proc : process(quantized_hidden_sta_56_q0, quantized_final_outp_56_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_14_0_0_V_q0 <= quantized_final_outp_56_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_14_0_0_V_q0 <= quantized_hidden_sta_56_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_14_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_14_1_0_V_q0_assign_proc : process(quantized_hidden_sta_57_q0, quantized_final_outp_57_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_14_1_0_V_q0 <= quantized_final_outp_57_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_14_1_0_V_q0 <= quantized_hidden_sta_57_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_14_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_14_2_0_V_q0_assign_proc : process(quantized_hidden_sta_58_q0, quantized_final_outp_58_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_14_2_0_V_q0 <= quantized_final_outp_58_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_14_2_0_V_q0 <= quantized_hidden_sta_58_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_14_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_14_3_0_V_q0_assign_proc : process(quantized_hidden_sta_59_q0, quantized_final_outp_59_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_14_3_0_V_q0 <= quantized_final_outp_59_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_14_3_0_V_q0 <= quantized_hidden_sta_59_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_14_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_15_0_0_V_q0_assign_proc : process(quantized_hidden_sta_60_q0, quantized_final_outp_60_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_15_0_0_V_q0 <= quantized_final_outp_60_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_15_0_0_V_q0 <= quantized_hidden_sta_60_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_15_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_15_1_0_V_q0_assign_proc : process(quantized_hidden_sta_61_q0, quantized_final_outp_61_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_15_1_0_V_q0 <= quantized_final_outp_61_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_15_1_0_V_q0 <= quantized_hidden_sta_61_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_15_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_15_2_0_V_q0_assign_proc : process(quantized_hidden_sta_62_q0, quantized_final_outp_62_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_15_2_0_V_q0 <= quantized_final_outp_62_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_15_2_0_V_q0 <= quantized_hidden_sta_62_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_15_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_15_3_0_V_q0_assign_proc : process(quantized_hidden_sta_63_q0, quantized_final_outp_63_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_15_3_0_V_q0 <= quantized_final_outp_63_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_15_3_0_V_q0 <= quantized_hidden_sta_63_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_15_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_1_0_0_V_q0_assign_proc : process(quantized_hidden_sta_4_q0, quantized_final_outp_4_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_1_0_0_V_q0 <= quantized_final_outp_4_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_1_0_0_V_q0 <= quantized_hidden_sta_4_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_1_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_1_1_0_V_q0_assign_proc : process(quantized_hidden_sta_5_q0, quantized_final_outp_5_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_1_1_0_V_q0 <= quantized_final_outp_5_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_1_1_0_V_q0 <= quantized_hidden_sta_5_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_1_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_1_2_0_V_q0_assign_proc : process(quantized_hidden_sta_6_q0, quantized_final_outp_6_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_1_2_0_V_q0 <= quantized_final_outp_6_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_1_2_0_V_q0 <= quantized_hidden_sta_6_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_1_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_1_3_0_V_q0_assign_proc : process(quantized_hidden_sta_7_q0, quantized_final_outp_7_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_1_3_0_V_q0 <= quantized_final_outp_7_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_1_3_0_V_q0 <= quantized_hidden_sta_7_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_1_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_2_0_0_V_q0_assign_proc : process(quantized_hidden_sta_8_q0, quantized_final_outp_8_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_2_0_0_V_q0 <= quantized_final_outp_8_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_2_0_0_V_q0 <= quantized_hidden_sta_8_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_2_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_2_1_0_V_q0_assign_proc : process(quantized_hidden_sta_9_q0, quantized_final_outp_9_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_2_1_0_V_q0 <= quantized_final_outp_9_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_2_1_0_V_q0 <= quantized_hidden_sta_9_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_2_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_2_2_0_V_q0_assign_proc : process(quantized_hidden_sta_10_q0, quantized_final_outp_10_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_2_2_0_V_q0 <= quantized_final_outp_10_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_2_2_0_V_q0 <= quantized_hidden_sta_10_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_2_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_2_3_0_V_q0_assign_proc : process(quantized_hidden_sta_11_q0, quantized_final_outp_11_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_2_3_0_V_q0 <= quantized_final_outp_11_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_2_3_0_V_q0 <= quantized_hidden_sta_11_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_2_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_3_0_0_V_q0_assign_proc : process(quantized_hidden_sta_12_q0, quantized_final_outp_12_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_3_0_0_V_q0 <= quantized_final_outp_12_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_3_0_0_V_q0 <= quantized_hidden_sta_12_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_3_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_3_1_0_V_q0_assign_proc : process(quantized_hidden_sta_13_q0, quantized_final_outp_13_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_3_1_0_V_q0 <= quantized_final_outp_13_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_3_1_0_V_q0 <= quantized_hidden_sta_13_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_3_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_3_2_0_V_q0_assign_proc : process(quantized_hidden_sta_14_q0, quantized_final_outp_14_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_3_2_0_V_q0 <= quantized_final_outp_14_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_3_2_0_V_q0 <= quantized_hidden_sta_14_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_3_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_3_3_0_V_q0_assign_proc : process(quantized_hidden_sta_15_q0, quantized_final_outp_15_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_3_3_0_V_q0 <= quantized_final_outp_15_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_3_3_0_V_q0 <= quantized_hidden_sta_15_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_3_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_4_0_0_V_q0_assign_proc : process(quantized_hidden_sta_16_q0, quantized_final_outp_16_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_4_0_0_V_q0 <= quantized_final_outp_16_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_4_0_0_V_q0 <= quantized_hidden_sta_16_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_4_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_4_1_0_V_q0_assign_proc : process(quantized_hidden_sta_17_q0, quantized_final_outp_17_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_4_1_0_V_q0 <= quantized_final_outp_17_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_4_1_0_V_q0 <= quantized_hidden_sta_17_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_4_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_4_2_0_V_q0_assign_proc : process(quantized_hidden_sta_18_q0, quantized_final_outp_18_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_4_2_0_V_q0 <= quantized_final_outp_18_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_4_2_0_V_q0 <= quantized_hidden_sta_18_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_4_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_4_3_0_V_q0_assign_proc : process(quantized_hidden_sta_19_q0, quantized_final_outp_19_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_4_3_0_V_q0 <= quantized_final_outp_19_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_4_3_0_V_q0 <= quantized_hidden_sta_19_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_4_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_5_0_0_V_q0_assign_proc : process(quantized_hidden_sta_20_q0, quantized_final_outp_20_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_5_0_0_V_q0 <= quantized_final_outp_20_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_5_0_0_V_q0 <= quantized_hidden_sta_20_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_5_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_5_1_0_V_q0_assign_proc : process(quantized_hidden_sta_21_q0, quantized_final_outp_21_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_5_1_0_V_q0 <= quantized_final_outp_21_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_5_1_0_V_q0 <= quantized_hidden_sta_21_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_5_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_5_2_0_V_q0_assign_proc : process(quantized_hidden_sta_22_q0, quantized_final_outp_22_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_5_2_0_V_q0 <= quantized_final_outp_22_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_5_2_0_V_q0 <= quantized_hidden_sta_22_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_5_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_5_3_0_V_q0_assign_proc : process(quantized_hidden_sta_23_q0, quantized_final_outp_23_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_5_3_0_V_q0 <= quantized_final_outp_23_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_5_3_0_V_q0 <= quantized_hidden_sta_23_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_5_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_6_0_0_V_q0_assign_proc : process(quantized_hidden_sta_24_q0, quantized_final_outp_24_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_6_0_0_V_q0 <= quantized_final_outp_24_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_6_0_0_V_q0 <= quantized_hidden_sta_24_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_6_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_6_1_0_V_q0_assign_proc : process(quantized_hidden_sta_25_q0, quantized_final_outp_25_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_6_1_0_V_q0 <= quantized_final_outp_25_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_6_1_0_V_q0 <= quantized_hidden_sta_25_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_6_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_6_2_0_V_q0_assign_proc : process(quantized_hidden_sta_26_q0, quantized_final_outp_26_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_6_2_0_V_q0 <= quantized_final_outp_26_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_6_2_0_V_q0 <= quantized_hidden_sta_26_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_6_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_6_3_0_V_q0_assign_proc : process(quantized_hidden_sta_27_q0, quantized_final_outp_27_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_6_3_0_V_q0 <= quantized_final_outp_27_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_6_3_0_V_q0 <= quantized_hidden_sta_27_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_6_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_7_0_0_V_q0_assign_proc : process(quantized_hidden_sta_28_q0, quantized_final_outp_28_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_7_0_0_V_q0 <= quantized_final_outp_28_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_7_0_0_V_q0 <= quantized_hidden_sta_28_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_7_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_7_1_0_V_q0_assign_proc : process(quantized_hidden_sta_29_q0, quantized_final_outp_29_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_7_1_0_V_q0 <= quantized_final_outp_29_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_7_1_0_V_q0 <= quantized_hidden_sta_29_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_7_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_7_2_0_V_q0_assign_proc : process(quantized_hidden_sta_30_q0, quantized_final_outp_30_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_7_2_0_V_q0 <= quantized_final_outp_30_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_7_2_0_V_q0 <= quantized_hidden_sta_30_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_7_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_7_3_0_V_q0_assign_proc : process(quantized_hidden_sta_31_q0, quantized_final_outp_31_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_7_3_0_V_q0 <= quantized_final_outp_31_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_7_3_0_V_q0 <= quantized_hidden_sta_31_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_7_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_8_0_0_V_q0_assign_proc : process(quantized_hidden_sta_32_q0, quantized_final_outp_32_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_8_0_0_V_q0 <= quantized_final_outp_32_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_8_0_0_V_q0 <= quantized_hidden_sta_32_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_8_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_8_1_0_V_q0_assign_proc : process(quantized_hidden_sta_33_q0, quantized_final_outp_33_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_8_1_0_V_q0 <= quantized_final_outp_33_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_8_1_0_V_q0 <= quantized_hidden_sta_33_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_8_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_8_2_0_V_q0_assign_proc : process(quantized_hidden_sta_34_q0, quantized_final_outp_34_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_8_2_0_V_q0 <= quantized_final_outp_34_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_8_2_0_V_q0 <= quantized_hidden_sta_34_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_8_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_8_3_0_V_q0_assign_proc : process(quantized_hidden_sta_35_q0, quantized_final_outp_35_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_8_3_0_V_q0 <= quantized_final_outp_35_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_8_3_0_V_q0 <= quantized_hidden_sta_35_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_8_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_9_0_0_V_q0_assign_proc : process(quantized_hidden_sta_36_q0, quantized_final_outp_36_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_9_0_0_V_q0 <= quantized_final_outp_36_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_9_0_0_V_q0 <= quantized_hidden_sta_36_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_9_0_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_9_1_0_V_q0_assign_proc : process(quantized_hidden_sta_37_q0, quantized_final_outp_37_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_9_1_0_V_q0 <= quantized_final_outp_37_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_9_1_0_V_q0 <= quantized_hidden_sta_37_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_9_1_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_9_2_0_V_q0_assign_proc : process(quantized_hidden_sta_38_q0, quantized_final_outp_38_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_9_2_0_V_q0 <= quantized_final_outp_38_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_9_2_0_V_q0 <= quantized_hidden_sta_38_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_9_2_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_input_9_3_0_V_q0_assign_proc : process(quantized_hidden_sta_39_q0, quantized_final_outp_39_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_input_9_3_0_V_q0 <= quantized_final_outp_39_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_911_input_9_3_0_V_q0 <= quantized_hidden_sta_39_q0;
        else 
            grp_linear_forward_no_mu_fu_911_input_9_3_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_output_0_V_q0_assign_proc : process(final_output_0_V_q0, q_proj_re_0_V_q0, k_proj_re_0_V_q0, v_proj_re_0_V_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_output_0_V_q0 <= final_output_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_output_0_V_q0 <= v_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_output_0_V_q0 <= k_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_output_0_V_q0 <= q_proj_re_0_V_q0;
        else 
            grp_linear_forward_no_mu_fu_911_output_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_0_q0_assign_proc : process(q_weights_0_q0, k_weights_0_q0, v_weights_0_q0, o_weights_0_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_0_q0 <= o_weights_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_0_q0 <= v_weights_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_0_q0 <= k_weights_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_0_q0 <= q_weights_0_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_0_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_10_q0_assign_proc : process(q_weights_10_q0, k_weights_10_q0, v_weights_10_q0, o_weights_10_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_10_q0 <= o_weights_10_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_10_q0 <= v_weights_10_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_10_q0 <= k_weights_10_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_10_q0 <= q_weights_10_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_10_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_11_q0_assign_proc : process(q_weights_11_q0, k_weights_11_q0, v_weights_11_q0, o_weights_11_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_11_q0 <= o_weights_11_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_11_q0 <= v_weights_11_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_11_q0 <= k_weights_11_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_11_q0 <= q_weights_11_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_11_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_12_q0_assign_proc : process(q_weights_12_q0, k_weights_12_q0, v_weights_12_q0, o_weights_12_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_12_q0 <= o_weights_12_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_12_q0 <= v_weights_12_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_12_q0 <= k_weights_12_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_12_q0 <= q_weights_12_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_12_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_13_q0_assign_proc : process(q_weights_13_q0, k_weights_13_q0, v_weights_13_q0, o_weights_13_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_13_q0 <= o_weights_13_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_13_q0 <= v_weights_13_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_13_q0 <= k_weights_13_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_13_q0 <= q_weights_13_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_13_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_14_q0_assign_proc : process(q_weights_14_q0, k_weights_14_q0, v_weights_14_q0, o_weights_14_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_14_q0 <= o_weights_14_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_14_q0 <= v_weights_14_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_14_q0 <= k_weights_14_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_14_q0 <= q_weights_14_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_14_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_15_q0_assign_proc : process(q_weights_15_q0, k_weights_15_q0, v_weights_15_q0, o_weights_15_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_15_q0 <= o_weights_15_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_15_q0 <= v_weights_15_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_15_q0 <= k_weights_15_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_15_q0 <= q_weights_15_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_15_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_1_q0_assign_proc : process(q_weights_1_q0, k_weights_1_q0, v_weights_1_q0, o_weights_1_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_1_q0 <= o_weights_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_1_q0 <= v_weights_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_1_q0 <= k_weights_1_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_1_q0 <= q_weights_1_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_1_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_2_q0_assign_proc : process(q_weights_2_q0, k_weights_2_q0, v_weights_2_q0, o_weights_2_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_2_q0 <= o_weights_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_2_q0 <= v_weights_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_2_q0 <= k_weights_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_2_q0 <= q_weights_2_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_2_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_3_q0_assign_proc : process(q_weights_3_q0, k_weights_3_q0, v_weights_3_q0, o_weights_3_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_3_q0 <= o_weights_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_3_q0 <= v_weights_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_3_q0 <= k_weights_3_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_3_q0 <= q_weights_3_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_3_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_4_q0_assign_proc : process(q_weights_4_q0, k_weights_4_q0, v_weights_4_q0, o_weights_4_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_4_q0 <= o_weights_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_4_q0 <= v_weights_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_4_q0 <= k_weights_4_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_4_q0 <= q_weights_4_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_4_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_5_q0_assign_proc : process(q_weights_5_q0, k_weights_5_q0, v_weights_5_q0, o_weights_5_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_5_q0 <= o_weights_5_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_5_q0 <= v_weights_5_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_5_q0 <= k_weights_5_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_5_q0 <= q_weights_5_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_5_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_6_q0_assign_proc : process(q_weights_6_q0, k_weights_6_q0, v_weights_6_q0, o_weights_6_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_6_q0 <= o_weights_6_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_6_q0 <= v_weights_6_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_6_q0 <= k_weights_6_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_6_q0 <= q_weights_6_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_6_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_7_q0_assign_proc : process(q_weights_7_q0, k_weights_7_q0, v_weights_7_q0, o_weights_7_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_7_q0 <= o_weights_7_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_7_q0 <= v_weights_7_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_7_q0 <= k_weights_7_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_7_q0 <= q_weights_7_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_7_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_8_q0_assign_proc : process(q_weights_8_q0, k_weights_8_q0, v_weights_8_q0, o_weights_8_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_8_q0 <= o_weights_8_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_8_q0 <= v_weights_8_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_8_q0 <= k_weights_8_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_8_q0 <= q_weights_8_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_8_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_packed_weights_9_q0_assign_proc : process(q_weights_9_q0, k_weights_9_q0, v_weights_9_q0, o_weights_9_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_9_q0 <= o_weights_9_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_9_q0 <= v_weights_9_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_9_q0 <= k_weights_9_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_packed_weights_9_q0 <= q_weights_9_q0;
        else 
            grp_linear_forward_no_mu_fu_911_packed_weights_9_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_911_w_scale_V_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_911_w_scale_V <= ap_const_lv22_B1C47;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_911_w_scale_V <= ap_const_lv22_AED1D;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_911_w_scale_V <= ap_const_lv22_12D593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_911_w_scale_V <= ap_const_lv22_132AE2;
        else 
            grp_linear_forward_no_mu_fu_911_w_scale_V <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_quantize_activation_fu_1087_ap_start <= grp_quantize_activation_fu_1087_ap_start_reg;

    grp_quantize_activation_fu_1087_input_0_V_q0_assign_proc : process(hidden_states_0_V_q0, ap_CS_fsm_state4, ap_CS_fsm_state35, attn_output_2D_0_V_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_quantize_activation_fu_1087_input_0_V_q0 <= attn_output_2D_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_quantize_activation_fu_1087_input_0_V_q0 <= hidden_states_0_V_q0;
        else 
            grp_quantize_activation_fu_1087_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_quantize_activation_fu_1087_input_0_V_q1_assign_proc : process(hidden_states_0_V_q1, ap_CS_fsm_state4, ap_CS_fsm_state35, attn_output_2D_0_V_q1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_quantize_activation_fu_1087_input_0_V_q1 <= attn_output_2D_0_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_quantize_activation_fu_1087_input_0_V_q1 <= hidden_states_0_V_q1;
        else 
            grp_quantize_activation_fu_1087_input_0_V_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_reshape_2D_to_3D_fu_1198_ap_start <= grp_reshape_2D_to_3D_fu_1198_ap_start_reg;

    grp_reshape_2D_to_3D_fu_1198_input_0_V_q0_assign_proc : process(q_proj_re_0_V_q0, k_proj_re_0_V_q0, v_proj_re_0_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_reshape_2D_to_3D_fu_1198_input_0_V_q0 <= v_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_reshape_2D_to_3D_fu_1198_input_0_V_q0 <= k_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_reshape_2D_to_3D_fu_1198_input_0_V_q0 <= q_proj_re_0_V_q0;
        else 
            grp_reshape_2D_to_3D_fu_1198_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_rms_norm_384_s_fu_1067_ap_start <= grp_rms_norm_384_s_fu_1067_ap_start_reg;

    grp_rms_norm_384_s_fu_1067_input_0_V_q0_assign_proc : process(hidden_states_0_V_q0, attn_output_2D_0_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_rms_norm_384_s_fu_1067_input_0_V_q0 <= attn_output_2D_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_rms_norm_384_s_fu_1067_input_0_V_q0 <= hidden_states_0_V_q0;
        else 
            grp_rms_norm_384_s_fu_1067_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rms_norm_384_s_fu_1067_weight_V_q0_assign_proc : process(ln_weight_in_V_q0, ln_weight_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_rms_norm_384_s_fu_1067_weight_V_q0 <= ln_weight_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_rms_norm_384_s_fu_1067_weight_V_q0 <= ln_weight_in_V_q0;
        else 
            grp_rms_norm_384_s_fu_1067_weight_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_softmax_1_8_6_s_fu_1076_ap_start <= grp_softmax_1_8_6_s_fu_1076_ap_start_reg;
    grp_transpose_last_two_d_fu_1192_ap_start <= grp_transpose_last_two_d_fu_1192_ap_start_reg;
    h_fu_1234_p2 <= std_logic_vector(unsigned(h_0_reg_867) + unsigned(ap_const_lv4_1));

    hidden_states_0_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_rms_norm_384_s_fu_1067_input_0_V_address0, grp_quantize_activation_fu_1087_input_0_V_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_address0 <= grp_quantize_activation_fu_1087_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_address0 <= grp_rms_norm_384_s_fu_1067_input_0_V_address0;
        else 
            hidden_states_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    hidden_states_0_V_address1 <= grp_quantize_activation_fu_1087_input_0_V_address1;

    hidden_states_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_rms_norm_384_s_fu_1067_input_0_V_ce0, grp_quantize_activation_fu_1087_input_0_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_ce0 <= grp_quantize_activation_fu_1087_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_ce0 <= grp_rms_norm_384_s_fu_1067_input_0_V_ce0;
        else 
            hidden_states_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hidden_states_0_V_ce1_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_input_0_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_ce1 <= grp_quantize_activation_fu_1087_input_0_V_ce1;
        else 
            hidden_states_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    hidden_states_0_V_d0 <= grp_rms_norm_384_s_fu_1067_input_0_V_d0;

    hidden_states_0_V_we0_assign_proc : process(grp_rms_norm_384_s_fu_1067_input_0_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_we0 <= grp_rms_norm_384_s_fu_1067_input_0_V_we0;
        else 
            hidden_states_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln177_fu_1228_p2 <= "1" when (h_0_reg_867 = ap_const_lv4_8) else "0";
    icmp_ln179_fu_1266_p2 <= "1" when (d_0_0_reg_878 = ap_const_lv3_6) else "0";
    icmp_ln210_fu_1368_p2 <= "1" when (h106_0_0_reg_889 = ap_const_lv4_8) else "0";
    icmp_ln211_fu_1444_p2 <= "1" when (d107_0_0_reg_900 = ap_const_lv6_30) else "0";

    k_cache_V_ce0_assign_proc : process(grp_cache_update_fu_1183_cache_in_V_ce0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_V_ce0 <= grp_cache_update_fu_1183_cache_in_V_ce0;
        else 
            k_cache_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_upd_V_address0_assign_proc : process(grp_cache_update_fu_1183_cache_out_V_address0, grp_transpose_last_two_d_fu_1192_input_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_cache_upd_V_address0 <= grp_transpose_last_two_d_fu_1192_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_address0 <= grp_cache_update_fu_1183_cache_out_V_address0;
        else 
            k_cache_upd_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_cache_upd_V_ce0_assign_proc : process(grp_cache_update_fu_1183_cache_out_V_ce0, grp_transpose_last_two_d_fu_1192_input_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_cache_upd_V_ce0 <= grp_transpose_last_two_d_fu_1192_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_ce0 <= grp_cache_update_fu_1183_cache_out_V_ce0;
        else 
            k_cache_upd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_upd_V_we0_assign_proc : process(grp_cache_update_fu_1183_cache_out_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_we0 <= grp_cache_update_fu_1183_cache_out_V_we0;
        else 
            k_cache_upd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_embed_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_address0, grp_cache_update_fu_1183_update_0_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_embed_0_V_address0 <= grp_cache_update_fu_1183_update_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_address0 <= grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_address0;
        else 
            k_embed_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    k_embed_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_ce0, grp_cache_update_fu_1183_update_0_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_embed_0_V_ce0 <= grp_cache_update_fu_1183_update_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_ce0;
        else 
            k_embed_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_embed_0_V_we0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_we0 <= grp_apply_rotary_pos_emb_fu_1157_output_k_0_V_we0;
        else 
            k_embed_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_address0, grp_reshape_2D_to_3D_fu_1198_output_0_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_address0 <= grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_address0;
        else 
            k_proj_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    k_proj_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce0, grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce0;
        else 
            k_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_ce1_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_ce1 <= grp_apply_rotary_pos_emb_fu_1157_input_k_0_V_ce1;
        else 
            k_proj_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_1198_output_0_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_we0;
        else 
            k_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_address0, grp_reshape_2D_to_3D_fu_1198_input_0_V_address0, grp_init_2d_mem_fu_1210_mem_0_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_address0 <= grp_init_2d_mem_fu_1210_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_1198_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_911_output_0_V_address0;
        else 
            k_proj_re_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    k_proj_re_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce0, grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0, grp_init_2d_mem_fu_1210_mem_0_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_1210_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce0;
        else 
            k_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_ce1 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce1;
        else 
            k_proj_re_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_d0, grp_init_2d_mem_fu_1210_mem_0_V_d0, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_d0 <= grp_init_2d_mem_fu_1210_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_911_output_0_V_d0;
        else 
            k_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_proj_re_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we0, grp_init_2d_mem_fu_1210_mem_0_V_we0, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            k_proj_re_0_V_we0 <= grp_init_2d_mem_fu_1210_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_911_output_0_V_we0;
        else 
            k_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_we1 <= grp_linear_forward_no_mu_fu_911_output_0_V_we1;
        else 
            k_proj_re_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_transposed_V_address0_assign_proc : process(grp_GEMM_3D_float_1_fu_1176_input_2_V_address0, grp_transpose_last_two_d_fu_1192_output_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_address0 <= grp_transpose_last_two_d_fu_1192_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            k_proj_transposed_V_address0 <= grp_GEMM_3D_float_1_fu_1176_input_2_V_address0;
        else 
            k_proj_transposed_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    k_proj_transposed_V_ce0_assign_proc : process(grp_GEMM_3D_float_1_fu_1176_input_2_V_ce0, grp_transpose_last_two_d_fu_1192_output_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_ce0 <= grp_transpose_last_two_d_fu_1192_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            k_proj_transposed_V_ce0 <= grp_GEMM_3D_float_1_fu_1176_input_2_V_ce0;
        else 
            k_proj_transposed_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_transposed_V_we0_assign_proc : process(grp_transpose_last_two_d_fu_1192_output_V_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_we0 <= grp_transpose_last_two_d_fu_1192_output_V_we0;
        else 
            k_proj_transposed_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_0_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_0_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0;
        else 
            k_weights_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_10_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_10_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0;
        else 
            k_weights_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_11_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_11_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0;
        else 
            k_weights_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_12_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_12_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0;
        else 
            k_weights_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_13_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_13_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0;
        else 
            k_weights_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_14_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_14_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0;
        else 
            k_weights_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_15_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_15_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0;
        else 
            k_weights_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_1_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_1_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0;
        else 
            k_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_2_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_2_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0;
        else 
            k_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_3_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_3_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0;
        else 
            k_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_4_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_4_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0;
        else 
            k_weights_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_5_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_5_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0;
        else 
            k_weights_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_6_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_6_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0;
        else 
            k_weights_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_7_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_7_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0;
        else 
            k_weights_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_8_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_8_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0;
        else 
            k_weights_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_9_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_9_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0;
        else 
            k_weights_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ln_weight_V_ce0_assign_proc : process(grp_rms_norm_384_s_fu_1067_weight_V_ce0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ln_weight_V_ce0 <= grp_rms_norm_384_s_fu_1067_weight_V_ce0;
        else 
            ln_weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ln_weight_in_V_ce0_assign_proc : process(grp_rms_norm_384_s_fu_1067_weight_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ln_weight_in_V_ce0 <= grp_rms_norm_384_s_fu_1067_weight_V_ce0;
        else 
            ln_weight_in_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_0_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_0_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0;
        else 
            o_weights_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_10_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_10_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0;
        else 
            o_weights_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_11_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_11_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0;
        else 
            o_weights_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_12_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_12_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0;
        else 
            o_weights_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_13_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_13_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0;
        else 
            o_weights_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_14_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_14_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0;
        else 
            o_weights_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_15_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_15_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0;
        else 
            o_weights_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_1_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_1_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0;
        else 
            o_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_2_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_2_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0;
        else 
            o_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_3_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_3_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0;
        else 
            o_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_4_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_4_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0;
        else 
            o_weights_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_5_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_5_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0;
        else 
            o_weights_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_6_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_6_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0;
        else 
            o_weights_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_7_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_7_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0;
        else 
            o_weights_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_8_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_8_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0;
        else 
            o_weights_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_9_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_9_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0;
        else 
            o_weights_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_embed_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_address0, grp_GEMM_3D_float_1_fu_1176_input_1_0_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            q_embed_0_V_address0 <= grp_GEMM_3D_float_1_fu_1176_input_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_address0 <= grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_address0;
        else 
            q_embed_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    q_embed_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_ce0, grp_GEMM_3D_float_1_fu_1176_input_1_0_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            q_embed_0_V_ce0 <= grp_GEMM_3D_float_1_fu_1176_input_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_ce0;
        else 
            q_embed_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_embed_0_V_we0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_we0 <= grp_apply_rotary_pos_emb_fu_1157_output_q_0_V_we0;
        else 
            q_embed_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_address0, grp_reshape_2D_to_3D_fu_1198_output_0_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_address0 <= grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_address0;
        else 
            q_proj_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    q_proj_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce0, grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce0;
        else 
            q_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_ce1_assign_proc : process(grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_ce1 <= grp_apply_rotary_pos_emb_fu_1157_input_q_0_V_ce1;
        else 
            q_proj_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_1198_output_0_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_we0;
        else 
            q_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_address0, grp_reshape_2D_to_3D_fu_1198_input_0_V_address0, grp_init_2d_mem_fu_1204_mem_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_address0 <= grp_init_2d_mem_fu_1204_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_1198_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_911_output_0_V_address0;
        else 
            q_proj_re_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    q_proj_re_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce0, grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0, grp_init_2d_mem_fu_1204_mem_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_1204_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce0;
        else 
            q_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_ce1 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce1;
        else 
            q_proj_re_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_d0, grp_init_2d_mem_fu_1204_mem_0_V_d0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_d0 <= grp_init_2d_mem_fu_1204_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_911_output_0_V_d0;
        else 
            q_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    q_proj_re_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we0, grp_init_2d_mem_fu_1204_mem_0_V_we0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            q_proj_re_0_V_we0 <= grp_init_2d_mem_fu_1204_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_911_output_0_V_we0;
        else 
            q_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_we1 <= grp_linear_forward_no_mu_fu_911_output_0_V_we1;
        else 
            q_proj_re_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_0_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_0_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0;
        else 
            q_weights_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_10_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_10_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0;
        else 
            q_weights_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_11_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_11_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0;
        else 
            q_weights_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_12_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_12_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0;
        else 
            q_weights_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_13_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_13_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0;
        else 
            q_weights_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_14_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_14_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0;
        else 
            q_weights_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_15_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_15_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0;
        else 
            q_weights_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_1_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_1_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0;
        else 
            q_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_2_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_2_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0;
        else 
            q_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_3_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_3_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0;
        else 
            q_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_4_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_4_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0;
        else 
            q_weights_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_5_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_5_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0;
        else 
            q_weights_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_6_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_6_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0;
        else 
            q_weights_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_7_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_7_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0;
        else 
            q_weights_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_8_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_8_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0;
        else 
            q_weights_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_9_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_9_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0;
        else 
            q_weights_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_10_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_10_address0 <= grp_quantize_activation_fu_1087_output_states_2_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_10_address0 <= grp_linear_forward_no_mu_fu_911_input_2_2_0_V_address0;
        else 
            quantized_final_outp_10_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_10_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_10_ce0 <= grp_quantize_activation_fu_1087_output_states_2_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_10_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_2_0_V_ce0;
        else 
            quantized_final_outp_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_10_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_2_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_10_we0 <= grp_quantize_activation_fu_1087_output_states_2_2_0_V_we0;
        else 
            quantized_final_outp_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_11_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_11_address0 <= grp_quantize_activation_fu_1087_output_states_2_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_11_address0 <= grp_linear_forward_no_mu_fu_911_input_2_3_0_V_address0;
        else 
            quantized_final_outp_11_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_11_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_11_ce0 <= grp_quantize_activation_fu_1087_output_states_2_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_11_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_3_0_V_ce0;
        else 
            quantized_final_outp_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_11_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_2_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_11_we0 <= grp_quantize_activation_fu_1087_output_states_2_3_0_V_we0;
        else 
            quantized_final_outp_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_12_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_12_address0 <= grp_quantize_activation_fu_1087_output_states_3_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_12_address0 <= grp_linear_forward_no_mu_fu_911_input_3_0_0_V_address0;
        else 
            quantized_final_outp_12_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_12_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_12_ce0 <= grp_quantize_activation_fu_1087_output_states_3_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_12_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_0_0_V_ce0;
        else 
            quantized_final_outp_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_12_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_3_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_12_we0 <= grp_quantize_activation_fu_1087_output_states_3_0_0_V_we0;
        else 
            quantized_final_outp_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_13_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_13_address0 <= grp_quantize_activation_fu_1087_output_states_3_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_13_address0 <= grp_linear_forward_no_mu_fu_911_input_3_1_0_V_address0;
        else 
            quantized_final_outp_13_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_13_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_13_ce0 <= grp_quantize_activation_fu_1087_output_states_3_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_13_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_1_0_V_ce0;
        else 
            quantized_final_outp_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_13_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_3_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_13_we0 <= grp_quantize_activation_fu_1087_output_states_3_1_0_V_we0;
        else 
            quantized_final_outp_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_14_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_14_address0 <= grp_quantize_activation_fu_1087_output_states_3_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_14_address0 <= grp_linear_forward_no_mu_fu_911_input_3_2_0_V_address0;
        else 
            quantized_final_outp_14_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_14_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_14_ce0 <= grp_quantize_activation_fu_1087_output_states_3_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_14_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_2_0_V_ce0;
        else 
            quantized_final_outp_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_14_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_3_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_14_we0 <= grp_quantize_activation_fu_1087_output_states_3_2_0_V_we0;
        else 
            quantized_final_outp_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_15_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_15_address0 <= grp_quantize_activation_fu_1087_output_states_3_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_15_address0 <= grp_linear_forward_no_mu_fu_911_input_3_3_0_V_address0;
        else 
            quantized_final_outp_15_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_15_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_3_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_15_ce0 <= grp_quantize_activation_fu_1087_output_states_3_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_15_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_3_0_V_ce0;
        else 
            quantized_final_outp_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_15_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_3_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_15_we0 <= grp_quantize_activation_fu_1087_output_states_3_3_0_V_we0;
        else 
            quantized_final_outp_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_16_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_16_address0 <= grp_quantize_activation_fu_1087_output_states_4_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_16_address0 <= grp_linear_forward_no_mu_fu_911_input_4_0_0_V_address0;
        else 
            quantized_final_outp_16_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_16_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_16_ce0 <= grp_quantize_activation_fu_1087_output_states_4_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_16_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_0_0_V_ce0;
        else 
            quantized_final_outp_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_16_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_4_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_16_we0 <= grp_quantize_activation_fu_1087_output_states_4_0_0_V_we0;
        else 
            quantized_final_outp_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_17_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_17_address0 <= grp_quantize_activation_fu_1087_output_states_4_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_17_address0 <= grp_linear_forward_no_mu_fu_911_input_4_1_0_V_address0;
        else 
            quantized_final_outp_17_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_17_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_17_ce0 <= grp_quantize_activation_fu_1087_output_states_4_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_17_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_1_0_V_ce0;
        else 
            quantized_final_outp_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_17_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_4_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_17_we0 <= grp_quantize_activation_fu_1087_output_states_4_1_0_V_we0;
        else 
            quantized_final_outp_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_18_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_18_address0 <= grp_quantize_activation_fu_1087_output_states_4_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_18_address0 <= grp_linear_forward_no_mu_fu_911_input_4_2_0_V_address0;
        else 
            quantized_final_outp_18_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_18_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_18_ce0 <= grp_quantize_activation_fu_1087_output_states_4_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_18_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_2_0_V_ce0;
        else 
            quantized_final_outp_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_18_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_4_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_18_we0 <= grp_quantize_activation_fu_1087_output_states_4_2_0_V_we0;
        else 
            quantized_final_outp_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_19_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_19_address0 <= grp_quantize_activation_fu_1087_output_states_4_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_19_address0 <= grp_linear_forward_no_mu_fu_911_input_4_3_0_V_address0;
        else 
            quantized_final_outp_19_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_19_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_4_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_19_ce0 <= grp_quantize_activation_fu_1087_output_states_4_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_19_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_3_0_V_ce0;
        else 
            quantized_final_outp_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_19_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_4_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_19_we0 <= grp_quantize_activation_fu_1087_output_states_4_3_0_V_we0;
        else 
            quantized_final_outp_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_1_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_1_address0 <= grp_quantize_activation_fu_1087_output_states_0_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_1_address0 <= grp_linear_forward_no_mu_fu_911_input_0_1_0_V_address0;
        else 
            quantized_final_outp_1_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_1_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_1_ce0 <= grp_quantize_activation_fu_1087_output_states_0_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_1_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_1_0_V_ce0;
        else 
            quantized_final_outp_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_1_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_0_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_1_we0 <= grp_quantize_activation_fu_1087_output_states_0_1_0_V_we0;
        else 
            quantized_final_outp_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_20_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_20_address0 <= grp_quantize_activation_fu_1087_output_states_5_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_20_address0 <= grp_linear_forward_no_mu_fu_911_input_5_0_0_V_address0;
        else 
            quantized_final_outp_20_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_20_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_20_ce0 <= grp_quantize_activation_fu_1087_output_states_5_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_20_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_0_0_V_ce0;
        else 
            quantized_final_outp_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_20_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_5_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_20_we0 <= grp_quantize_activation_fu_1087_output_states_5_0_0_V_we0;
        else 
            quantized_final_outp_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_21_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_21_address0 <= grp_quantize_activation_fu_1087_output_states_5_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_21_address0 <= grp_linear_forward_no_mu_fu_911_input_5_1_0_V_address0;
        else 
            quantized_final_outp_21_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_21_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_21_ce0 <= grp_quantize_activation_fu_1087_output_states_5_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_21_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_1_0_V_ce0;
        else 
            quantized_final_outp_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_21_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_5_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_21_we0 <= grp_quantize_activation_fu_1087_output_states_5_1_0_V_we0;
        else 
            quantized_final_outp_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_22_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_22_address0 <= grp_quantize_activation_fu_1087_output_states_5_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_22_address0 <= grp_linear_forward_no_mu_fu_911_input_5_2_0_V_address0;
        else 
            quantized_final_outp_22_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_22_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_22_ce0 <= grp_quantize_activation_fu_1087_output_states_5_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_22_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_2_0_V_ce0;
        else 
            quantized_final_outp_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_22_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_5_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_22_we0 <= grp_quantize_activation_fu_1087_output_states_5_2_0_V_we0;
        else 
            quantized_final_outp_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_23_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_23_address0 <= grp_quantize_activation_fu_1087_output_states_5_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_23_address0 <= grp_linear_forward_no_mu_fu_911_input_5_3_0_V_address0;
        else 
            quantized_final_outp_23_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_23_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_5_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_23_ce0 <= grp_quantize_activation_fu_1087_output_states_5_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_23_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_3_0_V_ce0;
        else 
            quantized_final_outp_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_23_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_5_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_23_we0 <= grp_quantize_activation_fu_1087_output_states_5_3_0_V_we0;
        else 
            quantized_final_outp_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_24_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_24_address0 <= grp_quantize_activation_fu_1087_output_states_6_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_24_address0 <= grp_linear_forward_no_mu_fu_911_input_6_0_0_V_address0;
        else 
            quantized_final_outp_24_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_24_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_24_ce0 <= grp_quantize_activation_fu_1087_output_states_6_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_24_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_0_0_V_ce0;
        else 
            quantized_final_outp_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_24_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_6_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_24_we0 <= grp_quantize_activation_fu_1087_output_states_6_0_0_V_we0;
        else 
            quantized_final_outp_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_25_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_25_address0 <= grp_quantize_activation_fu_1087_output_states_6_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_25_address0 <= grp_linear_forward_no_mu_fu_911_input_6_1_0_V_address0;
        else 
            quantized_final_outp_25_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_25_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_25_ce0 <= grp_quantize_activation_fu_1087_output_states_6_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_25_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_1_0_V_ce0;
        else 
            quantized_final_outp_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_25_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_6_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_25_we0 <= grp_quantize_activation_fu_1087_output_states_6_1_0_V_we0;
        else 
            quantized_final_outp_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_26_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_26_address0 <= grp_quantize_activation_fu_1087_output_states_6_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_26_address0 <= grp_linear_forward_no_mu_fu_911_input_6_2_0_V_address0;
        else 
            quantized_final_outp_26_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_26_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_26_ce0 <= grp_quantize_activation_fu_1087_output_states_6_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_26_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_2_0_V_ce0;
        else 
            quantized_final_outp_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_26_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_6_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_26_we0 <= grp_quantize_activation_fu_1087_output_states_6_2_0_V_we0;
        else 
            quantized_final_outp_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_27_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_27_address0 <= grp_quantize_activation_fu_1087_output_states_6_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_27_address0 <= grp_linear_forward_no_mu_fu_911_input_6_3_0_V_address0;
        else 
            quantized_final_outp_27_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_27_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_6_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_27_ce0 <= grp_quantize_activation_fu_1087_output_states_6_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_27_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_3_0_V_ce0;
        else 
            quantized_final_outp_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_27_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_6_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_27_we0 <= grp_quantize_activation_fu_1087_output_states_6_3_0_V_we0;
        else 
            quantized_final_outp_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_28_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_28_address0 <= grp_quantize_activation_fu_1087_output_states_7_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_28_address0 <= grp_linear_forward_no_mu_fu_911_input_7_0_0_V_address0;
        else 
            quantized_final_outp_28_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_28_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_28_ce0 <= grp_quantize_activation_fu_1087_output_states_7_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_28_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_0_0_V_ce0;
        else 
            quantized_final_outp_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_28_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_7_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_28_we0 <= grp_quantize_activation_fu_1087_output_states_7_0_0_V_we0;
        else 
            quantized_final_outp_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_29_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_29_address0 <= grp_quantize_activation_fu_1087_output_states_7_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_29_address0 <= grp_linear_forward_no_mu_fu_911_input_7_1_0_V_address0;
        else 
            quantized_final_outp_29_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_29_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_29_ce0 <= grp_quantize_activation_fu_1087_output_states_7_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_29_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_1_0_V_ce0;
        else 
            quantized_final_outp_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_29_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_7_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_29_we0 <= grp_quantize_activation_fu_1087_output_states_7_1_0_V_we0;
        else 
            quantized_final_outp_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_2_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_2_address0 <= grp_quantize_activation_fu_1087_output_states_0_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_2_address0 <= grp_linear_forward_no_mu_fu_911_input_0_2_0_V_address0;
        else 
            quantized_final_outp_2_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_2_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_2_ce0 <= grp_quantize_activation_fu_1087_output_states_0_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_2_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_2_0_V_ce0;
        else 
            quantized_final_outp_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_2_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_0_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_2_we0 <= grp_quantize_activation_fu_1087_output_states_0_2_0_V_we0;
        else 
            quantized_final_outp_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_30_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_30_address0 <= grp_quantize_activation_fu_1087_output_states_7_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_30_address0 <= grp_linear_forward_no_mu_fu_911_input_7_2_0_V_address0;
        else 
            quantized_final_outp_30_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_30_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_30_ce0 <= grp_quantize_activation_fu_1087_output_states_7_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_30_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_2_0_V_ce0;
        else 
            quantized_final_outp_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_30_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_7_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_30_we0 <= grp_quantize_activation_fu_1087_output_states_7_2_0_V_we0;
        else 
            quantized_final_outp_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_31_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_31_address0 <= grp_quantize_activation_fu_1087_output_states_7_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_31_address0 <= grp_linear_forward_no_mu_fu_911_input_7_3_0_V_address0;
        else 
            quantized_final_outp_31_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_31_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_7_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_31_ce0 <= grp_quantize_activation_fu_1087_output_states_7_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_31_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_3_0_V_ce0;
        else 
            quantized_final_outp_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_31_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_7_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_31_we0 <= grp_quantize_activation_fu_1087_output_states_7_3_0_V_we0;
        else 
            quantized_final_outp_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_32_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_32_address0 <= grp_quantize_activation_fu_1087_output_states_8_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_32_address0 <= grp_linear_forward_no_mu_fu_911_input_8_0_0_V_address0;
        else 
            quantized_final_outp_32_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_32_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_32_ce0 <= grp_quantize_activation_fu_1087_output_states_8_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_32_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_0_0_V_ce0;
        else 
            quantized_final_outp_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_32_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_8_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_32_we0 <= grp_quantize_activation_fu_1087_output_states_8_0_0_V_we0;
        else 
            quantized_final_outp_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_33_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_33_address0 <= grp_quantize_activation_fu_1087_output_states_8_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_33_address0 <= grp_linear_forward_no_mu_fu_911_input_8_1_0_V_address0;
        else 
            quantized_final_outp_33_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_33_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_33_ce0 <= grp_quantize_activation_fu_1087_output_states_8_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_33_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_1_0_V_ce0;
        else 
            quantized_final_outp_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_33_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_8_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_33_we0 <= grp_quantize_activation_fu_1087_output_states_8_1_0_V_we0;
        else 
            quantized_final_outp_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_34_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_34_address0 <= grp_quantize_activation_fu_1087_output_states_8_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_34_address0 <= grp_linear_forward_no_mu_fu_911_input_8_2_0_V_address0;
        else 
            quantized_final_outp_34_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_34_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_34_ce0 <= grp_quantize_activation_fu_1087_output_states_8_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_34_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_2_0_V_ce0;
        else 
            quantized_final_outp_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_34_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_8_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_34_we0 <= grp_quantize_activation_fu_1087_output_states_8_2_0_V_we0;
        else 
            quantized_final_outp_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_35_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_35_address0 <= grp_quantize_activation_fu_1087_output_states_8_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_35_address0 <= grp_linear_forward_no_mu_fu_911_input_8_3_0_V_address0;
        else 
            quantized_final_outp_35_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_35_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_8_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_35_ce0 <= grp_quantize_activation_fu_1087_output_states_8_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_35_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_3_0_V_ce0;
        else 
            quantized_final_outp_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_35_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_8_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_35_we0 <= grp_quantize_activation_fu_1087_output_states_8_3_0_V_we0;
        else 
            quantized_final_outp_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_36_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_36_address0 <= grp_quantize_activation_fu_1087_output_states_9_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_36_address0 <= grp_linear_forward_no_mu_fu_911_input_9_0_0_V_address0;
        else 
            quantized_final_outp_36_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_36_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_36_ce0 <= grp_quantize_activation_fu_1087_output_states_9_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_36_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_0_0_V_ce0;
        else 
            quantized_final_outp_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_36_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_9_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_36_we0 <= grp_quantize_activation_fu_1087_output_states_9_0_0_V_we0;
        else 
            quantized_final_outp_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_37_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_37_address0 <= grp_quantize_activation_fu_1087_output_states_9_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_37_address0 <= grp_linear_forward_no_mu_fu_911_input_9_1_0_V_address0;
        else 
            quantized_final_outp_37_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_37_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_37_ce0 <= grp_quantize_activation_fu_1087_output_states_9_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_37_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_1_0_V_ce0;
        else 
            quantized_final_outp_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_37_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_9_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_37_we0 <= grp_quantize_activation_fu_1087_output_states_9_1_0_V_we0;
        else 
            quantized_final_outp_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_38_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_38_address0 <= grp_quantize_activation_fu_1087_output_states_9_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_38_address0 <= grp_linear_forward_no_mu_fu_911_input_9_2_0_V_address0;
        else 
            quantized_final_outp_38_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_38_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_38_ce0 <= grp_quantize_activation_fu_1087_output_states_9_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_38_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_2_0_V_ce0;
        else 
            quantized_final_outp_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_38_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_9_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_38_we0 <= grp_quantize_activation_fu_1087_output_states_9_2_0_V_we0;
        else 
            quantized_final_outp_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_39_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_39_address0 <= grp_quantize_activation_fu_1087_output_states_9_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_39_address0 <= grp_linear_forward_no_mu_fu_911_input_9_3_0_V_address0;
        else 
            quantized_final_outp_39_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_39_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_9_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_39_ce0 <= grp_quantize_activation_fu_1087_output_states_9_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_39_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_3_0_V_ce0;
        else 
            quantized_final_outp_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_39_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_9_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_39_we0 <= grp_quantize_activation_fu_1087_output_states_9_3_0_V_we0;
        else 
            quantized_final_outp_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_3_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_3_address0 <= grp_quantize_activation_fu_1087_output_states_0_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_3_address0 <= grp_linear_forward_no_mu_fu_911_input_0_3_0_V_address0;
        else 
            quantized_final_outp_3_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_3_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_3_ce0 <= grp_quantize_activation_fu_1087_output_states_0_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_3_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_3_0_V_ce0;
        else 
            quantized_final_outp_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_3_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_0_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_3_we0 <= grp_quantize_activation_fu_1087_output_states_0_3_0_V_we0;
        else 
            quantized_final_outp_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_40_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_40_address0 <= grp_quantize_activation_fu_1087_output_states_10_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_40_address0 <= grp_linear_forward_no_mu_fu_911_input_10_0_0_V_address0;
        else 
            quantized_final_outp_40_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_40_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_40_ce0 <= grp_quantize_activation_fu_1087_output_states_10_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_40_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_0_0_V_ce0;
        else 
            quantized_final_outp_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_40_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_10_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_40_we0 <= grp_quantize_activation_fu_1087_output_states_10_0_0_V_we0;
        else 
            quantized_final_outp_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_41_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_41_address0 <= grp_quantize_activation_fu_1087_output_states_10_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_41_address0 <= grp_linear_forward_no_mu_fu_911_input_10_1_0_V_address0;
        else 
            quantized_final_outp_41_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_41_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_41_ce0 <= grp_quantize_activation_fu_1087_output_states_10_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_41_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_1_0_V_ce0;
        else 
            quantized_final_outp_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_41_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_10_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_41_we0 <= grp_quantize_activation_fu_1087_output_states_10_1_0_V_we0;
        else 
            quantized_final_outp_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_42_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_42_address0 <= grp_quantize_activation_fu_1087_output_states_10_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_42_address0 <= grp_linear_forward_no_mu_fu_911_input_10_2_0_V_address0;
        else 
            quantized_final_outp_42_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_42_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_42_ce0 <= grp_quantize_activation_fu_1087_output_states_10_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_42_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_2_0_V_ce0;
        else 
            quantized_final_outp_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_42_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_10_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_42_we0 <= grp_quantize_activation_fu_1087_output_states_10_2_0_V_we0;
        else 
            quantized_final_outp_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_43_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_43_address0 <= grp_quantize_activation_fu_1087_output_states_10_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_43_address0 <= grp_linear_forward_no_mu_fu_911_input_10_3_0_V_address0;
        else 
            quantized_final_outp_43_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_43_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_10_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_43_ce0 <= grp_quantize_activation_fu_1087_output_states_10_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_43_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_3_0_V_ce0;
        else 
            quantized_final_outp_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_43_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_10_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_43_we0 <= grp_quantize_activation_fu_1087_output_states_10_3_0_V_we0;
        else 
            quantized_final_outp_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_44_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_44_address0 <= grp_quantize_activation_fu_1087_output_states_11_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_44_address0 <= grp_linear_forward_no_mu_fu_911_input_11_0_0_V_address0;
        else 
            quantized_final_outp_44_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_44_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_44_ce0 <= grp_quantize_activation_fu_1087_output_states_11_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_44_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_0_0_V_ce0;
        else 
            quantized_final_outp_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_44_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_11_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_44_we0 <= grp_quantize_activation_fu_1087_output_states_11_0_0_V_we0;
        else 
            quantized_final_outp_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_45_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_45_address0 <= grp_quantize_activation_fu_1087_output_states_11_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_45_address0 <= grp_linear_forward_no_mu_fu_911_input_11_1_0_V_address0;
        else 
            quantized_final_outp_45_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_45_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_45_ce0 <= grp_quantize_activation_fu_1087_output_states_11_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_45_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_1_0_V_ce0;
        else 
            quantized_final_outp_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_45_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_11_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_45_we0 <= grp_quantize_activation_fu_1087_output_states_11_1_0_V_we0;
        else 
            quantized_final_outp_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_46_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_46_address0 <= grp_quantize_activation_fu_1087_output_states_11_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_46_address0 <= grp_linear_forward_no_mu_fu_911_input_11_2_0_V_address0;
        else 
            quantized_final_outp_46_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_46_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_46_ce0 <= grp_quantize_activation_fu_1087_output_states_11_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_46_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_2_0_V_ce0;
        else 
            quantized_final_outp_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_46_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_11_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_46_we0 <= grp_quantize_activation_fu_1087_output_states_11_2_0_V_we0;
        else 
            quantized_final_outp_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_47_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_47_address0 <= grp_quantize_activation_fu_1087_output_states_11_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_47_address0 <= grp_linear_forward_no_mu_fu_911_input_11_3_0_V_address0;
        else 
            quantized_final_outp_47_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_47_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_11_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_47_ce0 <= grp_quantize_activation_fu_1087_output_states_11_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_47_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_3_0_V_ce0;
        else 
            quantized_final_outp_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_47_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_11_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_47_we0 <= grp_quantize_activation_fu_1087_output_states_11_3_0_V_we0;
        else 
            quantized_final_outp_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_48_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_48_address0 <= grp_quantize_activation_fu_1087_output_states_12_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_48_address0 <= grp_linear_forward_no_mu_fu_911_input_12_0_0_V_address0;
        else 
            quantized_final_outp_48_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_48_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_48_ce0 <= grp_quantize_activation_fu_1087_output_states_12_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_48_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_0_0_V_ce0;
        else 
            quantized_final_outp_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_48_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_12_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_48_we0 <= grp_quantize_activation_fu_1087_output_states_12_0_0_V_we0;
        else 
            quantized_final_outp_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_49_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_49_address0 <= grp_quantize_activation_fu_1087_output_states_12_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_49_address0 <= grp_linear_forward_no_mu_fu_911_input_12_1_0_V_address0;
        else 
            quantized_final_outp_49_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_49_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_49_ce0 <= grp_quantize_activation_fu_1087_output_states_12_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_49_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_1_0_V_ce0;
        else 
            quantized_final_outp_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_49_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_12_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_49_we0 <= grp_quantize_activation_fu_1087_output_states_12_1_0_V_we0;
        else 
            quantized_final_outp_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_4_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_4_address0 <= grp_quantize_activation_fu_1087_output_states_1_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_4_address0 <= grp_linear_forward_no_mu_fu_911_input_1_0_0_V_address0;
        else 
            quantized_final_outp_4_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_4_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_4_ce0 <= grp_quantize_activation_fu_1087_output_states_1_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_4_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_0_0_V_ce0;
        else 
            quantized_final_outp_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_4_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_1_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_4_we0 <= grp_quantize_activation_fu_1087_output_states_1_0_0_V_we0;
        else 
            quantized_final_outp_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_50_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_50_address0 <= grp_quantize_activation_fu_1087_output_states_12_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_50_address0 <= grp_linear_forward_no_mu_fu_911_input_12_2_0_V_address0;
        else 
            quantized_final_outp_50_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_50_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_50_ce0 <= grp_quantize_activation_fu_1087_output_states_12_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_50_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_2_0_V_ce0;
        else 
            quantized_final_outp_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_50_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_12_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_50_we0 <= grp_quantize_activation_fu_1087_output_states_12_2_0_V_we0;
        else 
            quantized_final_outp_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_51_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_51_address0 <= grp_quantize_activation_fu_1087_output_states_12_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_51_address0 <= grp_linear_forward_no_mu_fu_911_input_12_3_0_V_address0;
        else 
            quantized_final_outp_51_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_51_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_12_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_51_ce0 <= grp_quantize_activation_fu_1087_output_states_12_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_51_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_3_0_V_ce0;
        else 
            quantized_final_outp_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_51_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_12_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_51_we0 <= grp_quantize_activation_fu_1087_output_states_12_3_0_V_we0;
        else 
            quantized_final_outp_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_52_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_52_address0 <= grp_quantize_activation_fu_1087_output_states_13_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_52_address0 <= grp_linear_forward_no_mu_fu_911_input_13_0_0_V_address0;
        else 
            quantized_final_outp_52_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_52_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_52_ce0 <= grp_quantize_activation_fu_1087_output_states_13_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_52_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_0_0_V_ce0;
        else 
            quantized_final_outp_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_52_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_13_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_52_we0 <= grp_quantize_activation_fu_1087_output_states_13_0_0_V_we0;
        else 
            quantized_final_outp_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_53_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_53_address0 <= grp_quantize_activation_fu_1087_output_states_13_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_53_address0 <= grp_linear_forward_no_mu_fu_911_input_13_1_0_V_address0;
        else 
            quantized_final_outp_53_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_53_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_53_ce0 <= grp_quantize_activation_fu_1087_output_states_13_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_53_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_1_0_V_ce0;
        else 
            quantized_final_outp_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_53_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_13_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_53_we0 <= grp_quantize_activation_fu_1087_output_states_13_1_0_V_we0;
        else 
            quantized_final_outp_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_54_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_54_address0 <= grp_quantize_activation_fu_1087_output_states_13_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_54_address0 <= grp_linear_forward_no_mu_fu_911_input_13_2_0_V_address0;
        else 
            quantized_final_outp_54_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_54_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_54_ce0 <= grp_quantize_activation_fu_1087_output_states_13_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_54_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_2_0_V_ce0;
        else 
            quantized_final_outp_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_54_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_13_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_54_we0 <= grp_quantize_activation_fu_1087_output_states_13_2_0_V_we0;
        else 
            quantized_final_outp_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_55_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_55_address0 <= grp_quantize_activation_fu_1087_output_states_13_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_55_address0 <= grp_linear_forward_no_mu_fu_911_input_13_3_0_V_address0;
        else 
            quantized_final_outp_55_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_55_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_13_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_55_ce0 <= grp_quantize_activation_fu_1087_output_states_13_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_55_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_3_0_V_ce0;
        else 
            quantized_final_outp_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_55_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_13_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_55_we0 <= grp_quantize_activation_fu_1087_output_states_13_3_0_V_we0;
        else 
            quantized_final_outp_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_56_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_56_address0 <= grp_quantize_activation_fu_1087_output_states_14_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_56_address0 <= grp_linear_forward_no_mu_fu_911_input_14_0_0_V_address0;
        else 
            quantized_final_outp_56_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_56_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_56_ce0 <= grp_quantize_activation_fu_1087_output_states_14_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_56_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_0_0_V_ce0;
        else 
            quantized_final_outp_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_56_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_14_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_56_we0 <= grp_quantize_activation_fu_1087_output_states_14_0_0_V_we0;
        else 
            quantized_final_outp_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_57_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_57_address0 <= grp_quantize_activation_fu_1087_output_states_14_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_57_address0 <= grp_linear_forward_no_mu_fu_911_input_14_1_0_V_address0;
        else 
            quantized_final_outp_57_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_57_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_57_ce0 <= grp_quantize_activation_fu_1087_output_states_14_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_57_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_1_0_V_ce0;
        else 
            quantized_final_outp_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_57_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_14_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_57_we0 <= grp_quantize_activation_fu_1087_output_states_14_1_0_V_we0;
        else 
            quantized_final_outp_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_58_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_58_address0 <= grp_quantize_activation_fu_1087_output_states_14_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_58_address0 <= grp_linear_forward_no_mu_fu_911_input_14_2_0_V_address0;
        else 
            quantized_final_outp_58_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_58_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_58_ce0 <= grp_quantize_activation_fu_1087_output_states_14_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_58_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_2_0_V_ce0;
        else 
            quantized_final_outp_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_58_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_14_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_58_we0 <= grp_quantize_activation_fu_1087_output_states_14_2_0_V_we0;
        else 
            quantized_final_outp_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_59_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_59_address0 <= grp_quantize_activation_fu_1087_output_states_14_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_59_address0 <= grp_linear_forward_no_mu_fu_911_input_14_3_0_V_address0;
        else 
            quantized_final_outp_59_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_59_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_14_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_59_ce0 <= grp_quantize_activation_fu_1087_output_states_14_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_59_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_3_0_V_ce0;
        else 
            quantized_final_outp_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_59_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_14_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_59_we0 <= grp_quantize_activation_fu_1087_output_states_14_3_0_V_we0;
        else 
            quantized_final_outp_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_5_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_5_address0 <= grp_quantize_activation_fu_1087_output_states_1_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_5_address0 <= grp_linear_forward_no_mu_fu_911_input_1_1_0_V_address0;
        else 
            quantized_final_outp_5_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_5_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_5_ce0 <= grp_quantize_activation_fu_1087_output_states_1_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_5_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_1_0_V_ce0;
        else 
            quantized_final_outp_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_5_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_1_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_5_we0 <= grp_quantize_activation_fu_1087_output_states_1_1_0_V_we0;
        else 
            quantized_final_outp_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_60_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_60_address0 <= grp_quantize_activation_fu_1087_output_states_15_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_60_address0 <= grp_linear_forward_no_mu_fu_911_input_15_0_0_V_address0;
        else 
            quantized_final_outp_60_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_60_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_60_ce0 <= grp_quantize_activation_fu_1087_output_states_15_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_60_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_0_0_V_ce0;
        else 
            quantized_final_outp_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_60_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_15_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_60_we0 <= grp_quantize_activation_fu_1087_output_states_15_0_0_V_we0;
        else 
            quantized_final_outp_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_61_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_61_address0 <= grp_quantize_activation_fu_1087_output_states_15_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_61_address0 <= grp_linear_forward_no_mu_fu_911_input_15_1_0_V_address0;
        else 
            quantized_final_outp_61_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_61_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_61_ce0 <= grp_quantize_activation_fu_1087_output_states_15_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_61_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_1_0_V_ce0;
        else 
            quantized_final_outp_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_61_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_15_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_61_we0 <= grp_quantize_activation_fu_1087_output_states_15_1_0_V_we0;
        else 
            quantized_final_outp_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_62_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_62_address0 <= grp_quantize_activation_fu_1087_output_states_15_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_62_address0 <= grp_linear_forward_no_mu_fu_911_input_15_2_0_V_address0;
        else 
            quantized_final_outp_62_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_62_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_62_ce0 <= grp_quantize_activation_fu_1087_output_states_15_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_62_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_2_0_V_ce0;
        else 
            quantized_final_outp_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_62_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_15_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_62_we0 <= grp_quantize_activation_fu_1087_output_states_15_2_0_V_we0;
        else 
            quantized_final_outp_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_63_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_63_address0 <= grp_quantize_activation_fu_1087_output_states_15_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_63_address0 <= grp_linear_forward_no_mu_fu_911_input_15_3_0_V_address0;
        else 
            quantized_final_outp_63_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_63_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_15_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_63_ce0 <= grp_quantize_activation_fu_1087_output_states_15_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_63_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_3_0_V_ce0;
        else 
            quantized_final_outp_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_63_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_15_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_63_we0 <= grp_quantize_activation_fu_1087_output_states_15_3_0_V_we0;
        else 
            quantized_final_outp_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_6_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_2_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_6_address0 <= grp_quantize_activation_fu_1087_output_states_1_2_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_6_address0 <= grp_linear_forward_no_mu_fu_911_input_1_2_0_V_address0;
        else 
            quantized_final_outp_6_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_6_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_2_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_6_ce0 <= grp_quantize_activation_fu_1087_output_states_1_2_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_6_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_2_0_V_ce0;
        else 
            quantized_final_outp_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_6_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_1_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_6_we0 <= grp_quantize_activation_fu_1087_output_states_1_2_0_V_we0;
        else 
            quantized_final_outp_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_7_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_3_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_7_address0 <= grp_quantize_activation_fu_1087_output_states_1_3_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_7_address0 <= grp_linear_forward_no_mu_fu_911_input_1_3_0_V_address0;
        else 
            quantized_final_outp_7_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_7_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_1_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_3_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_7_ce0 <= grp_quantize_activation_fu_1087_output_states_1_3_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_7_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_3_0_V_ce0;
        else 
            quantized_final_outp_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_7_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_1_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_7_we0 <= grp_quantize_activation_fu_1087_output_states_1_3_0_V_we0;
        else 
            quantized_final_outp_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_8_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_8_address0 <= grp_quantize_activation_fu_1087_output_states_2_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_8_address0 <= grp_linear_forward_no_mu_fu_911_input_2_0_0_V_address0;
        else 
            quantized_final_outp_8_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_8_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_8_ce0 <= grp_quantize_activation_fu_1087_output_states_2_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_8_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_0_0_V_ce0;
        else 
            quantized_final_outp_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_8_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_2_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_8_we0 <= grp_quantize_activation_fu_1087_output_states_2_0_0_V_we0;
        else 
            quantized_final_outp_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_9_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_1_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_9_address0 <= grp_quantize_activation_fu_1087_output_states_2_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_9_address0 <= grp_linear_forward_no_mu_fu_911_input_2_1_0_V_address0;
        else 
            quantized_final_outp_9_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_9_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_2_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_1_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_9_ce0 <= grp_quantize_activation_fu_1087_output_states_2_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_9_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_1_0_V_ce0;
        else 
            quantized_final_outp_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_9_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_2_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_9_we0 <= grp_quantize_activation_fu_1087_output_states_2_1_0_V_we0;
        else 
            quantized_final_outp_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_0_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_address0 <= grp_quantize_activation_fu_1087_output_states_0_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_address0 <= grp_linear_forward_no_mu_fu_911_input_0_0_0_V_address0;
        else 
            quantized_final_outp_address0 <= "XXX";
        end if; 
    end process;


    quantized_final_outp_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_911_input_0_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_0_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_ce0 <= grp_quantize_activation_fu_1087_output_states_0_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_0_0_V_ce0;
        else 
            quantized_final_outp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_we0_assign_proc : process(ap_CS_fsm_state35, grp_quantize_activation_fu_1087_output_states_0_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_we0 <= grp_quantize_activation_fu_1087_output_states_0_0_0_V_we0;
        else 
            quantized_final_outp_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_10_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_10_address0 <= grp_quantize_activation_fu_1087_output_states_2_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_10_address0 <= grp_linear_forward_no_mu_fu_911_input_2_2_0_V_address0;
        else 
            quantized_hidden_sta_10_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_10_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_10_ce0 <= grp_quantize_activation_fu_1087_output_states_2_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_10_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_2_0_V_ce0;
        else 
            quantized_hidden_sta_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_10_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_2_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_10_we0 <= grp_quantize_activation_fu_1087_output_states_2_2_0_V_we0;
        else 
            quantized_hidden_sta_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_11_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_11_address0 <= grp_quantize_activation_fu_1087_output_states_2_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_11_address0 <= grp_linear_forward_no_mu_fu_911_input_2_3_0_V_address0;
        else 
            quantized_hidden_sta_11_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_11_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_11_ce0 <= grp_quantize_activation_fu_1087_output_states_2_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_11_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_3_0_V_ce0;
        else 
            quantized_hidden_sta_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_11_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_2_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_11_we0 <= grp_quantize_activation_fu_1087_output_states_2_3_0_V_we0;
        else 
            quantized_hidden_sta_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_12_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_12_address0 <= grp_quantize_activation_fu_1087_output_states_3_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_12_address0 <= grp_linear_forward_no_mu_fu_911_input_3_0_0_V_address0;
        else 
            quantized_hidden_sta_12_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_12_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_12_ce0 <= grp_quantize_activation_fu_1087_output_states_3_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_12_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_0_0_V_ce0;
        else 
            quantized_hidden_sta_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_12_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_3_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_12_we0 <= grp_quantize_activation_fu_1087_output_states_3_0_0_V_we0;
        else 
            quantized_hidden_sta_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_13_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_13_address0 <= grp_quantize_activation_fu_1087_output_states_3_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_13_address0 <= grp_linear_forward_no_mu_fu_911_input_3_1_0_V_address0;
        else 
            quantized_hidden_sta_13_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_13_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_13_ce0 <= grp_quantize_activation_fu_1087_output_states_3_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_13_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_1_0_V_ce0;
        else 
            quantized_hidden_sta_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_13_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_3_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_13_we0 <= grp_quantize_activation_fu_1087_output_states_3_1_0_V_we0;
        else 
            quantized_hidden_sta_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_14_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_14_address0 <= grp_quantize_activation_fu_1087_output_states_3_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_14_address0 <= grp_linear_forward_no_mu_fu_911_input_3_2_0_V_address0;
        else 
            quantized_hidden_sta_14_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_14_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_14_ce0 <= grp_quantize_activation_fu_1087_output_states_3_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_14_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_2_0_V_ce0;
        else 
            quantized_hidden_sta_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_14_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_3_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_14_we0 <= grp_quantize_activation_fu_1087_output_states_3_2_0_V_we0;
        else 
            quantized_hidden_sta_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_15_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_3_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_15_address0 <= grp_quantize_activation_fu_1087_output_states_3_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_15_address0 <= grp_linear_forward_no_mu_fu_911_input_3_3_0_V_address0;
        else 
            quantized_hidden_sta_15_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_15_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_3_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_3_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_15_ce0 <= grp_quantize_activation_fu_1087_output_states_3_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_15_ce0 <= grp_linear_forward_no_mu_fu_911_input_3_3_0_V_ce0;
        else 
            quantized_hidden_sta_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_15_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_3_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_15_we0 <= grp_quantize_activation_fu_1087_output_states_3_3_0_V_we0;
        else 
            quantized_hidden_sta_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_16_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_16_address0 <= grp_quantize_activation_fu_1087_output_states_4_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_16_address0 <= grp_linear_forward_no_mu_fu_911_input_4_0_0_V_address0;
        else 
            quantized_hidden_sta_16_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_16_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_16_ce0 <= grp_quantize_activation_fu_1087_output_states_4_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_16_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_0_0_V_ce0;
        else 
            quantized_hidden_sta_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_16_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_4_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_16_we0 <= grp_quantize_activation_fu_1087_output_states_4_0_0_V_we0;
        else 
            quantized_hidden_sta_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_17_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_17_address0 <= grp_quantize_activation_fu_1087_output_states_4_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_17_address0 <= grp_linear_forward_no_mu_fu_911_input_4_1_0_V_address0;
        else 
            quantized_hidden_sta_17_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_17_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_17_ce0 <= grp_quantize_activation_fu_1087_output_states_4_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_17_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_1_0_V_ce0;
        else 
            quantized_hidden_sta_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_17_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_4_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_17_we0 <= grp_quantize_activation_fu_1087_output_states_4_1_0_V_we0;
        else 
            quantized_hidden_sta_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_18_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_18_address0 <= grp_quantize_activation_fu_1087_output_states_4_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_18_address0 <= grp_linear_forward_no_mu_fu_911_input_4_2_0_V_address0;
        else 
            quantized_hidden_sta_18_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_18_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_18_ce0 <= grp_quantize_activation_fu_1087_output_states_4_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_18_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_2_0_V_ce0;
        else 
            quantized_hidden_sta_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_18_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_4_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_18_we0 <= grp_quantize_activation_fu_1087_output_states_4_2_0_V_we0;
        else 
            quantized_hidden_sta_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_19_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_4_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_19_address0 <= grp_quantize_activation_fu_1087_output_states_4_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_19_address0 <= grp_linear_forward_no_mu_fu_911_input_4_3_0_V_address0;
        else 
            quantized_hidden_sta_19_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_19_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_4_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_4_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_19_ce0 <= grp_quantize_activation_fu_1087_output_states_4_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_19_ce0 <= grp_linear_forward_no_mu_fu_911_input_4_3_0_V_ce0;
        else 
            quantized_hidden_sta_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_19_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_4_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_19_we0 <= grp_quantize_activation_fu_1087_output_states_4_3_0_V_we0;
        else 
            quantized_hidden_sta_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_1_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_1_address0 <= grp_quantize_activation_fu_1087_output_states_0_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_1_address0 <= grp_linear_forward_no_mu_fu_911_input_0_1_0_V_address0;
        else 
            quantized_hidden_sta_1_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_1_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_1_ce0 <= grp_quantize_activation_fu_1087_output_states_0_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_1_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_1_0_V_ce0;
        else 
            quantized_hidden_sta_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_1_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_0_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_1_we0 <= grp_quantize_activation_fu_1087_output_states_0_1_0_V_we0;
        else 
            quantized_hidden_sta_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_20_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_20_address0 <= grp_quantize_activation_fu_1087_output_states_5_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_20_address0 <= grp_linear_forward_no_mu_fu_911_input_5_0_0_V_address0;
        else 
            quantized_hidden_sta_20_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_20_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_20_ce0 <= grp_quantize_activation_fu_1087_output_states_5_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_20_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_0_0_V_ce0;
        else 
            quantized_hidden_sta_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_20_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_5_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_20_we0 <= grp_quantize_activation_fu_1087_output_states_5_0_0_V_we0;
        else 
            quantized_hidden_sta_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_21_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_21_address0 <= grp_quantize_activation_fu_1087_output_states_5_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_21_address0 <= grp_linear_forward_no_mu_fu_911_input_5_1_0_V_address0;
        else 
            quantized_hidden_sta_21_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_21_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_21_ce0 <= grp_quantize_activation_fu_1087_output_states_5_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_21_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_1_0_V_ce0;
        else 
            quantized_hidden_sta_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_21_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_5_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_21_we0 <= grp_quantize_activation_fu_1087_output_states_5_1_0_V_we0;
        else 
            quantized_hidden_sta_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_22_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_22_address0 <= grp_quantize_activation_fu_1087_output_states_5_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_22_address0 <= grp_linear_forward_no_mu_fu_911_input_5_2_0_V_address0;
        else 
            quantized_hidden_sta_22_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_22_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_22_ce0 <= grp_quantize_activation_fu_1087_output_states_5_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_22_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_2_0_V_ce0;
        else 
            quantized_hidden_sta_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_22_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_5_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_22_we0 <= grp_quantize_activation_fu_1087_output_states_5_2_0_V_we0;
        else 
            quantized_hidden_sta_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_23_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_5_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_23_address0 <= grp_quantize_activation_fu_1087_output_states_5_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_23_address0 <= grp_linear_forward_no_mu_fu_911_input_5_3_0_V_address0;
        else 
            quantized_hidden_sta_23_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_23_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_5_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_5_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_23_ce0 <= grp_quantize_activation_fu_1087_output_states_5_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_23_ce0 <= grp_linear_forward_no_mu_fu_911_input_5_3_0_V_ce0;
        else 
            quantized_hidden_sta_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_23_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_5_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_23_we0 <= grp_quantize_activation_fu_1087_output_states_5_3_0_V_we0;
        else 
            quantized_hidden_sta_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_24_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_24_address0 <= grp_quantize_activation_fu_1087_output_states_6_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_24_address0 <= grp_linear_forward_no_mu_fu_911_input_6_0_0_V_address0;
        else 
            quantized_hidden_sta_24_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_24_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_24_ce0 <= grp_quantize_activation_fu_1087_output_states_6_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_24_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_0_0_V_ce0;
        else 
            quantized_hidden_sta_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_24_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_6_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_24_we0 <= grp_quantize_activation_fu_1087_output_states_6_0_0_V_we0;
        else 
            quantized_hidden_sta_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_25_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_25_address0 <= grp_quantize_activation_fu_1087_output_states_6_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_25_address0 <= grp_linear_forward_no_mu_fu_911_input_6_1_0_V_address0;
        else 
            quantized_hidden_sta_25_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_25_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_25_ce0 <= grp_quantize_activation_fu_1087_output_states_6_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_25_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_1_0_V_ce0;
        else 
            quantized_hidden_sta_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_25_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_6_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_25_we0 <= grp_quantize_activation_fu_1087_output_states_6_1_0_V_we0;
        else 
            quantized_hidden_sta_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_26_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_26_address0 <= grp_quantize_activation_fu_1087_output_states_6_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_26_address0 <= grp_linear_forward_no_mu_fu_911_input_6_2_0_V_address0;
        else 
            quantized_hidden_sta_26_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_26_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_26_ce0 <= grp_quantize_activation_fu_1087_output_states_6_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_26_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_2_0_V_ce0;
        else 
            quantized_hidden_sta_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_26_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_6_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_26_we0 <= grp_quantize_activation_fu_1087_output_states_6_2_0_V_we0;
        else 
            quantized_hidden_sta_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_27_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_6_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_27_address0 <= grp_quantize_activation_fu_1087_output_states_6_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_27_address0 <= grp_linear_forward_no_mu_fu_911_input_6_3_0_V_address0;
        else 
            quantized_hidden_sta_27_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_27_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_6_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_6_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_27_ce0 <= grp_quantize_activation_fu_1087_output_states_6_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_27_ce0 <= grp_linear_forward_no_mu_fu_911_input_6_3_0_V_ce0;
        else 
            quantized_hidden_sta_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_27_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_6_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_27_we0 <= grp_quantize_activation_fu_1087_output_states_6_3_0_V_we0;
        else 
            quantized_hidden_sta_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_28_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_28_address0 <= grp_quantize_activation_fu_1087_output_states_7_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_28_address0 <= grp_linear_forward_no_mu_fu_911_input_7_0_0_V_address0;
        else 
            quantized_hidden_sta_28_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_28_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_28_ce0 <= grp_quantize_activation_fu_1087_output_states_7_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_28_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_0_0_V_ce0;
        else 
            quantized_hidden_sta_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_28_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_7_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_28_we0 <= grp_quantize_activation_fu_1087_output_states_7_0_0_V_we0;
        else 
            quantized_hidden_sta_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_29_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_29_address0 <= grp_quantize_activation_fu_1087_output_states_7_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_29_address0 <= grp_linear_forward_no_mu_fu_911_input_7_1_0_V_address0;
        else 
            quantized_hidden_sta_29_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_29_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_29_ce0 <= grp_quantize_activation_fu_1087_output_states_7_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_29_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_1_0_V_ce0;
        else 
            quantized_hidden_sta_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_29_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_7_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_29_we0 <= grp_quantize_activation_fu_1087_output_states_7_1_0_V_we0;
        else 
            quantized_hidden_sta_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_2_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_2_address0 <= grp_quantize_activation_fu_1087_output_states_0_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_2_address0 <= grp_linear_forward_no_mu_fu_911_input_0_2_0_V_address0;
        else 
            quantized_hidden_sta_2_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_2_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_2_ce0 <= grp_quantize_activation_fu_1087_output_states_0_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_2_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_2_0_V_ce0;
        else 
            quantized_hidden_sta_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_2_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_0_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_2_we0 <= grp_quantize_activation_fu_1087_output_states_0_2_0_V_we0;
        else 
            quantized_hidden_sta_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_30_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_30_address0 <= grp_quantize_activation_fu_1087_output_states_7_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_30_address0 <= grp_linear_forward_no_mu_fu_911_input_7_2_0_V_address0;
        else 
            quantized_hidden_sta_30_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_30_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_30_ce0 <= grp_quantize_activation_fu_1087_output_states_7_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_30_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_2_0_V_ce0;
        else 
            quantized_hidden_sta_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_30_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_7_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_30_we0 <= grp_quantize_activation_fu_1087_output_states_7_2_0_V_we0;
        else 
            quantized_hidden_sta_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_31_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_7_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_31_address0 <= grp_quantize_activation_fu_1087_output_states_7_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_31_address0 <= grp_linear_forward_no_mu_fu_911_input_7_3_0_V_address0;
        else 
            quantized_hidden_sta_31_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_31_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_7_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_7_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_31_ce0 <= grp_quantize_activation_fu_1087_output_states_7_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_31_ce0 <= grp_linear_forward_no_mu_fu_911_input_7_3_0_V_ce0;
        else 
            quantized_hidden_sta_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_31_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_7_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_31_we0 <= grp_quantize_activation_fu_1087_output_states_7_3_0_V_we0;
        else 
            quantized_hidden_sta_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_32_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_32_address0 <= grp_quantize_activation_fu_1087_output_states_8_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_32_address0 <= grp_linear_forward_no_mu_fu_911_input_8_0_0_V_address0;
        else 
            quantized_hidden_sta_32_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_32_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_32_ce0 <= grp_quantize_activation_fu_1087_output_states_8_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_32_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_0_0_V_ce0;
        else 
            quantized_hidden_sta_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_32_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_8_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_32_we0 <= grp_quantize_activation_fu_1087_output_states_8_0_0_V_we0;
        else 
            quantized_hidden_sta_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_33_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_33_address0 <= grp_quantize_activation_fu_1087_output_states_8_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_33_address0 <= grp_linear_forward_no_mu_fu_911_input_8_1_0_V_address0;
        else 
            quantized_hidden_sta_33_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_33_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_33_ce0 <= grp_quantize_activation_fu_1087_output_states_8_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_33_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_1_0_V_ce0;
        else 
            quantized_hidden_sta_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_33_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_8_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_33_we0 <= grp_quantize_activation_fu_1087_output_states_8_1_0_V_we0;
        else 
            quantized_hidden_sta_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_34_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_34_address0 <= grp_quantize_activation_fu_1087_output_states_8_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_34_address0 <= grp_linear_forward_no_mu_fu_911_input_8_2_0_V_address0;
        else 
            quantized_hidden_sta_34_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_34_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_34_ce0 <= grp_quantize_activation_fu_1087_output_states_8_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_34_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_2_0_V_ce0;
        else 
            quantized_hidden_sta_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_34_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_8_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_34_we0 <= grp_quantize_activation_fu_1087_output_states_8_2_0_V_we0;
        else 
            quantized_hidden_sta_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_35_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_8_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_35_address0 <= grp_quantize_activation_fu_1087_output_states_8_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_35_address0 <= grp_linear_forward_no_mu_fu_911_input_8_3_0_V_address0;
        else 
            quantized_hidden_sta_35_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_35_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_8_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_8_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_35_ce0 <= grp_quantize_activation_fu_1087_output_states_8_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_35_ce0 <= grp_linear_forward_no_mu_fu_911_input_8_3_0_V_ce0;
        else 
            quantized_hidden_sta_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_35_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_8_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_35_we0 <= grp_quantize_activation_fu_1087_output_states_8_3_0_V_we0;
        else 
            quantized_hidden_sta_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_36_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_36_address0 <= grp_quantize_activation_fu_1087_output_states_9_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_36_address0 <= grp_linear_forward_no_mu_fu_911_input_9_0_0_V_address0;
        else 
            quantized_hidden_sta_36_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_36_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_36_ce0 <= grp_quantize_activation_fu_1087_output_states_9_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_36_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_0_0_V_ce0;
        else 
            quantized_hidden_sta_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_36_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_9_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_36_we0 <= grp_quantize_activation_fu_1087_output_states_9_0_0_V_we0;
        else 
            quantized_hidden_sta_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_37_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_37_address0 <= grp_quantize_activation_fu_1087_output_states_9_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_37_address0 <= grp_linear_forward_no_mu_fu_911_input_9_1_0_V_address0;
        else 
            quantized_hidden_sta_37_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_37_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_37_ce0 <= grp_quantize_activation_fu_1087_output_states_9_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_37_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_1_0_V_ce0;
        else 
            quantized_hidden_sta_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_37_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_9_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_37_we0 <= grp_quantize_activation_fu_1087_output_states_9_1_0_V_we0;
        else 
            quantized_hidden_sta_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_38_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_38_address0 <= grp_quantize_activation_fu_1087_output_states_9_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_38_address0 <= grp_linear_forward_no_mu_fu_911_input_9_2_0_V_address0;
        else 
            quantized_hidden_sta_38_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_38_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_38_ce0 <= grp_quantize_activation_fu_1087_output_states_9_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_38_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_2_0_V_ce0;
        else 
            quantized_hidden_sta_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_38_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_9_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_38_we0 <= grp_quantize_activation_fu_1087_output_states_9_2_0_V_we0;
        else 
            quantized_hidden_sta_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_39_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_9_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_39_address0 <= grp_quantize_activation_fu_1087_output_states_9_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_39_address0 <= grp_linear_forward_no_mu_fu_911_input_9_3_0_V_address0;
        else 
            quantized_hidden_sta_39_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_39_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_9_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_9_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_39_ce0 <= grp_quantize_activation_fu_1087_output_states_9_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_39_ce0 <= grp_linear_forward_no_mu_fu_911_input_9_3_0_V_ce0;
        else 
            quantized_hidden_sta_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_39_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_9_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_39_we0 <= grp_quantize_activation_fu_1087_output_states_9_3_0_V_we0;
        else 
            quantized_hidden_sta_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_3_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_3_address0 <= grp_quantize_activation_fu_1087_output_states_0_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_3_address0 <= grp_linear_forward_no_mu_fu_911_input_0_3_0_V_address0;
        else 
            quantized_hidden_sta_3_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_3_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_3_ce0 <= grp_quantize_activation_fu_1087_output_states_0_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_3_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_3_0_V_ce0;
        else 
            quantized_hidden_sta_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_3_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_0_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_3_we0 <= grp_quantize_activation_fu_1087_output_states_0_3_0_V_we0;
        else 
            quantized_hidden_sta_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_40_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_40_address0 <= grp_quantize_activation_fu_1087_output_states_10_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_40_address0 <= grp_linear_forward_no_mu_fu_911_input_10_0_0_V_address0;
        else 
            quantized_hidden_sta_40_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_40_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_40_ce0 <= grp_quantize_activation_fu_1087_output_states_10_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_40_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_0_0_V_ce0;
        else 
            quantized_hidden_sta_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_40_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_10_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_40_we0 <= grp_quantize_activation_fu_1087_output_states_10_0_0_V_we0;
        else 
            quantized_hidden_sta_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_41_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_41_address0 <= grp_quantize_activation_fu_1087_output_states_10_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_41_address0 <= grp_linear_forward_no_mu_fu_911_input_10_1_0_V_address0;
        else 
            quantized_hidden_sta_41_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_41_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_41_ce0 <= grp_quantize_activation_fu_1087_output_states_10_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_41_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_1_0_V_ce0;
        else 
            quantized_hidden_sta_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_41_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_10_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_41_we0 <= grp_quantize_activation_fu_1087_output_states_10_1_0_V_we0;
        else 
            quantized_hidden_sta_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_42_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_42_address0 <= grp_quantize_activation_fu_1087_output_states_10_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_42_address0 <= grp_linear_forward_no_mu_fu_911_input_10_2_0_V_address0;
        else 
            quantized_hidden_sta_42_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_42_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_42_ce0 <= grp_quantize_activation_fu_1087_output_states_10_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_42_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_2_0_V_ce0;
        else 
            quantized_hidden_sta_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_42_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_10_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_42_we0 <= grp_quantize_activation_fu_1087_output_states_10_2_0_V_we0;
        else 
            quantized_hidden_sta_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_43_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_10_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_43_address0 <= grp_quantize_activation_fu_1087_output_states_10_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_43_address0 <= grp_linear_forward_no_mu_fu_911_input_10_3_0_V_address0;
        else 
            quantized_hidden_sta_43_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_43_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_10_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_10_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_43_ce0 <= grp_quantize_activation_fu_1087_output_states_10_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_43_ce0 <= grp_linear_forward_no_mu_fu_911_input_10_3_0_V_ce0;
        else 
            quantized_hidden_sta_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_43_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_10_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_43_we0 <= grp_quantize_activation_fu_1087_output_states_10_3_0_V_we0;
        else 
            quantized_hidden_sta_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_44_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_44_address0 <= grp_quantize_activation_fu_1087_output_states_11_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_44_address0 <= grp_linear_forward_no_mu_fu_911_input_11_0_0_V_address0;
        else 
            quantized_hidden_sta_44_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_44_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_44_ce0 <= grp_quantize_activation_fu_1087_output_states_11_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_44_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_0_0_V_ce0;
        else 
            quantized_hidden_sta_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_44_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_11_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_44_we0 <= grp_quantize_activation_fu_1087_output_states_11_0_0_V_we0;
        else 
            quantized_hidden_sta_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_45_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_45_address0 <= grp_quantize_activation_fu_1087_output_states_11_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_45_address0 <= grp_linear_forward_no_mu_fu_911_input_11_1_0_V_address0;
        else 
            quantized_hidden_sta_45_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_45_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_45_ce0 <= grp_quantize_activation_fu_1087_output_states_11_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_45_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_1_0_V_ce0;
        else 
            quantized_hidden_sta_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_45_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_11_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_45_we0 <= grp_quantize_activation_fu_1087_output_states_11_1_0_V_we0;
        else 
            quantized_hidden_sta_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_46_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_46_address0 <= grp_quantize_activation_fu_1087_output_states_11_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_46_address0 <= grp_linear_forward_no_mu_fu_911_input_11_2_0_V_address0;
        else 
            quantized_hidden_sta_46_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_46_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_46_ce0 <= grp_quantize_activation_fu_1087_output_states_11_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_46_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_2_0_V_ce0;
        else 
            quantized_hidden_sta_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_46_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_11_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_46_we0 <= grp_quantize_activation_fu_1087_output_states_11_2_0_V_we0;
        else 
            quantized_hidden_sta_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_47_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_11_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_47_address0 <= grp_quantize_activation_fu_1087_output_states_11_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_47_address0 <= grp_linear_forward_no_mu_fu_911_input_11_3_0_V_address0;
        else 
            quantized_hidden_sta_47_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_47_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_11_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_11_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_47_ce0 <= grp_quantize_activation_fu_1087_output_states_11_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_47_ce0 <= grp_linear_forward_no_mu_fu_911_input_11_3_0_V_ce0;
        else 
            quantized_hidden_sta_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_47_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_11_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_47_we0 <= grp_quantize_activation_fu_1087_output_states_11_3_0_V_we0;
        else 
            quantized_hidden_sta_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_48_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_48_address0 <= grp_quantize_activation_fu_1087_output_states_12_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_48_address0 <= grp_linear_forward_no_mu_fu_911_input_12_0_0_V_address0;
        else 
            quantized_hidden_sta_48_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_48_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_48_ce0 <= grp_quantize_activation_fu_1087_output_states_12_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_48_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_0_0_V_ce0;
        else 
            quantized_hidden_sta_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_48_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_12_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_48_we0 <= grp_quantize_activation_fu_1087_output_states_12_0_0_V_we0;
        else 
            quantized_hidden_sta_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_49_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_49_address0 <= grp_quantize_activation_fu_1087_output_states_12_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_49_address0 <= grp_linear_forward_no_mu_fu_911_input_12_1_0_V_address0;
        else 
            quantized_hidden_sta_49_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_49_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_49_ce0 <= grp_quantize_activation_fu_1087_output_states_12_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_49_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_1_0_V_ce0;
        else 
            quantized_hidden_sta_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_49_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_12_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_49_we0 <= grp_quantize_activation_fu_1087_output_states_12_1_0_V_we0;
        else 
            quantized_hidden_sta_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_4_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_4_address0 <= grp_quantize_activation_fu_1087_output_states_1_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_4_address0 <= grp_linear_forward_no_mu_fu_911_input_1_0_0_V_address0;
        else 
            quantized_hidden_sta_4_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_4_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_4_ce0 <= grp_quantize_activation_fu_1087_output_states_1_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_4_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_0_0_V_ce0;
        else 
            quantized_hidden_sta_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_4_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_1_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_4_we0 <= grp_quantize_activation_fu_1087_output_states_1_0_0_V_we0;
        else 
            quantized_hidden_sta_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_50_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_50_address0 <= grp_quantize_activation_fu_1087_output_states_12_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_50_address0 <= grp_linear_forward_no_mu_fu_911_input_12_2_0_V_address0;
        else 
            quantized_hidden_sta_50_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_50_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_50_ce0 <= grp_quantize_activation_fu_1087_output_states_12_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_50_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_2_0_V_ce0;
        else 
            quantized_hidden_sta_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_50_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_12_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_50_we0 <= grp_quantize_activation_fu_1087_output_states_12_2_0_V_we0;
        else 
            quantized_hidden_sta_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_51_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_12_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_51_address0 <= grp_quantize_activation_fu_1087_output_states_12_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_51_address0 <= grp_linear_forward_no_mu_fu_911_input_12_3_0_V_address0;
        else 
            quantized_hidden_sta_51_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_51_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_12_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_12_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_51_ce0 <= grp_quantize_activation_fu_1087_output_states_12_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_51_ce0 <= grp_linear_forward_no_mu_fu_911_input_12_3_0_V_ce0;
        else 
            quantized_hidden_sta_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_51_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_12_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_51_we0 <= grp_quantize_activation_fu_1087_output_states_12_3_0_V_we0;
        else 
            quantized_hidden_sta_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_52_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_52_address0 <= grp_quantize_activation_fu_1087_output_states_13_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_52_address0 <= grp_linear_forward_no_mu_fu_911_input_13_0_0_V_address0;
        else 
            quantized_hidden_sta_52_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_52_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_52_ce0 <= grp_quantize_activation_fu_1087_output_states_13_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_52_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_0_0_V_ce0;
        else 
            quantized_hidden_sta_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_52_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_13_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_52_we0 <= grp_quantize_activation_fu_1087_output_states_13_0_0_V_we0;
        else 
            quantized_hidden_sta_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_53_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_53_address0 <= grp_quantize_activation_fu_1087_output_states_13_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_53_address0 <= grp_linear_forward_no_mu_fu_911_input_13_1_0_V_address0;
        else 
            quantized_hidden_sta_53_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_53_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_53_ce0 <= grp_quantize_activation_fu_1087_output_states_13_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_53_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_1_0_V_ce0;
        else 
            quantized_hidden_sta_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_53_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_13_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_53_we0 <= grp_quantize_activation_fu_1087_output_states_13_1_0_V_we0;
        else 
            quantized_hidden_sta_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_54_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_54_address0 <= grp_quantize_activation_fu_1087_output_states_13_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_54_address0 <= grp_linear_forward_no_mu_fu_911_input_13_2_0_V_address0;
        else 
            quantized_hidden_sta_54_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_54_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_54_ce0 <= grp_quantize_activation_fu_1087_output_states_13_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_54_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_2_0_V_ce0;
        else 
            quantized_hidden_sta_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_54_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_13_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_54_we0 <= grp_quantize_activation_fu_1087_output_states_13_2_0_V_we0;
        else 
            quantized_hidden_sta_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_55_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_13_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_55_address0 <= grp_quantize_activation_fu_1087_output_states_13_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_55_address0 <= grp_linear_forward_no_mu_fu_911_input_13_3_0_V_address0;
        else 
            quantized_hidden_sta_55_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_55_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_13_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_13_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_55_ce0 <= grp_quantize_activation_fu_1087_output_states_13_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_55_ce0 <= grp_linear_forward_no_mu_fu_911_input_13_3_0_V_ce0;
        else 
            quantized_hidden_sta_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_55_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_13_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_55_we0 <= grp_quantize_activation_fu_1087_output_states_13_3_0_V_we0;
        else 
            quantized_hidden_sta_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_56_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_56_address0 <= grp_quantize_activation_fu_1087_output_states_14_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_56_address0 <= grp_linear_forward_no_mu_fu_911_input_14_0_0_V_address0;
        else 
            quantized_hidden_sta_56_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_56_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_56_ce0 <= grp_quantize_activation_fu_1087_output_states_14_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_56_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_0_0_V_ce0;
        else 
            quantized_hidden_sta_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_56_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_14_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_56_we0 <= grp_quantize_activation_fu_1087_output_states_14_0_0_V_we0;
        else 
            quantized_hidden_sta_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_57_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_57_address0 <= grp_quantize_activation_fu_1087_output_states_14_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_57_address0 <= grp_linear_forward_no_mu_fu_911_input_14_1_0_V_address0;
        else 
            quantized_hidden_sta_57_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_57_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_57_ce0 <= grp_quantize_activation_fu_1087_output_states_14_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_57_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_1_0_V_ce0;
        else 
            quantized_hidden_sta_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_57_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_14_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_57_we0 <= grp_quantize_activation_fu_1087_output_states_14_1_0_V_we0;
        else 
            quantized_hidden_sta_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_58_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_58_address0 <= grp_quantize_activation_fu_1087_output_states_14_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_58_address0 <= grp_linear_forward_no_mu_fu_911_input_14_2_0_V_address0;
        else 
            quantized_hidden_sta_58_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_58_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_58_ce0 <= grp_quantize_activation_fu_1087_output_states_14_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_58_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_2_0_V_ce0;
        else 
            quantized_hidden_sta_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_58_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_14_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_58_we0 <= grp_quantize_activation_fu_1087_output_states_14_2_0_V_we0;
        else 
            quantized_hidden_sta_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_59_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_14_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_59_address0 <= grp_quantize_activation_fu_1087_output_states_14_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_59_address0 <= grp_linear_forward_no_mu_fu_911_input_14_3_0_V_address0;
        else 
            quantized_hidden_sta_59_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_59_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_14_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_14_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_59_ce0 <= grp_quantize_activation_fu_1087_output_states_14_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_59_ce0 <= grp_linear_forward_no_mu_fu_911_input_14_3_0_V_ce0;
        else 
            quantized_hidden_sta_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_59_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_14_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_59_we0 <= grp_quantize_activation_fu_1087_output_states_14_3_0_V_we0;
        else 
            quantized_hidden_sta_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_5_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_5_address0 <= grp_quantize_activation_fu_1087_output_states_1_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_5_address0 <= grp_linear_forward_no_mu_fu_911_input_1_1_0_V_address0;
        else 
            quantized_hidden_sta_5_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_5_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_5_ce0 <= grp_quantize_activation_fu_1087_output_states_1_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_5_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_1_0_V_ce0;
        else 
            quantized_hidden_sta_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_5_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_1_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_5_we0 <= grp_quantize_activation_fu_1087_output_states_1_1_0_V_we0;
        else 
            quantized_hidden_sta_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_60_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_60_address0 <= grp_quantize_activation_fu_1087_output_states_15_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_60_address0 <= grp_linear_forward_no_mu_fu_911_input_15_0_0_V_address0;
        else 
            quantized_hidden_sta_60_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_60_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_60_ce0 <= grp_quantize_activation_fu_1087_output_states_15_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_60_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_0_0_V_ce0;
        else 
            quantized_hidden_sta_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_60_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_15_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_60_we0 <= grp_quantize_activation_fu_1087_output_states_15_0_0_V_we0;
        else 
            quantized_hidden_sta_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_61_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_61_address0 <= grp_quantize_activation_fu_1087_output_states_15_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_61_address0 <= grp_linear_forward_no_mu_fu_911_input_15_1_0_V_address0;
        else 
            quantized_hidden_sta_61_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_61_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_61_ce0 <= grp_quantize_activation_fu_1087_output_states_15_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_61_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_1_0_V_ce0;
        else 
            quantized_hidden_sta_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_61_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_15_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_61_we0 <= grp_quantize_activation_fu_1087_output_states_15_1_0_V_we0;
        else 
            quantized_hidden_sta_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_62_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_62_address0 <= grp_quantize_activation_fu_1087_output_states_15_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_62_address0 <= grp_linear_forward_no_mu_fu_911_input_15_2_0_V_address0;
        else 
            quantized_hidden_sta_62_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_62_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_62_ce0 <= grp_quantize_activation_fu_1087_output_states_15_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_62_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_2_0_V_ce0;
        else 
            quantized_hidden_sta_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_62_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_15_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_62_we0 <= grp_quantize_activation_fu_1087_output_states_15_2_0_V_we0;
        else 
            quantized_hidden_sta_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_63_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_15_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_63_address0 <= grp_quantize_activation_fu_1087_output_states_15_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_63_address0 <= grp_linear_forward_no_mu_fu_911_input_15_3_0_V_address0;
        else 
            quantized_hidden_sta_63_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_63_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_15_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_15_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_63_ce0 <= grp_quantize_activation_fu_1087_output_states_15_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_63_ce0 <= grp_linear_forward_no_mu_fu_911_input_15_3_0_V_ce0;
        else 
            quantized_hidden_sta_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_63_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_15_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_63_we0 <= grp_quantize_activation_fu_1087_output_states_15_3_0_V_we0;
        else 
            quantized_hidden_sta_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_6_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_2_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_2_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_6_address0 <= grp_quantize_activation_fu_1087_output_states_1_2_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_6_address0 <= grp_linear_forward_no_mu_fu_911_input_1_2_0_V_address0;
        else 
            quantized_hidden_sta_6_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_6_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_2_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_2_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_6_ce0 <= grp_quantize_activation_fu_1087_output_states_1_2_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_6_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_2_0_V_ce0;
        else 
            quantized_hidden_sta_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_6_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_1_2_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_6_we0 <= grp_quantize_activation_fu_1087_output_states_1_2_0_V_we0;
        else 
            quantized_hidden_sta_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_7_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_3_0_V_address0, grp_quantize_activation_fu_1087_output_states_1_3_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_7_address0 <= grp_quantize_activation_fu_1087_output_states_1_3_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_7_address0 <= grp_linear_forward_no_mu_fu_911_input_1_3_0_V_address0;
        else 
            quantized_hidden_sta_7_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_7_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_1_3_0_V_ce0, grp_quantize_activation_fu_1087_output_states_1_3_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_7_ce0 <= grp_quantize_activation_fu_1087_output_states_1_3_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_7_ce0 <= grp_linear_forward_no_mu_fu_911_input_1_3_0_V_ce0;
        else 
            quantized_hidden_sta_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_7_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_1_3_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_7_we0 <= grp_quantize_activation_fu_1087_output_states_1_3_0_V_we0;
        else 
            quantized_hidden_sta_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_8_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_8_address0 <= grp_quantize_activation_fu_1087_output_states_2_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_8_address0 <= grp_linear_forward_no_mu_fu_911_input_2_0_0_V_address0;
        else 
            quantized_hidden_sta_8_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_8_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_8_ce0 <= grp_quantize_activation_fu_1087_output_states_2_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_8_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_0_0_V_ce0;
        else 
            quantized_hidden_sta_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_8_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_2_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_8_we0 <= grp_quantize_activation_fu_1087_output_states_2_0_0_V_we0;
        else 
            quantized_hidden_sta_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_9_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_1_0_V_address0, grp_quantize_activation_fu_1087_output_states_2_1_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_9_address0 <= grp_quantize_activation_fu_1087_output_states_2_1_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_9_address0 <= grp_linear_forward_no_mu_fu_911_input_2_1_0_V_address0;
        else 
            quantized_hidden_sta_9_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_9_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_2_1_0_V_ce0, grp_quantize_activation_fu_1087_output_states_2_1_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_9_ce0 <= grp_quantize_activation_fu_1087_output_states_2_1_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_9_ce0 <= grp_linear_forward_no_mu_fu_911_input_2_1_0_V_ce0;
        else 
            quantized_hidden_sta_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_9_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_2_1_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_9_we0 <= grp_quantize_activation_fu_1087_output_states_2_1_0_V_we0;
        else 
            quantized_hidden_sta_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_0_0_V_address0, grp_quantize_activation_fu_1087_output_states_0_0_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_address0 <= grp_quantize_activation_fu_1087_output_states_0_0_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_address0 <= grp_linear_forward_no_mu_fu_911_input_0_0_0_V_address0;
        else 
            quantized_hidden_sta_address0 <= "XXX";
        end if; 
    end process;


    quantized_hidden_sta_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_911_input_0_0_0_V_ce0, grp_quantize_activation_fu_1087_output_states_0_0_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_ce0 <= grp_quantize_activation_fu_1087_output_states_0_0_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_ce0 <= grp_linear_forward_no_mu_fu_911_input_0_0_0_V_ce0;
        else 
            quantized_hidden_sta_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_we0_assign_proc : process(ap_CS_fsm_state4, grp_quantize_activation_fu_1087_output_states_0_0_0_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_we0 <= grp_quantize_activation_fu_1087_output_states_0_0_0_V_we0;
        else 
            quantized_hidden_sta_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1148_2_fu_1360_p3 <= 
        sub_ln703_fu_1351_p2 when (tmp_85_reg_1510(0) = '1') else 
        sext_ln703_122_fu_1357_p1;
    select_ln1148_fu_1342_p3 <= 
        tmp_86_fu_1332_p4 when (tmp_85_reg_1510(0) = '1') else 
        tmp_87_reg_1526;
        sext_ln1265_fu_1287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1265_fu_1282_p2),64));

        sext_ln203_fu_1466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_fu_1461_p2),64));

        sext_ln212_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln212_reg_1563),32));

        sext_ln703_122_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1148_reg_1531),40));

        sext_ln703_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1148_reg_1531),40));

    shl_ln212_1_fu_1396_p3 <= (trunc_ln212_fu_1380_p1 & ap_const_lv4_0);
    shl_ln3_fu_1300_p3 <= (attn_weights_0_V_lo_reg_1505 & ap_const_lv16_0);
    shl_ln_fu_1384_p3 <= (trunc_ln212_fu_1380_p1 & ap_const_lv6_0);
    sub_ln1148_fu_1327_p2 <= std_logic_vector(unsigned(ap_const_lv113_0) - unsigned(mul_ln1148_reg_1521));
    sub_ln1265_fu_1260_p2 <= std_logic_vector(unsigned(tmp_64_fu_1240_p3) - unsigned(zext_ln1265_fu_1256_p1));
    sub_ln203_fu_1434_p2 <= std_logic_vector(unsigned(tmp_66_fu_1414_p3) - unsigned(zext_ln203_fu_1430_p1));
    sub_ln212_fu_1408_p2 <= std_logic_vector(unsigned(zext_ln212_fu_1392_p1) - unsigned(zext_ln212_2_fu_1404_p1));
    sub_ln703_fu_1351_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(sext_ln703_fu_1348_p1));
    tmp_64_fu_1240_p3 <= (h_0_reg_867 & ap_const_lv3_0);
    tmp_65_fu_1248_p3 <= (h_0_reg_867 & ap_const_lv1_0);
    tmp_66_fu_1414_p3 <= (h106_0_0_reg_889 & ap_const_lv6_0);
    tmp_67_fu_1422_p3 <= (h106_0_0_reg_889 & ap_const_lv4_0);
    tmp_86_fu_1332_p4 <= sub_ln1148_fu_1327_p2(112 downto 75);
    trunc_ln212_fu_1380_p1 <= h106_0_0_reg_889(3 - 1 downto 0);

    v_cache_V_ce0_assign_proc : process(grp_cache_update_fu_1183_cache_in_V_ce0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_cache_V_ce0 <= grp_cache_update_fu_1183_cache_in_V_ce0;
        else 
            v_cache_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_cache_upd_V_address0_assign_proc : process(grp_GEMM_3D_float_fu_1169_input_2_V_address0, grp_cache_update_fu_1183_cache_out_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_cache_upd_V_address0 <= grp_cache_update_fu_1183_cache_out_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            v_cache_upd_V_address0 <= grp_GEMM_3D_float_fu_1169_input_2_V_address0;
        else 
            v_cache_upd_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    v_cache_upd_V_ce0_assign_proc : process(grp_GEMM_3D_float_fu_1169_input_2_V_ce0, grp_cache_update_fu_1183_cache_out_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_cache_upd_V_ce0 <= grp_cache_update_fu_1183_cache_out_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            v_cache_upd_V_ce0 <= grp_GEMM_3D_float_fu_1169_input_2_V_ce0;
        else 
            v_cache_upd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_cache_upd_V_we0_assign_proc : process(grp_cache_update_fu_1183_cache_out_V_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_cache_upd_V_we0 <= grp_cache_update_fu_1183_cache_out_V_we0;
        else 
            v_cache_upd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_0_V_address0_assign_proc : process(grp_cache_update_fu_1183_update_0_V_address0, grp_reshape_2D_to_3D_fu_1198_output_0_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_proj_0_V_address0 <= grp_cache_update_fu_1183_update_0_V_address0;
        else 
            v_proj_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    v_proj_0_V_ce0_assign_proc : process(grp_cache_update_fu_1183_update_0_V_ce0, grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            v_proj_0_V_ce0 <= grp_cache_update_fu_1183_update_0_V_ce0;
        else 
            v_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_1198_output_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_1198_output_0_V_we0;
        else 
            v_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_address0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_address0, grp_reshape_2D_to_3D_fu_1198_input_0_V_address0, grp_init_2d_mem_fu_1216_mem_0_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_address0 <= grp_init_2d_mem_fu_1216_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_1198_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_911_output_0_V_address0;
        else 
            v_proj_re_0_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    v_proj_re_0_V_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce0, grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0, grp_init_2d_mem_fu_1216_mem_0_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state2, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_1216_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_1198_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce0;
        else 
            v_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_ce1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_ce1 <= grp_linear_forward_no_mu_fu_911_output_0_V_ce1;
        else 
            v_proj_re_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_d0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_d0, grp_init_2d_mem_fu_1216_mem_0_V_d0, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_d0 <= grp_init_2d_mem_fu_1216_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_911_output_0_V_d0;
        else 
            v_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_proj_re_0_V_we0_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we0, grp_init_2d_mem_fu_1216_mem_0_V_we0, ap_CS_fsm_state10, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v_proj_re_0_V_we0 <= grp_init_2d_mem_fu_1216_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_911_output_0_V_we0;
        else 
            v_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_we1_assign_proc : process(grp_linear_forward_no_mu_fu_911_output_0_V_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_we1 <= grp_linear_forward_no_mu_fu_911_output_0_V_we1;
        else 
            v_proj_re_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_0_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_0_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_0_ce0;
        else 
            v_weights_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_10_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_10_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_10_ce0;
        else 
            v_weights_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_11_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_11_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_11_ce0;
        else 
            v_weights_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_12_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_12_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_12_ce0;
        else 
            v_weights_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_13_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_13_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_13_ce0;
        else 
            v_weights_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_14_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_14_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_14_ce0;
        else 
            v_weights_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_15_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_15_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_15_ce0;
        else 
            v_weights_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_1_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_1_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_1_ce0;
        else 
            v_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_2_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_2_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_2_ce0;
        else 
            v_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_3_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_3_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_3_ce0;
        else 
            v_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_4_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_4_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_4_ce0;
        else 
            v_weights_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_5_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_5_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_5_ce0;
        else 
            v_weights_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_6_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_6_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_6_ce0;
        else 
            v_weights_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_7_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_7_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_7_ce0;
        else 
            v_weights_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_8_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_8_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_8_ce0;
        else 
            v_weights_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_9_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_9_ce0 <= grp_linear_forward_no_mu_fu_911_packed_weights_9_ce0;
        else 
            v_weights_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1265_2_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d_0_0_reg_878),7));
    zext_ln1265_fu_1256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_fu_1248_p3),7));
    zext_ln203_fu_1430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_1422_p3),10));
    zext_ln211_fu_1440_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d107_0_0_reg_900),10));
    zext_ln212_1_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln212_fu_1471_p1),64));
    zext_ln212_2_fu_1404_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln212_1_fu_1396_p3),10));
    zext_ln212_fu_1392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1384_p3),10));
end behav;
