Oh no...

Cycle: 6
Incorrect Write to Register File
MARS instruction number: 2	Instruction: ori $1,$1,0
MARS: Register Write to Reg: 0x01 Val: 0x10010000
Student: Register Write to Reg: 0x01 Val: 0x00000000

Cycle: 7
Incorrect Write to Register File
MARS instruction number: 3	Instruction: add $8,$8,$1
MARS: Register Write to Reg: 0x08 Val: 0x10010000
Student: Register Write to Reg: 0x08 Val: 0x00000000

Cycle: 9
Incorrect Write to Register File
MARS instruction number: 5	Instruction: ori $1,$1,61453
MARS: Register Write to Reg: 0x01 Val: 0x0000F00D
Student: Register Write to Reg: 0x01 Val: 0xFFFFF00D

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
temp/modelsim_dump.txt : output from the VHDL testbench during program execution on your processor
temp/mars_dump.txt : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


