Information: Updating design information... (UID-85)
Warning: Design 'windowed_RF' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : windowed_RF
Version: Z-2007.03-SP1
Date   : Wed May  2 15:08:30 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: Control_Unit/temp_cwp_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Register_File_and_addresses/registers_reg[25][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  windowed_RF        5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Control_Unit/temp_cwp_reg[0]/CK (DFF_X1)                0.00 #     0.00 r
  Control_Unit/temp_cwp_reg[0]/Q (DFF_X1)                 0.12       0.12 r
  Control_Unit/cwp[0] (register_CU_A5_M8_N9_F4_B64_L32_T5_Y3)
                                                          0.00       0.12 r
  Register_File_and_addresses/cwp[0] (register_file_w_A5_M8_N9_F4_B64_L32_T5_Y3)
                                                          0.00       0.12 r
  Register_File_and_addresses/U4797/ZN (INV_X1)           0.06       0.18 f
  Register_File_and_addresses/U4505/ZN (NAND2_X1)         0.07       0.25 r
  Register_File_and_addresses/U7473/ZN (OAI21_X1)         0.06       0.31 f
  Register_File_and_addresses/U7472/ZN (INV_X1)           0.06       0.37 r
  Register_File_and_addresses/U7471/ZN (NAND2_X1)         0.04       0.41 f
  Register_File_and_addresses/r517/B[2] (register_file_w_A5_M8_N9_F4_B64_L32_T5_Y3_DW01_add_4)
                                                          0.00       0.41 f
  Register_File_and_addresses/r517/U1_2/CO (FA_X1)        0.11       0.51 f
  Register_File_and_addresses/r517/U1_3/CO (FA_X1)        0.09       0.61 f
  Register_File_and_addresses/r517/U1_4/S (FA_X1)         0.13       0.74 r
  Register_File_and_addresses/r517/SUM[4] (register_file_w_A5_M8_N9_F4_B64_L32_T5_Y3_DW01_add_4)
                                                          0.00       0.74 r
  Register_File_and_addresses/U7314/ZN (INV_X1)           0.03       0.76 f
  Register_File_and_addresses/U7403/ZN (AOI21_X2)         0.08       0.85 r
  Register_File_and_addresses/U7464/ZN (INV_X1)           0.04       0.88 f
  Register_File_and_addresses/U7396/ZN (AOI221_X1)        0.10       0.98 r
  Register_File_and_addresses/U7474/ZN (OAI222_X1)        0.05       1.03 f
  Register_File_and_addresses/U7459/ZN (INV_X1)           0.04       1.07 r
  Register_File_and_addresses/U1509/ZN (NOR2_X1)          0.04       1.11 f
  Register_File_and_addresses/U1345/ZN (NOR2_X1)          0.07       1.18 r
  Register_File_and_addresses/U2686/ZN (XNOR2_X1)         0.07       1.25 r
  Register_File_and_addresses/U7462/Z (XOR2_X1)           0.12       1.37 r
  Register_File_and_addresses/U7434/ZN (NOR2_X1)          0.05       1.42 f
  Register_File_and_addresses/U1725/ZN (NAND2_X2)         0.06       1.48 r
  Register_File_and_addresses/U1520/ZN (OAI221_X1)        0.06       1.54 f
  Register_File_and_addresses/U1471/Z (BUF_X1)            0.05       1.59 f
  Register_File_and_addresses/U1243/Z (BUF_X1)            0.04       1.63 f
  Register_File_and_addresses/U39/Z (BUF_X1)              0.04       1.67 f
  Register_File_and_addresses/U122/ZN (INV_X1)            0.14       1.81 r
  Register_File_and_addresses/U6204/ZN (OAI22_X1)         0.06       1.88 f
  Register_File_and_addresses/registers_reg[25][0]/D (DFF_X1)
                                                          0.01       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  Register_File_and_addresses/registers_reg[25][0]/CK (DFF_X1)
                                                          0.00       2.00 r
  library setup time                                     -0.05       1.95
  data required time                                                 1.95
  --------------------------------------------------------------------------
  data required time                                                 1.95
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
