
---------- Begin Simulation Statistics ----------
final_tick                               369931315500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 767644                       # Number of bytes of host memory used
host_op_rate                                   447662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4682.52                       # Real time elapsed on the host
host_tick_rate                               79002596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1100000008                       # Number of instructions simulated
sim_ops                                    2096184623                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.369931                       # Number of seconds simulated
sim_ticks                                369931315500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           2                       # Number of instructions committed
system.cpu.committedOps                             6                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                6                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          6                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  12                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             1                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     83.33%     83.33% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     83.33% # Class of executed instruction
system.cpu.op_class::MemWrite                       1     16.67%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          6                       # Class of executed instruction
system.cpu.workload.numSyscalls                   782                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        95960                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        225281                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                  20018273                       # Number of branches fetched
system.switch_cpus.committedInsts           100000001                       # Number of instructions committed
system.switch_cpus.committedOps             190115407                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            23836613                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   316                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            17923866                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   859                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000000                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           137184414                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   313                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         1.000000                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                185905053                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       185905051.743652                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     99203808                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     51497003                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     14656341                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses       13140085                       # Number of float alu accesses
system.switch_cpus.num_fp_insts              13140085                       # number of float instructions
system.switch_cpus.num_fp_register_reads     20611851                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes     11079351                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             2599806                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles           1.256348                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     181100919                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            181100919                       # number of integer instructions
system.switch_cpus.num_int_register_reads    360659924                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    140998718                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            23828376                       # Number of load instructions
system.switch_cpus.num_mem_refs              41752178                       # number of memory refs
system.switch_cpus.num_store_insts           17923802                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        452253      0.24%      0.24% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         139941380     73.61%     73.85% # Class of executed instruction
system.switch_cpus.op_class::IntMult           109076      0.06%     73.90% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            204269      0.11%     74.01% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd          921709      0.48%     74.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             336      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd             1348      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1007104      0.53%     75.03% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                6      0.00%     75.03% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt           716484      0.38%     75.40% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc         1795846      0.94%     76.35% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     76.35% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     76.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            521      0.00%     76.35% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     76.35% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     76.35% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     76.35% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd      1669893      0.88%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     77.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt       446995      0.24%     77.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            3      0.00%     77.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     77.46% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      1096509      0.58%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     78.04% # Class of executed instruction
system.switch_cpus.op_class::MemRead         21136408     11.12%     89.16% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        17119718      9.00%     98.16% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead      2691968      1.42%     99.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       804084      0.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          190115910                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           19                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     15621054                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    264273629                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     95755319                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    135861055                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     40105736                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     314072812                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      23063949                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     12949155                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1097935465                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      577640210                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     15664729                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        209470212                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    153181866                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          663                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    499927263                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000005                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1906069210                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    480173685                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.969541                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.225684                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    105810436     22.04%     22.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     48767259     10.16%     32.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     41629263      8.67%     40.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     64732368     13.48%     54.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     14090065      2.93%     57.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     21752451      4.53%     61.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     22200961      4.62%     66.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      8009016      1.67%     68.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    153181866     31.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    480173685                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts         53795312                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     13519757                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1878595217                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           237969339                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      4808551      0.25%      0.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1442039145     75.66%     75.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1535870      0.08%     75.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      2148517      0.11%     76.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd      3376846      0.18%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      2455448      0.13%     76.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     76.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      7801098      0.41%     76.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     16399429      0.86%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     77.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    222801711     11.69%     89.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    180168437      9.45%     98.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     15167628      0.80%     99.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      7366530      0.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1906069210                       # Class of committed instruction
system.switch_cpus_1.commit.refs            425504306                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1906069210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.553958                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.553958                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     84142265                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2687756534                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       69014405                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       351710823                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     15689935                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     33389699                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         274597974                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1032328                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         210674580                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              991214                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         314072812                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       218551205                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           507013800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       620786                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1506788381                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        43818                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       402429                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      31379870                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.566962                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     30797007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    118819268                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.720043                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    553947143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     5.212879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.188710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       94551065     17.07%     17.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       23560648      4.25%     21.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       26251364      4.74%     26.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       36154886      6.53%     32.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       32413960      5.85%     38.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       26969225      4.87%     43.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       22899989      4.13%     47.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       27938291      5.04%     52.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      263207715     47.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    553947143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        71772226                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes       43544730                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 10430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     21277746                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      227133855                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.920296                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          485134065                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        210673955                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      58235384                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    311233213                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       283401                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       750098                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    240710100                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2406064393                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    274460110                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     39989334                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2171677648                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         7075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1501282                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     15689935                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1530792                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           46                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     35712622                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        64716                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        37677                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     73263867                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     53175129                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        37677                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     20632870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       644876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2538701415                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2159370196                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.607426                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1542073195                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.898079                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2170054617                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3224092858                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1686280723                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.805192                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.805192                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      8783196      0.40%      0.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1663397874     75.21%     75.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1759453      0.08%     75.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      2160814      0.10%     75.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd      3377779      0.15%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt           92      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      2508861      0.11%     76.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp         3632      0.00%     76.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      9831371      0.44%     76.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     18063485      0.82%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    264491039     11.96%     89.27% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    208369456      9.42%     98.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     18593569      0.84%     99.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     10326369      0.47%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2211666990                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      67553128                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    131776070                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     61988980                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     88408030                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          72989333                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033002                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      57892851     79.32%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     79.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       218467      0.30%     79.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp          199      0.00%     79.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt      1123538      1.54%     81.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc        33101      0.05%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     81.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7021646      9.62%     90.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      4455200      6.10%     96.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      1279647      1.75%     98.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       964684      1.32%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   2208319999                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4935168383                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   2097381216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2817683559                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2405215709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2211666990                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       848684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    499995116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     16674005                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       848021                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    725005072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    553947143                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.992560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.928777                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    140119166     25.29%     25.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     21972567      3.97%     29.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     30419744      5.49%     34.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     34824590      6.29%     41.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     45439803      8.20%     49.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     58468565     10.55%     59.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     76581995     13.82%     73.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     78178546     14.11%     87.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     67942167     12.27%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    553947143                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.992484                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         218638644                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               87476                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     14257242                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4637181                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    311233213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    240710100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     956936895                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles              553957573                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      59945506                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2045311348                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      4397734                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       85715882                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents        72396                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        27823                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   6502361776                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2591271253                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2744972724                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       367388739                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     18259564                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     15689935                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     25195834                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      699661286                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     84111687                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3935326839                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        11232                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1314                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        48068663                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1314                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2732970391                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4886610600                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  6471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2061523                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2692                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4124018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2697                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       129948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         1770                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       264499                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           1770                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              14529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        84114                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11838                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114792                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14529                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       354602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       354602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 354602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     13659840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     13659840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13659840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            129329                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  129329    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              129329                       # Request fanout histogram
system.membus.reqLayer2.occupancy           599739500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          700062500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 369931315500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 369931315500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1898421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       449855                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1679719                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           65339                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              97                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             97                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           164059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          164059                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1680246                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       218175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5040195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1146384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6186579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    215036736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     45856576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              260893312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          133488                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7398144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2196049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2193314     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2730      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2196049                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4076002000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         573468858                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2520397440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        76520                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18306                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst      1601287                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       231800                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1927913                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        76520                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18306                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst      1601287                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       231800                       # number of overall hits
system.l2.overall_hits::total                 1927913                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1943                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        30638                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          479                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       101489                       # number of demand (read+write) misses
system.l2.demand_misses::total                 134551                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1943                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        30638                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          479                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       101489                       # number of overall misses
system.l2.overall_misses::total                134551                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    165175000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2629761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     21265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   9548909500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12365111500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    165175000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2629761500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21265500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   9548909500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12365111500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        78463                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        48944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst      1601766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       333289                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2062464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        78463                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        48944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1601766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       333289                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2062464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.024763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.625981                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000299                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.304507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065238                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.024763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.625981                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000299                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.304507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065238                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85010.293361                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85833.327893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 44395.615866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 94088.122851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91899.068011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85010.293361                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85833.327893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 44395.615866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 94088.122851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91899.068011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              115560                       # number of writebacks
system.l2.writebacks::total                    115560                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        30638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       101489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            134549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        30638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       101489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           134549                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    155460000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2476571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     18870500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9041464500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11692366500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    155460000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2476571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     18870500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9041464500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11692366500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.024763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.625981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.304507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.024763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.625981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.304507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80010.293361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80833.327893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 39395.615866                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89088.122851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86900.434043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80010.293361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80833.327893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 39395.615866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89088.122851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86900.434043                       # average overall mshr miss latency
system.l2.replacements                         131702                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       334275                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           334275                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       334275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       334275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1679719                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1679719                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1679719                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1679719                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          266                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           266                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus_1.data           51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   89                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus_1.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.135593                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.082474                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       285000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       285000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.135593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.082474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        35625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        35625                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data        45238                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        88221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              114918                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2369842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   8480776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10850618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data       133459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            164059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.872447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.661034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.700468                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88771.426431                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 96131.040229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94420.530291                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        88221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         114917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2236362000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   8039671500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10276033500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.872447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.661034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.700461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83771.426431                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 91131.040229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89421.351932                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        76520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1601287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1677807                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    165175000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21265500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    186440500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        78463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1601766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1680230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.024763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000299                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85010.293361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 44395.615866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76946.141147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    155460000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     18870500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    174330500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.024763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80010.293361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 39395.615866                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71977.910818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14403                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       186562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            200965                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         3942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        13268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    259919500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   1068133000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1328052500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       199830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        218175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.214881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.066396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 65935.946220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 80504.446789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77167.489831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         3942                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        13268                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    240209500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   1001793000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1242002500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.214881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.066396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 60935.946220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 75504.446789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72167.489831                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4091.504911                       # Cycle average of tags in use
system.l2.tags.total_refs                     4123725                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    135798                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.366611                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.606612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.023850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    45.928345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1099.977019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    35.722454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  2809.246524                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.268549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.008721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.685851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998903                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          561                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  33127790                       # Number of tag accesses
system.l2.tags.data_accesses                 33127790                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   4123725                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims            135798                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        4123999                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus.inst           92                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data         1413                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.inst          330                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data         3395                       # number of demand (read+write) hits
system.l3.demand_hits::total                     5230                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus.inst           92                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data         1413                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.inst          330                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data         3395                       # number of overall hits
system.l3.overall_hits::total                    5230                       # number of overall hits
system.l3.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         1851                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        29225                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.inst          149                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        98094                       # number of demand (read+write) misses
system.l3.demand_misses::total                 129321                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l3.overall_misses::.cpu.data                 1                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         1851                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        29225                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.inst          149                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        98094                       # number of overall misses
system.l3.overall_misses::total                129321                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.inst    142833000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   2277907000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.inst     12510000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8396829500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      10830079500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    142833000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   2277907000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     12510000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8396829500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     10830079500                       # number of overall miss cycles
system.l3.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         1943                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        30638                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.inst          479                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       101489                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               134551                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         1943                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        30638                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          479                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       101489                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              134551                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.952651                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.953881                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.311065                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.966548                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.961130                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.952651                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.953881                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.311065                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.966548                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.961130                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.inst 77165.316045                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 77943.781009                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 83959.731544                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85599.827716                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83745.714153                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 77165.316045                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 77943.781009                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 83959.731544                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85599.827716                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83745.714153                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               84114                       # number of writebacks
system.l3.writebacks::total                     84114                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus.inst         1851                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        29225                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.inst          149                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        98094                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            129319                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         1851                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        29225                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          149                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        98094                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           129319                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    124323000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   1985657000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     11020000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7415889500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9536889500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    124323000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   1985657000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     11020000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7415889500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9536889500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.952651                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.953881                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.311065                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.966548                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.961115                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.952651                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.953881                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.311065                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.966548                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.961115                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 67165.316045                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 67943.781009                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 73959.731544                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75599.827716                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73747.009334                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 67165.316045                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 67943.781009                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 73959.731544                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75599.827716                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73747.009334                       # average overall mshr miss latency
system.l3.replacements                          97629                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       115560                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           115560                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       115560                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       115560                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           73                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            73                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_misses::.switch_cpus_1.data            8                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            8                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       153000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       153000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19125                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19125                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data           54                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_1.data           72                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   126                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus.data        26642                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_1.data        88149                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              114792                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data   2075619000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   7509562000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9585181000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus.data        26696                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_1.data        88221                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            114918                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.997977                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999184                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998904                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 77907.777194                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85191.686803                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83500.426859                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        26642                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        88149                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         114791                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   1809199000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   6628072000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   8437271000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997977                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999184                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998895                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67907.777194                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75191.686803                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73501.154272                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus.inst           92                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         1359                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          330                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data         3323                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              5104                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.cpu.inst            1                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         1851                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data         2583                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst          149                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data         9945                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           14529                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    142833000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data    202288000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst     12510000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data    887267500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1244898500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.cpu.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         1943                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data         3942                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst          479                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data        13268                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19633                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.952651                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.655251                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.311065                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.749548                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.740030                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 77165.316045                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78315.137437                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 83959.731544                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 89217.445953                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 85683.701562                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         1851                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data         2583                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst          149                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data         9945                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        14528                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    124323000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    176458000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst     11020000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    787817500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   1099618500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.952651                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.655251                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.311065                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.749548                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.739979                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 67165.316045                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 68315.137437                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 73959.731544                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79217.445953                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 75689.599394                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 30718.880071                       # Cycle average of tags in use
system.l3.tags.total_refs                      264418                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    130397                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.027792                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     101.175038                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.258072                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         0.281867                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst   577.813059                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 16394.382534                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    65.725892                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 13579.243610                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.003088                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.017633                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.500317                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002006                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.414406                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.937466                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2915                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        29501                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   4362381                       # Number of tag accesses
system.l3.tags.data_accesses                  4362381                       # Number of data accesses
system.l3.tags.cache_friendly                  263141                       # Number of cache friendly accesses
system.l3.tags.cache_averse                      1277                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims           96367                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims             34030                       # Number of cache averse victims
system.l3.tags.OPT_hits                        145112                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                         119387                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             19633                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       199674                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           27895                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           114918                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          114918                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19633                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       399058                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     16007104                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           97629                       # Total snoops (count)
system.tol3bus.snoopTraffic                   5383296                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           232188                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.007623                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.086977                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 230418     99.24%     99.24% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1770      0.76%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             232188                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          247808500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         201827500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       118464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1870400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6278016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8276544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       118464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         9536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5383296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5383296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        29225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        98094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              129321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        84114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       320232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      5056074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst        25778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     16970761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22373191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       320232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        25778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           346183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14552150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14552150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14552150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       320232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      5056074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        25778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     16970761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36925341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     84114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     29225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     98086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.049622378500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4733                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              436919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              79490                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      129319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84114                       # Number of write requests accepted
system.mem_ctrls.readBursts                    129319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1783505250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  646555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4208086500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13792.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32542.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    46347                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65385                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                129319                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  129249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       101675                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.329816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.206257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.542977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64700     63.63%     63.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27632     27.18%     90.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2747      2.70%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1524      1.50%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1039      1.02%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          842      0.83%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          727      0.72%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          764      0.75%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1700      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       101675                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.320727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.748192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    419.816085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         4731     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4733                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.768223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.755201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              549     11.60%     11.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               49      1.04%     12.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4091     86.44%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      0.91%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4733                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8275904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5382208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8276416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5383296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  369926815500                       # Total gap between requests
system.mem_ctrls.avgGap                    1733222.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       118464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1870400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         9536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6277504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5382208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 320232.418928588915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 5056073.713229611516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 25777.758195764316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 16969377.116709653288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14549208.932813366875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        29225                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          149                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        98094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        84114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     48320250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    780171750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      4880000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3374714500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7270705763000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26104.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26695.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     32751.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34402.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  86438711.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            364275660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            193617105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           463614480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          220482360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29201546400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      67521822660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      85193142240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       183158500905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        495.114885                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 220799044000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12352600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 136779669000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            361690980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            192239520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           459666060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          218503980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29201546400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      66794886840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      85805298720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       183033832500                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.777881                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 222395213750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12352600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 135183499250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    137105858                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    216851050                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        353956909                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    137105858                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    216851050                       # number of overall hits
system.cpu.icache.overall_hits::total       353956909                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        78463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1700153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1778617                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        78463                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1700153                       # number of overall misses
system.cpu.icache.overall_misses::total       1778617                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    703828000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11543534998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12247362998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    703828000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11543534998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12247362998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    137184321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    218551203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    355735526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    137184321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    218551203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    355735526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.500000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.007779                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.500000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.007779                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  8970.189771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  6789.703631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6885.891115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  8970.189771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  6789.703631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6885.891115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          986                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1679719                       # number of writebacks
system.cpu.icache.writebacks::total           1679719                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        98371                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        98371                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        98371                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        98371                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        78463                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1601782                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1680245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        78463                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1601782                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1680245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    664596500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10487864498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11152460998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    664596500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10487864498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11152460998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.007329                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004723                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.007329                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004723                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  8470.189771                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6547.622896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6637.401687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  8470.189771                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6547.622896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6637.401687                       # average overall mshr miss latency
system.cpu.icache.replacements                1679719                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    137105858                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    216851050                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       353956909                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        78463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1700153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1778617                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    703828000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11543534998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12247362998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    137184321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    218551203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    355735526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.007779                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  8970.189771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  6789.703631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6885.891115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        98371                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        98371                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        78463                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1601782                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1680245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    664596500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10487864498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11152460998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.007329                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  8470.189771                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6547.622896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6637.401687                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.135291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           355637155                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1680246                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.657790                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000740                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   374.203655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   136.930896                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.730867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.267443                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998311                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1424622350                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1424622350                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse         355637155                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1680246                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan              355735526                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     41710994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    424729404                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        466440398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41710994                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    424729404                       # number of overall hits
system.cpu.dcache.overall_hits::total       466440398                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        48982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       660116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         709099                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        48982                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       660116                       # number of overall misses
system.cpu.dcache.overall_misses::total        709099                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2804556500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  14484822500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17289379000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2804556500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  14484822500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17289379000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     41759976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    425389520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    467149497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     41759976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    425389520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    467149497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.001552                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001518                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.001552                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001518                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 57256.880078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 21942.844136                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24382.179357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 57256.880078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 21942.844136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24382.179357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1061                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.315476                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       334275                       # number of writebacks
system.cpu.dcache.writebacks::total            334275                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       326769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       326769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       326769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       326769                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        48982                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       333347                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       382329                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        48982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       333347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       382329                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2780065500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  11179950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13960015500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2780065500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  11179950000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13960015500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001173                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000784                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001173                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56756.880078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33538.474923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36513.096051                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56756.880078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33538.474923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36513.096051                       # average overall mshr miss latency
system.cpu.dcache.replacements                 381722                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23818189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    237327433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       261145622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        18345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       526598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        544943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    367056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data   5552317000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5919373000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23836534                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    237854031                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    261690565                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000770                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.002214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20008.503679                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 10543.748742                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10862.370927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       326768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       326768                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        18345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       199830                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    357883500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   2314203500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000840                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000834                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19508.503679                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 11580.861232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12247.448149                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     17892805                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    187401971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      205294776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       133518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       164156                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2437500500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   8932505500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11370006000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     17923442                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    187535489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    205458932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79560.678265                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 66901.133181                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69263.420161                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30637                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       133517                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       164154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2422182000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   8865746500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11287928500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000712                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79060.678265                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 66401.630504                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68764.260999                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.919095                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           466822728                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            382234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1221.300899                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000425                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   164.128545                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   347.790124                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.320564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.679278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1868980222                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1868980222                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         466822728                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims       382234                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              467149497                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 369931315500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON         2500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 369931313000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
