ISim log file
Running: ./simple_tx_tb.exe -gui -tclbatch ../simple_tx_tb.tcl 
ISim O.87xd (signature 0x8ddf5b5d)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/local/scratch-1/nm525/workbench/ppon/wb/tor/projects/optical_tor/hw/pcores/simple_tx_v1_00_a/hdl/verilog/simple_tx.v" Line 109.  For instance dut/ipif_regs_inst/, width 33 of formal port rw_regs is not equal to width 32 of actual signal rw_regs.
WARNING: File "/local/scratch-1/nm525/workbench/ppon/wb/tor/projects/optical_tor/hw/pcores/simple_tx_v1_00_a/hdl/verilog/simple_tx.v" Line 110.  For instance dut/ipif_regs_inst/, width 97 of formal port ro_regs is not equal to width 96 of actual signal ro_regs.
Time resolution is 1 ps
# run 2 us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# quit
# restart
# run 5us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 5us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# exit 0
