	 
	--*********************************************************************
	--*  ENTITY  user                                                     *
	--*  Created    :  Fri Jan 23 09:27:18 2015                           *
	--*********************************************************************
	




	LIBRARY   ieee;
	USE       ieee.std_logic_1164.all;
	USE       ieee.std_logic_unsigned.all;
	USE       ieee.std_logic_arith.all;




	 
	ENTITY   user   IS
	    PORT(

	               
	              --Internal Bus Connections
	              	clrn                           : IN    STD_LOGIC;                          -- 0: global reset 
	              	clk0                           : IN    STD_LOGIC;                          -- Clock
	              	go                             : IN    STD_LOGIC;
	              	done                           : OUT   STD_LOGIC;
	              	Bank_B_ready                   : IN    STD_LOGIC;                          -- 1: Memory controller is ready for use, 0: Initializing (due to reset)
	              	data_src                       : OUT   STD_LOGIC_VECTOR( 63 DOWNTO 0 );    -- Data to the port src of FIFO singlea
	              	wr_req_singlea                 : OUT   STD_LOGIC;                          -- FIFO singlea write request signal
	              	wr_ack_singlea                 : IN    STD_LOGIC;                          -- FIFO singlea write acknowledge signal
	              	singlea_eos                    : IN    STD_LOGIC;                          -- 1: singlea port End of Stream pulse
	              	singlea_flush                  : OUT   STD_LOGIC;                          -- Flush FIFO data (assert high when the transfer is over)
	              	singlea_rewind                 : OUT   STD_LOGIC                           -- 1: Start read port from the beginning of the FIFO
	    );
	END   user;
	 
	 



	ARCHITECTURE  user_arch  OF  user  IS



	BEGIN


	done                         <=  '0';
	wr_req_singlea               <=  '0';
	singlea_flush                <=  '0';
	singlea_rewind               <=  '0';
	data_src                     <=  ( others => '0' );






	END  user_arch;



