//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_89
.address_size 64

	// .globl	implicit_conv3d_kernel  // -- Begin function implicit_conv3d_kernel
.extern .shared .align 16 .b8 global_smem[];
                                        // @implicit_conv3d_kernel
.visible .entry implicit_conv3d_kernel(
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_0,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_1,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_2,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_3,
	.param .u32 implicit_conv3d_kernel_param_4,
	.param .u32 implicit_conv3d_kernel_param_5,
	.param .u32 implicit_conv3d_kernel_param_6,
	.param .u32 implicit_conv3d_kernel_param_7,
	.param .u32 implicit_conv3d_kernel_param_8,
	.param .u64 .ptr .global .align 1 implicit_conv3d_kernel_param_9
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<139>;
	.reg .b16 	%rs<458>;
	.reg .b32 	%r<587>;
	.reg .b64 	%rd<127>;
	.loc	1 32 0                          // triton_spconv.py:32:0
$L__func_begin0:
	.loc	1 32 0                          // triton_spconv.py:32:0

// %bb.0:
	ld.param.u32 	%r66, [implicit_conv3d_kernel_param_7];
	ld.param.u32 	%r64, [implicit_conv3d_kernel_param_5];
	ld.param.u64 	%rd26, [implicit_conv3d_kernel_param_3];
$L__tmp0:
	.loc	1 47 24                         // triton_spconv.py:47:24
	mov.u32 	%r67, %ctaid.x;
$L__tmp1:
	.loc	2 40 22                         // standard.py:40:22
	add.s32 	%r68, %r64, 127;
	.loc	2 40 28                         // standard.py:40:28
	shr.s32 	%r69, %r68, 31;
	shr.u32 	%r70, %r69, 25;
	add.s32 	%r71, %r68, %r70;
	shr.s32 	%r72, %r71, 7;
$L__tmp2:
	.loc	1 51 20                         // triton_spconv.py:51:20
	div.s32 	%r1, %r67, %r72;
	.loc	1 50 18                         // triton_spconv.py:50:18
	mul.lo.s32 	%r74, %r1, %r72;
	sub.s32 	%r75, %r67, %r74;
	ld.param.u32 	%r76, [implicit_conv3d_kernel_param_8];
	.loc	1 53 19                         // triton_spconv.py:53:19
	mul.lo.s32 	%r77, %r76, %r76;
	.loc	1 53 23                         // triton_spconv.py:53:23
	mul.lo.s32 	%r2, %r77, %r76;
	.loc	1 56 38                         // triton_spconv.py:56:38
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 31;
	and.b32  	%r5, %r3, 16;
	and.b32  	%r6, %r3, 64;
	.loc	1 56 57                         // triton_spconv.py:56:57
	shl.b32 	%r8, %r75, 7;
	.loc	1 58 19                         // triton_spconv.py:58:19
	setp.gt.s32 	%p4, %r2, 0;
	mov.u32 	%r579, global_smem;
	@%p4 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %.lr.ph14
	.loc	1 0 19                          // triton_spconv.py:0:19
	ld.param.u32 	%r65, [implicit_conv3d_kernel_param_6];
	ld.param.u32 	%r63, [implicit_conv3d_kernel_param_4];
	ld.param.u64 	%rd25, [implicit_conv3d_kernel_param_2];
	ld.param.u64 	%rd24, [implicit_conv3d_kernel_param_1];
	ld.param.u64 	%rd23, [implicit_conv3d_kernel_param_0];
	.loc	1 56 0                          // triton_spconv.py:56:0
	and.b32  	%r7, %r3, 127;
	or.b32  	%r9, %r8, %r7;
	.loc	1 56 68                         // triton_spconv.py:56:68
	mul.lo.s32 	%r79, %r9, %r2;
	.loc	1 56 24                         // triton_spconv.py:56:24
	mul.wide.s32 	%rd28, %r79, 4;
	add.s64 	%rd124, %rd24, %rd28;
	.loc	1 56 38                         // triton_spconv.py:56:38
	and.b32  	%r80, %r3, 15;
	shr.u32 	%r586, %r3, 5;
	shr.u32 	%r584, %r3, 2;
	bfe.u32 	%r81, %r3, 2, 4;
	shr.u32 	%r82, %r6, 2;
	or.b32  	%r16, %r81, %r82;
	shl.b32 	%r83, %r7, 2;
	add.s32 	%r113, %r579, %r83;
	shl.b32 	%r85, %r16, 2;
	add.s32 	%r18, %r579, %r85;
	bfe.u32 	%r86, %r3, 5, 2;
	add.s32 	%r115, %r579, %r86;
	setp.lt.s32 	%p5, %r3, 4;
	add.s32 	%r116, %r579, %r3;
	and.b32  	%r87, %r3, 3;
	setp.eq.s32 	%p6, %r87, 0;
	and.pred  	%p14, %p5, %p6;
	add.s32 	%r21, %r65, 31;
	shr.s32 	%r88, %r21, 31;
	shr.u32 	%r89, %r88, 27;
	add.s32 	%r90, %r21, %r89;
	shr.s32 	%r91, %r90, 5;
	shl.b32 	%r92, %r3, 3;
	and.b32  	%r22, %r92, 24;
	shl.b32 	%r585, %r1, 5;
	mul.lo.s32 	%r24, %r2, %r65;
	or.b32  	%r25, %r585, %r22;
	setp.lt.s32 	%p7, %r25, %r66;
	setp.gt.s32 	%p8, %r21, 31;
	setp.lt.s32 	%p9, %r22, %r65;
	.loc	1 58 19                         // triton_spconv.py:58:19
	and.pred  	%p2, %p9, %p8;
	xor.b32  	%r93, %r92, %r3;
	and.b32  	%r94, %r93, 24;
	shl.b32 	%r95, %r16, 6;
	shl.b32 	%r96, %r94, 1;
	or.b32  	%r97, %r95, %r96;
	add.s32 	%r128, %r579, %r97;
	add.s32 	%r130, %r128, 2048;
	add.s32 	%r132, %r128, 4096;
	add.s32 	%r134, %r128, 6144;
	add.s32 	%r136, %r128, 8192;
	add.s32 	%r98, %r91, -1;
	shl.b32 	%r99, %r3, 2;
	and.b32  	%r100, %r99, 8;
	and.b32  	%r101, %r99, 16;
	and.b32  	%r102, %r99, 24;
	shr.u32 	%r103, %r5, 1;
	xor.b32  	%r31, %r102, %r103;
	shr.u32 	%r104, %r3, 1;
	and.b32  	%r583, %r104, 48;
	or.b32  	%r105, %r583, %r80;
	shl.b32 	%r33, %r105, 5;
	or.b32  	%r34, %r31, %r33;
	or.b32  	%r106, %r100, 16;
	xor.b32  	%r107, %r106, %r101;
	xor.b32  	%r35, %r107, %r103;
	or.b32  	%r36, %r35, %r33;
	shl.b32 	%r108, %r4, 5;
	or.b32  	%r37, %r102, %r108;
	xor.b32  	%r38, %r37, 8;
	or.b32  	%r39, %r107, %r108;
	xor.b32  	%r40, %r37, 24;
	cvt.s64.s32 	%rd2, %r98;
	cvt.u64.u32 	%rd29, %r22;
	cvt.s64.s32 	%rd3, %r65;
	cvt.u64.u32 	%rd4, %r2;
	cvt.u64.u32 	%rd5, %r91;
	and.pred  	%p3, %p7, %p8;
	or.b64  	%rd6, %rd29, 32;
	add.s32 	%r109, %r82, %r81;
	add.s32 	%r110, %r109, 32;
	cvt.u64.u32 	%rd122, %r110;
	cvt.u64.u32 	%rd8, %r65;
	mad.lo.s32 	%r111, %r66, %r110, %r585;
	add.s32 	%r580, %r111, %r22;
	mul.lo.s32 	%r42, %r66, %r65;
	shl.b32 	%r43, %r66, 5;
	.loc	1 63 28                         // triton_spconv.py:63:28
	or.b32  	%r44, %r22, 32;
	mov.b16 	%rs362, 0x0000;
	mov.b64 	%rd123, 0;
	shl.b32 	%r366, %r34, 1;
	shl.b32 	%r367, %r36, 1;
	shl.b32 	%r378, %r38, 1;
	shl.b32 	%r379, %r39, 1;
	shl.b32 	%r380, %r40, 1;
	mov.u16 	%rs363, %rs362;
	mov.u16 	%rs364, %rs362;
	mov.u16 	%rs365, %rs362;
	mov.u16 	%rs366, %rs362;
	mov.u16 	%rs367, %rs362;
	mov.u16 	%rs368, %rs362;
	mov.u16 	%rs369, %rs362;
	mov.u16 	%rs370, %rs362;
	mov.u16 	%rs371, %rs362;
	mov.u16 	%rs372, %rs362;
	mov.u16 	%rs373, %rs362;
	mov.u16 	%rs374, %rs362;
	mov.u16 	%rs375, %rs362;
	mov.u16 	%rs376, %rs362;
	mov.u16 	%rs377, %rs362;
	mov.u16 	%rs378, %rs362;
	mov.u16 	%rs379, %rs362;
	mov.u16 	%rs380, %rs362;
	mov.u16 	%rs381, %rs362;
	mov.u16 	%rs382, %rs362;
	mov.u16 	%rs383, %rs362;
	mov.u16 	%rs384, %rs362;
	mov.u16 	%rs385, %rs362;
	mov.u16 	%rs386, %rs362;
	mov.u16 	%rs387, %rs362;
	mov.u16 	%rs388, %rs362;
	mov.u16 	%rs389, %rs362;
	mov.u16 	%rs390, %rs362;
	mov.u16 	%rs391, %rs362;
	mov.u16 	%rs392, %rs362;
	mov.u16 	%rs393, %rs362;
	bra.uni 	$L__BB0_3;
$L__BB0_7:                              // %._crit_edge
                                        //   in Loop: Header=BB0_3 Depth=1
	cp.async.wait_group 0;
	bar.sync 	0;
$L__BB0_8:                              //   in Loop: Header=BB0_3 Depth=1
	.loc	1 82 19                         // triton_spconv.py:82:19
	add.s64 	%rd124, %rd124, 4;
	.loc	1 58 19                         // triton_spconv.py:58:19
	add.s64 	%rd123, %rd123, 1;
	add.s64 	%rd122, %rd122, %rd8;
	add.s32 	%r580, %r580, %r42;
	setp.ne.s64 	%p41, %rd123, %rd4;
	@%p41 bra 	$L__BB0_3;
	bra.uni 	$L__BB0_9;
$L__BB0_3:                              // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_6 Depth 2
	.loc	1 0 19                          // triton_spconv.py:0:19
	setp.eq.s32 	%p12, %r4, 0;
	.loc	1 60 81                         // triton_spconv.py:60:81
	setp.lt.s32 	%p10, %r9, %r64;
	.loc	1 60 23                         // triton_spconv.py:60:23
	// begin inline asm
	mov.u32 %r114, 0xffffffffffffffff;
	@%p10 ld.global.b32 { %r114 }, [ %rd124 + 0 ];
	// end inline asm
	.loc	1 66 56                         // triton_spconv.py:66:56
	bar.sync 	0;
	mov.pred 	%p11, -1;
	// begin inline asm
	@%p11 st.shared.b32 [ %r113 + 0 ], %r114;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r46, [%r18];
	ld.shared.u32 	%r47, [%r18+128];
	ld.shared.u32 	%r48, [%r18+256];
	ld.shared.u32 	%r49, [%r18+384];
	.loc	1 62 27                         // triton_spconv.py:62:27
	setp.gt.s32 	%p15, %r114, -1;
	.loc	1 62 43                         // triton_spconv.py:62:43
	setp.lt.s32 	%p16, %r114, %r63;
	.loc	1 62 36                         // triton_spconv.py:62:36
	and.pred  	%p17, %p15, %p16;
	.loc	1 62 50                         // triton_spconv.py:62:50
	bar.sync 	0;
	selp.u32 	%r118, 1, 0, %p17;
	mov.b32 	%r119, -1;
	redux.sync.or.b32 %r120, %r118, %r119;
	cvt.u16.u32 	%rs230, %r120;
	and.b16  	%rs227, %rs230, 1;
	// begin inline asm
	@%p12 st.shared.b8 [ %r115 + 0 ], %rs227;
	// end inline asm
	bar.sync 	0;
	// begin inline asm
	@%p5 ld.shared.b8 %rs228, [ %r116 + 0 ];
	// end inline asm
	cvt.u32.u16 	%r121, %rs228;
	and.b16  	%rs231, %rs228, 1;
	setp.eq.b16 	%p18, %rs231, 1;
	and.b32  	%r122, %r121, 1;
	shfl.sync.bfly.b32	%r123, %r122, 2, 31, -1;
	and.b32  	%r124, %r123, 1;
	setp.eq.b32 	%p19, %r124, 1;
$L__tmp3:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p20, %p18, %p19;
$L__tmp4:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u32 	%r125, 1, 0, %p20;
	shfl.sync.bfly.b32	%r126, %r125, 1, 31, -1;
	and.b32  	%r127, %r126, 1;
	setp.eq.b32 	%p21, %r127, 1;
$L__tmp5:
	.loc	1 13 15                         // triton_spconv.py:13:15
	or.pred  	%p22, %p20, %p21;
$L__tmp6:
	.loc	1 62 50                         // triton_spconv.py:62:50
	selp.u16 	%rs229, 1, 0, %p22;
	// begin inline asm
	@%p14 st.shared.b8 [ %r116 + 0 ], %rs229;
	// end inline asm
	bar.sync 	0;
	ld.shared.u8 	%rs232, [global_smem];
	and.b16  	%rs233, %rs232, 1;
	setp.eq.b16 	%p23, %rs233, 1;
	.loc	1 62 11                         // triton_spconv.py:62:11
	not.pred 	%p24, %p23;
	@%p24 bra 	$L__BB0_8;
// %bb.4:                               //   in Loop: Header=BB0_3 Depth=1
	.loc	1 0 11                          // triton_spconv.py:0:11
	setp.lt.s32 	%p25, %r21, 32;
	.loc	1 64 31                         // triton_spconv.py:64:31
	cvt.u32.u64 	%r138, %rd123;
	.loc	1 66 52                         // triton_spconv.py:66:52
	mul.lo.s32 	%r50, %r46, %r65;
	mul.lo.s32 	%r51, %r47, %r65;
	mul.lo.s32 	%r52, %r48, %r65;
	mul.lo.s32 	%r53, %r49, %r65;
	.loc	1 66 56                         // triton_spconv.py:66:56
	add.s32 	%r139, %r50, %r22;
	add.s32 	%r140, %r51, %r22;
	add.s32 	%r141, %r52, %r22;
	add.s32 	%r142, %r53, %r22;
	.loc	1 67 43                         // triton_spconv.py:67:43
	setp.ne.s32 	%p26, %r46, -1;
	setp.ne.s32 	%p27, %r47, -1;
	setp.ne.s32 	%p28, %r48, -1;
	setp.ne.s32 	%p29, %r49, -1;
	.loc	1 66 36                         // triton_spconv.py:66:36
	mul.wide.s32 	%rd36, %r139, 2;
	add.s64 	%rd31, %rd23, %rd36;
	mul.wide.s32 	%rd37, %r140, 2;
	add.s64 	%rd32, %rd23, %rd37;
	mul.wide.s32 	%rd38, %r141, 2;
	add.s64 	%rd33, %rd23, %rd38;
	mul.wide.s32 	%rd39, %r142, 2;
	add.s64 	%rd34, %rd23, %rd39;
	.loc	1 70 54                         // triton_spconv.py:70:54
	mad.lo.s32 	%r143, %r65, %r138, %r16;
	.loc	1 72 22                         // triton_spconv.py:72:22
	mad.lo.s32 	%r144, %r143, %r66, %r25;
	.loc	1 70 20                         // triton_spconv.py:70:20
	mul.wide.s32 	%rd40, %r144, 2;
	add.s64 	%rd35, %rd25, %rd40;
	.loc	1 74 72                         // triton_spconv.py:74:72
	setp.lt.s32 	%p30, %r143, %r24;
	.loc	1 78 39                         // triton_spconv.py:78:39
	bar.sync 	0;
	selp.b32 	%r145, 16, 0, %p2;
	selp.b32 	%r129, %r145, 0, %p26;
	// begin inline asm
	cp.async.cg.shared.global [ %r128 + 0 ], [ %rd31 + 0 ], 0x10, %r129;
	// end inline asm
	selp.b32 	%r131, %r145, 0, %p27;
	// begin inline asm
	cp.async.cg.shared.global [ %r130 + 0 ], [ %rd32 + 0 ], 0x10, %r131;
	// end inline asm
	selp.b32 	%r133, %r145, 0, %p28;
	// begin inline asm
	cp.async.cg.shared.global [ %r132 + 0 ], [ %rd33 + 0 ], 0x10, %r133;
	// end inline asm
	selp.b32 	%r135, %r145, 0, %p29;
	// begin inline asm
	cp.async.cg.shared.global [ %r134 + 0 ], [ %rd34 + 0 ], 0x10, %r135;
	// end inline asm
	cp.async.commit_group;
	.loc	1 79 36                         // triton_spconv.py:79:36
	selp.b32 	%r146, 16, 0, %p3;
	selp.b32 	%r137, %r146, 0, %p30;
	// begin inline asm
	cp.async.cg.shared.global [ %r136 + 0 ], [ %rd35 + 0 ], 0x10, %r137;
	// end inline asm
	cp.async.commit_group;
	.loc	1 63 28                         // triton_spconv.py:63:28
	@%p25 bra 	$L__BB0_7;
// %bb.5:                               // %.lr.ph.preheader
                                        //   in Loop: Header=BB0_3 Depth=1
	add.s32 	%r148, %r44, %r53;
	cvt.u64.u32 	%rd12, %r148;
	add.s32 	%r149, %r44, %r52;
	cvt.u64.u32 	%rd13, %r149;
	add.s32 	%r150, %r44, %r51;
	cvt.u64.u32 	%rd14, %r150;
	add.s32 	%r151, %r44, %r50;
	cvt.u64.u32 	%rd15, %r151;
	mov.b32 	%r582, -1;
	mov.b64 	%rd125, 0;
	mov.u32 	%r581, %r580;
	mov.u64 	%rd126, %rd125;
$L__BB0_6:                              // %.lr.ph
                                        //   Parent Loop BB0_3 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.lt.s64 	%p36, %rd126, %rd2;
	add.s32 	%r362, %r582, 1;
	setp.gt.u32 	%p37, %r582, 2147483646;
	selp.b32 	%r582, %r362, 0, %p37;
	.loc	1 78 39                         // triton_spconv.py:78:39
	cp.async.wait_group 0;
	bar.sync 	0;
	shl.b32 	%r363, %r582, 13;
	add.s32 	%r365, %r579, %r363;
	add.s32 	%r156, %r365, %r366;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r196, %r197, %r198, %r199}, [%r156];
	// end inline asm
	add.s32 	%r161, %r365, %r367;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r276, %r277, %r278, %r279}, [%r161];
	// end inline asm
	add.s32 	%r368, %r33, %r31;
	shl.b32 	%r369, %r368, 1;
	add.s32 	%r370, %r365, %r369;
	add.s32 	%r166, %r370, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r236, %r237, %r238, %r239}, [%r166];
	// end inline asm
	add.s32 	%r371, %r35, %r33;
	shl.b32 	%r372, %r371, 1;
	add.s32 	%r373, %r365, %r372;
	add.s32 	%r171, %r373, 4096;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%r316, %r317, %r318, %r319}, [%r171];
	// end inline asm
	.loc	1 79 36                         // triton_spconv.py:79:36
	shl.b32 	%r374, %r582, 11;
	add.s32 	%r375, %r579, %r374;
	add.s32 	%r376, %r375, 8192;
	shl.b32 	%r377, %r37, 1;
	add.s32 	%r176, %r376, %r377;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r200, %r201, %r280, %r281}, [%r176];
	// end inline asm
	add.s32 	%r181, %r376, %r378;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r210, %r211, %r290, %r291}, [%r181];
	// end inline asm
	add.s32 	%r186, %r376, %r379;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r220, %r221, %r300, %r301}, [%r186];
	// end inline asm
	add.s32 	%r191, %r376, %r380;
	// begin inline asm
	ldmatrix.sync.aligned.m8n8.x4.trans.shared.b16 {%r230, %r231, %r310, %r311}, [%r191];
	// end inline asm
	.loc	1 81 37                         // triton_spconv.py:81:37
	mov.b32 	%r272, {%rs362, %rs363};
	mov.b32 	%r273, {%rs364, %rs365};
	mov.b32 	%r282, {%rs366, %rs367};
	mov.b32 	%r283, {%rs368, %rs369};
	mov.b32 	%r292, {%rs370, %rs371};
	mov.b32 	%r293, {%rs372, %rs373};
	mov.b32 	%r302, {%rs374, %rs375};
	mov.b32 	%r303, {%rs376, %rs377};
	mov.b32 	%r312, {%rs378, %rs379};
	mov.b32 	%r313, {%rs380, %rs381};
	mov.b32 	%r322, {%rs382, %rs383};
	mov.b32 	%r323, {%rs384, %rs385};
	mov.b32 	%r332, {%rs386, %rs387};
	mov.b32 	%r333, {%rs388, %rs389};
	mov.b32 	%r342, {%rs390, %rs391};
	mov.b32 	%r343, {%rs392, %rs393};
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r272, %r273 }, { %r196, %r197, %r198, %r199 }, { %r200, %r201 }, { %r272, %r273 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r282, %r283 }, { %r196, %r197, %r198, %r199 }, { %r210, %r211 }, { %r282, %r283 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r292, %r293 }, { %r196, %r197, %r198, %r199 }, { %r220, %r221 }, { %r292, %r293 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r302, %r303 }, { %r196, %r197, %r198, %r199 }, { %r230, %r231 }, { %r302, %r303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r312, %r313 }, { %r236, %r237, %r238, %r239 }, { %r200, %r201 }, { %r312, %r313 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r322, %r323 }, { %r236, %r237, %r238, %r239 }, { %r210, %r211 }, { %r322, %r323 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r332, %r333 }, { %r236, %r237, %r238, %r239 }, { %r220, %r221 }, { %r332, %r333 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r342, %r343 }, { %r236, %r237, %r238, %r239 }, { %r230, %r231 }, { %r342, %r343 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r272, %r273 }, { %r276, %r277, %r278, %r279 }, { %r280, %r281 }, { %r272, %r273 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r282, %r283 }, { %r276, %r277, %r278, %r279 }, { %r290, %r291 }, { %r282, %r283 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r292, %r293 }, { %r276, %r277, %r278, %r279 }, { %r300, %r301 }, { %r292, %r293 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r302, %r303 }, { %r276, %r277, %r278, %r279 }, { %r310, %r311 }, { %r302, %r303 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r312, %r313 }, { %r316, %r317, %r318, %r319 }, { %r280, %r281 }, { %r312, %r313 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r322, %r323 }, { %r316, %r317, %r318, %r319 }, { %r290, %r291 }, { %r322, %r323 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r332, %r333 }, { %r316, %r317, %r318, %r319 }, { %r300, %r301 }, { %r332, %r333 };
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 { %r342, %r343 }, { %r316, %r317, %r318, %r319 }, { %r310, %r311 }, { %r342, %r343 };
	// end inline asm
	mov.b32 	{%rs362, %rs363}, %r272;
	mov.b32 	{%rs364, %rs365}, %r273;
	mov.b32 	{%rs366, %rs367}, %r282;
	mov.b32 	{%rs368, %rs369}, %r283;
	mov.b32 	{%rs370, %rs371}, %r292;
	mov.b32 	{%rs372, %rs373}, %r293;
	mov.b32 	{%rs374, %rs375}, %r302;
	mov.b32 	{%rs376, %rs377}, %r303;
	mov.b32 	{%rs378, %rs379}, %r312;
	mov.b32 	{%rs380, %rs381}, %r313;
	mov.b32 	{%rs382, %rs383}, %r322;
	mov.b32 	{%rs384, %rs385}, %r323;
	mov.b32 	{%rs386, %rs387}, %r332;
	mov.b32 	{%rs388, %rs389}, %r333;
	mov.b32 	{%rs390, %rs391}, %r342;
	mov.b32 	{%rs392, %rs393}, %r343;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s64 	%rd126, %rd126, 1;
	.loc	1 66 89                         // triton_spconv.py:66:89
	add.s64 	%rd47, %rd15, %rd125;
	add.s64 	%rd48, %rd14, %rd125;
	add.s64 	%rd49, %rd13, %rd125;
	.loc	1 66 36                         // triton_spconv.py:66:36
	add.s64 	%rd50, %rd12, %rd125;
	cvt.u32.u64 	%r381, %rd47;
	mul.wide.s32 	%rd51, %r381, 2;
	add.s64 	%rd42, %rd23, %rd51;
	cvt.u32.u64 	%r382, %rd48;
	mul.wide.s32 	%rd52, %r382, 2;
	add.s64 	%rd43, %rd23, %rd52;
	cvt.u32.u64 	%r383, %rd49;
	mul.wide.s32 	%rd53, %r383, 2;
	add.s64 	%rd44, %rd23, %rd53;
	cvt.u32.u64 	%r384, %rd50;
	mul.wide.s32 	%rd54, %r384, 2;
	add.s64 	%rd45, %rd23, %rd54;
	.loc	1 67 98                         // triton_spconv.py:67:98
	add.s64 	%rd55, %rd6, %rd125;
	setp.lt.s64 	%p38, %rd55, %rd3;
	.loc	1 70 66                         // triton_spconv.py:70:66
	add.s64 	%rd56, %rd122, %rd125;
	.loc	1 70 20                         // triton_spconv.py:70:20
	mul.wide.s32 	%rd57, %r581, 2;
	add.s64 	%rd46, %rd25, %rd57;
	cvt.u32.u64 	%r385, %rd56;
	.loc	1 74 72                         // triton_spconv.py:74:72
	setp.lt.s32 	%p39, %r385, %r24;
	.loc	1 78 39                         // triton_spconv.py:78:39
	bar.sync 	0;
	selp.b32 	%r386, 16, 0, %p38;
	selp.b32 	%r387, %r386, 0, %p26;
	selp.b32 	%r353, %r387, 0, %p36;
	// begin inline asm
	cp.async.cg.shared.global [ %r128 + 0 ], [ %rd42 + 0 ], 0x10, %r353;
	// end inline asm
	selp.b32 	%r388, %r386, 0, %p27;
	selp.b32 	%r355, %r388, 0, %p36;
	// begin inline asm
	cp.async.cg.shared.global [ %r130 + 0 ], [ %rd43 + 0 ], 0x10, %r355;
	// end inline asm
	selp.b32 	%r389, %r386, 0, %p28;
	selp.b32 	%r357, %r389, 0, %p36;
	// begin inline asm
	cp.async.cg.shared.global [ %r132 + 0 ], [ %rd44 + 0 ], 0x10, %r357;
	// end inline asm
	selp.b32 	%r390, %r386, 0, %p29;
	selp.b32 	%r359, %r390, 0, %p36;
	// begin inline asm
	cp.async.cg.shared.global [ %r134 + 0 ], [ %rd45 + 0 ], 0x10, %r359;
	// end inline asm
	cp.async.commit_group;
	.loc	1 79 36                         // triton_spconv.py:79:36
	selp.b32 	%r391, 16, 0, %p39;
	selp.b32 	%r392, %r391, 0, %p7;
	selp.b32 	%r361, %r392, 0, %p36;
	// begin inline asm
	cp.async.cg.shared.global [ %r136 + 0 ], [ %rd46 + 0 ], 0x10, %r361;
	// end inline asm
	cp.async.commit_group;
	.loc	1 63 28                         // triton_spconv.py:63:28
	add.s64 	%rd125, %rd125, 32;
	add.s32 	%r581, %r581, %r43;
	setp.ne.s64 	%p40, %rd5, %rd126;
	@%p40 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_7;
$L__BB0_1:                              // %.._crit_edge15_crit_edge
	.loc	1 84 31                         // triton_spconv.py:84:31
	shr.u32 	%r586, %r3, 5;
	.loc	1 86 19                         // triton_spconv.py:86:19
	shl.b32 	%r585, %r1, 5;
	.loc	1 92 56                         // triton_spconv.py:92:56
	shr.u32 	%r584, %r3, 2;
	shr.u32 	%r78, %r3, 1;
	and.b32  	%r583, %r78, 48;
	mov.b16 	%rs362, 0;
	mov.u16 	%rs363, %rs362;
	mov.u16 	%rs364, %rs362;
	mov.u16 	%rs365, %rs362;
	mov.u16 	%rs366, %rs362;
	mov.u16 	%rs367, %rs362;
	mov.u16 	%rs368, %rs362;
	mov.u16 	%rs369, %rs362;
	mov.u16 	%rs370, %rs362;
	mov.u16 	%rs371, %rs362;
	mov.u16 	%rs372, %rs362;
	mov.u16 	%rs373, %rs362;
	mov.u16 	%rs374, %rs362;
	mov.u16 	%rs375, %rs362;
	mov.u16 	%rs376, %rs362;
	mov.u16 	%rs377, %rs362;
	mov.u16 	%rs378, %rs362;
	mov.u16 	%rs379, %rs362;
	mov.u16 	%rs380, %rs362;
	mov.u16 	%rs381, %rs362;
	mov.u16 	%rs382, %rs362;
	mov.u16 	%rs383, %rs362;
	mov.u16 	%rs384, %rs362;
	mov.u16 	%rs385, %rs362;
	mov.u16 	%rs386, %rs362;
	mov.u16 	%rs387, %rs362;
	mov.u16 	%rs388, %rs362;
	mov.u16 	%rs389, %rs362;
	mov.u16 	%rs390, %rs362;
	mov.u16 	%rs391, %rs362;
	mov.u16 	%rs392, %rs362;
	mov.u16 	%rs393, %rs362;
$L__BB0_9:                              // %._crit_edge15
	.loc	1 84 31                         // triton_spconv.py:84:31
	and.b32  	%r425, %r586, 1;
	shr.u32 	%r426, %r6, 5;
	or.b32  	%r427, %r425, %r426;
	.loc	1 84 42                         // triton_spconv.py:84:42
	or.b32  	%r428, %r427, %r8;
	or.b32  	%r429, %r428, 4;
	or.b32  	%r430, %r428, 8;
	or.b32  	%r431, %r428, 12;
	or.b32  	%r432, %r428, 16;
	or.b32  	%r433, %r428, 20;
	or.b32  	%r434, %r428, 24;
	or.b32  	%r435, %r428, 28;
	or.b32  	%r436, %r428, 32;
	or.b32  	%r437, %r428, 36;
	or.b32  	%r438, %r428, 40;
	or.b32  	%r439, %r428, 44;
	or.b32  	%r440, %r428, 48;
	or.b32  	%r441, %r428, 52;
	or.b32  	%r442, %r428, 56;
	or.b32  	%r443, %r428, 60;
	or.b32  	%r444, %r428, 64;
	or.b32  	%r445, %r428, 68;
	or.b32  	%r446, %r428, 72;
	or.b32  	%r447, %r428, 76;
	or.b32  	%r448, %r428, 80;
	or.b32  	%r449, %r428, 84;
	or.b32  	%r450, %r428, 88;
	or.b32  	%r451, %r428, 92;
	or.b32  	%r452, %r428, 96;
	or.b32  	%r453, %r428, 100;
	or.b32  	%r454, %r428, 104;
	or.b32  	%r455, %r428, 108;
	or.b32  	%r456, %r428, 112;
	or.b32  	%r457, %r428, 116;
	or.b32  	%r458, %r428, 120;
	or.b32  	%r459, %r428, 124;
	.loc	1 84 61                         // triton_spconv.py:84:61
	mul.lo.s32 	%r460, %r428, %r66;
	shl.b32 	%r461, %r66, 2;
	add.s32 	%r462, %r460, %r461;
	add.s32 	%r463, %r462, %r461;
	add.s32 	%r464, %r463, %r461;
	add.s32 	%r465, %r464, %r461;
	add.s32 	%r466, %r465, %r461;
	add.s32 	%r467, %r466, %r461;
	add.s32 	%r468, %r467, %r461;
	add.s32 	%r469, %r468, %r461;
	add.s32 	%r470, %r469, %r461;
	add.s32 	%r471, %r470, %r461;
	add.s32 	%r472, %r471, %r461;
	add.s32 	%r473, %r472, %r461;
	add.s32 	%r474, %r473, %r461;
	add.s32 	%r475, %r474, %r461;
	add.s32 	%r476, %r475, %r461;
	add.s32 	%r477, %r476, %r461;
	add.s32 	%r478, %r477, %r461;
	add.s32 	%r479, %r478, %r461;
	add.s32 	%r480, %r479, %r461;
	add.s32 	%r481, %r480, %r461;
	add.s32 	%r482, %r481, %r461;
	add.s32 	%r483, %r482, %r461;
	add.s32 	%r484, %r483, %r461;
	add.s32 	%r485, %r484, %r461;
	add.s32 	%r486, %r485, %r461;
	add.s32 	%r487, %r486, %r461;
	add.s32 	%r488, %r487, %r461;
	add.s32 	%r489, %r488, %r461;
	add.s32 	%r490, %r489, %r461;
	add.s32 	%r491, %r490, %r461;
	add.s32 	%r492, %r491, %r461;
	.loc	1 85 10                         // triton_spconv.py:85:10
	or.b32  	%r493, %r585, %r4;
	.loc	1 86 10                         // triton_spconv.py:86:10
	add.s32 	%r494, %r493, %r460;
	add.s32 	%r495, %r493, %r462;
	add.s32 	%r496, %r493, %r463;
	add.s32 	%r497, %r493, %r464;
	add.s32 	%r498, %r493, %r465;
	add.s32 	%r499, %r493, %r466;
	add.s32 	%r500, %r493, %r467;
	add.s32 	%r501, %r493, %r468;
	add.s32 	%r502, %r493, %r469;
	add.s32 	%r503, %r493, %r470;
	add.s32 	%r504, %r493, %r471;
	add.s32 	%r505, %r493, %r472;
	add.s32 	%r506, %r493, %r473;
	add.s32 	%r507, %r493, %r474;
	add.s32 	%r508, %r493, %r475;
	add.s32 	%r509, %r493, %r476;
	add.s32 	%r510, %r493, %r477;
	add.s32 	%r511, %r493, %r478;
	add.s32 	%r512, %r493, %r479;
	add.s32 	%r513, %r493, %r480;
	add.s32 	%r514, %r493, %r481;
	add.s32 	%r515, %r493, %r482;
	add.s32 	%r516, %r493, %r483;
	add.s32 	%r517, %r493, %r484;
	add.s32 	%r518, %r493, %r485;
	add.s32 	%r519, %r493, %r486;
	add.s32 	%r520, %r493, %r487;
	add.s32 	%r521, %r493, %r488;
	add.s32 	%r522, %r493, %r489;
	add.s32 	%r523, %r493, %r490;
	add.s32 	%r524, %r493, %r491;
	add.s32 	%r525, %r493, %r492;
	.loc	1 84 8                          // triton_spconv.py:84:8
	mul.wide.s32 	%rd90, %r494, 2;
	add.s64 	%rd58, %rd26, %rd90;
	mul.wide.s32 	%rd91, %r495, 2;
	add.s64 	%rd59, %rd26, %rd91;
	mul.wide.s32 	%rd92, %r496, 2;
	add.s64 	%rd60, %rd26, %rd92;
	mul.wide.s32 	%rd93, %r497, 2;
	add.s64 	%rd61, %rd26, %rd93;
	mul.wide.s32 	%rd94, %r498, 2;
	add.s64 	%rd62, %rd26, %rd94;
	mul.wide.s32 	%rd95, %r499, 2;
	add.s64 	%rd63, %rd26, %rd95;
	mul.wide.s32 	%rd96, %r500, 2;
	add.s64 	%rd64, %rd26, %rd96;
	mul.wide.s32 	%rd97, %r501, 2;
	add.s64 	%rd65, %rd26, %rd97;
	mul.wide.s32 	%rd98, %r502, 2;
	add.s64 	%rd66, %rd26, %rd98;
	mul.wide.s32 	%rd99, %r503, 2;
	add.s64 	%rd67, %rd26, %rd99;
	mul.wide.s32 	%rd100, %r504, 2;
	add.s64 	%rd68, %rd26, %rd100;
	mul.wide.s32 	%rd101, %r505, 2;
	add.s64 	%rd69, %rd26, %rd101;
	mul.wide.s32 	%rd102, %r506, 2;
	add.s64 	%rd70, %rd26, %rd102;
	mul.wide.s32 	%rd103, %r507, 2;
	add.s64 	%rd71, %rd26, %rd103;
	mul.wide.s32 	%rd104, %r508, 2;
	add.s64 	%rd72, %rd26, %rd104;
	mul.wide.s32 	%rd105, %r509, 2;
	add.s64 	%rd73, %rd26, %rd105;
	mul.wide.s32 	%rd106, %r510, 2;
	add.s64 	%rd74, %rd26, %rd106;
	mul.wide.s32 	%rd107, %r511, 2;
	add.s64 	%rd75, %rd26, %rd107;
	mul.wide.s32 	%rd108, %r512, 2;
	add.s64 	%rd76, %rd26, %rd108;
	mul.wide.s32 	%rd109, %r513, 2;
	add.s64 	%rd77, %rd26, %rd109;
	mul.wide.s32 	%rd110, %r514, 2;
	add.s64 	%rd78, %rd26, %rd110;
	mul.wide.s32 	%rd111, %r515, 2;
	add.s64 	%rd79, %rd26, %rd111;
	mul.wide.s32 	%rd112, %r516, 2;
	add.s64 	%rd80, %rd26, %rd112;
	mul.wide.s32 	%rd113, %r517, 2;
	add.s64 	%rd81, %rd26, %rd113;
	mul.wide.s32 	%rd114, %r518, 2;
	add.s64 	%rd82, %rd26, %rd114;
	mul.wide.s32 	%rd115, %r519, 2;
	add.s64 	%rd83, %rd26, %rd115;
	mul.wide.s32 	%rd116, %r520, 2;
	add.s64 	%rd84, %rd26, %rd116;
	mul.wide.s32 	%rd117, %r521, 2;
	add.s64 	%rd85, %rd26, %rd117;
	mul.wide.s32 	%rd118, %r522, 2;
	add.s64 	%rd86, %rd26, %rd118;
	mul.wide.s32 	%rd119, %r523, 2;
	add.s64 	%rd87, %rd26, %rd119;
	mul.wide.s32 	%rd120, %r524, 2;
	add.s64 	%rd88, %rd26, %rd120;
	mul.wide.s32 	%rd121, %r525, 2;
	add.s64 	%rd89, %rd26, %rd121;
	.loc	1 88 67                         // triton_spconv.py:88:67
	setp.lt.s32 	%p106, %r428, %r64;
	setp.lt.s32 	%p107, %r429, %r64;
	setp.lt.s32 	%p108, %r430, %r64;
	setp.lt.s32 	%p109, %r431, %r64;
	setp.lt.s32 	%p110, %r432, %r64;
	setp.lt.s32 	%p111, %r433, %r64;
	setp.lt.s32 	%p112, %r434, %r64;
	setp.lt.s32 	%p113, %r435, %r64;
	setp.lt.s32 	%p114, %r436, %r64;
	setp.lt.s32 	%p115, %r437, %r64;
	setp.lt.s32 	%p116, %r438, %r64;
	setp.lt.s32 	%p117, %r439, %r64;
	setp.lt.s32 	%p118, %r440, %r64;
	setp.lt.s32 	%p119, %r441, %r64;
	setp.lt.s32 	%p120, %r442, %r64;
	setp.lt.s32 	%p121, %r443, %r64;
	setp.lt.s32 	%p122, %r444, %r64;
	setp.lt.s32 	%p123, %r445, %r64;
	setp.lt.s32 	%p124, %r446, %r64;
	setp.lt.s32 	%p125, %r447, %r64;
	setp.lt.s32 	%p126, %r448, %r64;
	setp.lt.s32 	%p127, %r449, %r64;
	setp.lt.s32 	%p128, %r450, %r64;
	setp.lt.s32 	%p129, %r451, %r64;
	setp.lt.s32 	%p130, %r452, %r64;
	setp.lt.s32 	%p131, %r453, %r64;
	setp.lt.s32 	%p132, %r454, %r64;
	setp.lt.s32 	%p133, %r455, %r64;
	setp.lt.s32 	%p134, %r456, %r64;
	setp.lt.s32 	%p135, %r457, %r64;
	setp.lt.s32 	%p136, %r458, %r64;
	setp.lt.s32 	%p137, %r459, %r64;
	.loc	1 89 62                         // triton_spconv.py:89:62
	setp.lt.s32 	%p138, %r493, %r66;
	.loc	1 89 8                          // triton_spconv.py:89:8
	and.pred  	%p74, %p106, %p138;
	and.pred  	%p75, %p107, %p138;
	and.pred  	%p76, %p108, %p138;
	and.pred  	%p77, %p109, %p138;
	and.pred  	%p78, %p110, %p138;
	and.pred  	%p79, %p111, %p138;
	and.pred  	%p80, %p112, %p138;
	and.pred  	%p81, %p113, %p138;
	and.pred  	%p82, %p114, %p138;
	and.pred  	%p83, %p115, %p138;
	and.pred  	%p84, %p116, %p138;
	and.pred  	%p85, %p117, %p138;
	and.pred  	%p86, %p118, %p138;
	and.pred  	%p87, %p119, %p138;
	and.pred  	%p88, %p120, %p138;
	and.pred  	%p89, %p121, %p138;
	and.pred  	%p90, %p122, %p138;
	and.pred  	%p91, %p123, %p138;
	and.pred  	%p92, %p124, %p138;
	and.pred  	%p93, %p125, %p138;
	and.pred  	%p94, %p126, %p138;
	and.pred  	%p95, %p127, %p138;
	and.pred  	%p96, %p128, %p138;
	and.pred  	%p97, %p129, %p138;
	and.pred  	%p98, %p130, %p138;
	and.pred  	%p99, %p131, %p138;
	and.pred  	%p100, %p132, %p138;
	and.pred  	%p101, %p133, %p138;
	and.pred  	%p102, %p134, %p138;
	and.pred  	%p103, %p135, %p138;
	and.pred  	%p104, %p136, %p138;
	and.pred  	%p105, %p137, %p138;
	.loc	1 92 56                         // triton_spconv.py:92:56
	bar.sync 	0;
	shl.b32 	%r526, %r3, 7;
	and.b32  	%r527, %r526, 384;
	and.b32  	%r528, %r584, 3;
	shr.u32 	%r529, %r5, 2;
	or.b32  	%r530, %r529, %r583;
	or.b32  	%r531, %r530, %r528;
	or.b32  	%r532, %r531, %r527;
	shl.b32 	%r533, %r3, 6;
	and.b32  	%r534, %r533, 1984;
	or.b32  	%r535, %r427, %r534;
	shr.u32 	%r536, %r527, 5;
	add.s32 	%r538, %r579, %r536;
	shl.b32 	%r539, %r532, 1;
	add.s32 	%r393, %r538, %r539;
	mov.pred 	%p42, -1;
	// begin inline asm
	@%p42 st.shared.b16 [ %r393 + 0 ], %rs362;
	// end inline asm
	or.b32  	%r540, %r532, 64;
	shr.u32 	%r541, %r540, 5;
	and.b32  	%r542, %r541, 33554430;
	add.s32 	%r543, %r579, %r542;
	add.s32 	%r544, %r543, %r539;
	add.s32 	%r394, %r544, 128;
	// begin inline asm
	@%p42 st.shared.b16 [ %r394 + 0 ], %rs363;
	// end inline asm
	add.s32 	%r395, %r393, 16;
	// begin inline asm
	@%p42 st.shared.b16 [ %r395 + 0 ], %rs364;
	// end inline asm
	add.s32 	%r396, %r544, 144;
	// begin inline asm
	@%p42 st.shared.b16 [ %r396 + 0 ], %rs365;
	// end inline asm
	or.b32  	%r545, %r532, 512;
	shr.u32 	%r546, %r545, 5;
	and.b32  	%r547, %r546, 33554430;
	add.s32 	%r548, %r579, %r547;
	add.s32 	%r549, %r548, %r539;
	add.s32 	%r397, %r549, 1024;
	// begin inline asm
	@%p42 st.shared.b16 [ %r397 + 0 ], %rs366;
	// end inline asm
	or.b32  	%r550, %r532, 576;
	shr.u32 	%r551, %r550, 5;
	and.b32  	%r552, %r551, 33554430;
	add.s32 	%r553, %r579, %r552;
	add.s32 	%r554, %r553, %r539;
	add.s32 	%r398, %r554, 1152;
	// begin inline asm
	@%p42 st.shared.b16 [ %r398 + 0 ], %rs367;
	// end inline asm
	add.s32 	%r399, %r549, 1040;
	// begin inline asm
	@%p42 st.shared.b16 [ %r399 + 0 ], %rs368;
	// end inline asm
	add.s32 	%r400, %r554, 1168;
	// begin inline asm
	@%p42 st.shared.b16 [ %r400 + 0 ], %rs369;
	// end inline asm
	or.b32  	%r555, %r532, 1024;
	shr.u32 	%r556, %r555, 5;
	and.b32  	%r557, %r556, 33554430;
	add.s32 	%r558, %r579, %r557;
	add.s32 	%r559, %r558, %r539;
	add.s32 	%r401, %r559, 2048;
	// begin inline asm
	@%p42 st.shared.b16 [ %r401 + 0 ], %rs370;
	// end inline asm
	or.b32  	%r560, %r532, 1088;
	shr.u32 	%r561, %r560, 5;
	and.b32  	%r562, %r561, 33554430;
	add.s32 	%r563, %r579, %r562;
	add.s32 	%r564, %r563, %r539;
	add.s32 	%r402, %r564, 2176;
	// begin inline asm
	@%p42 st.shared.b16 [ %r402 + 0 ], %rs371;
	// end inline asm
	add.s32 	%r403, %r559, 2064;
	// begin inline asm
	@%p42 st.shared.b16 [ %r403 + 0 ], %rs372;
	// end inline asm
	add.s32 	%r404, %r564, 2192;
	// begin inline asm
	@%p42 st.shared.b16 [ %r404 + 0 ], %rs373;
	// end inline asm
	or.b32  	%r565, %r532, 1536;
	shr.u32 	%r566, %r565, 5;
	and.b32  	%r567, %r566, 33554430;
	add.s32 	%r568, %r579, %r567;
	add.s32 	%r569, %r568, %r539;
	add.s32 	%r405, %r569, 3072;
	// begin inline asm
	@%p42 st.shared.b16 [ %r405 + 0 ], %rs374;
	// end inline asm
	or.b32  	%r570, %r532, 1600;
	shr.u32 	%r571, %r570, 5;
	and.b32  	%r572, %r571, 33554430;
	add.s32 	%r573, %r579, %r572;
	add.s32 	%r574, %r573, %r539;
	add.s32 	%r406, %r574, 3200;
	// begin inline asm
	@%p42 st.shared.b16 [ %r406 + 0 ], %rs375;
	// end inline asm
	add.s32 	%r407, %r569, 3088;
	// begin inline asm
	@%p42 st.shared.b16 [ %r407 + 0 ], %rs376;
	// end inline asm
	add.s32 	%r408, %r574, 3216;
	// begin inline asm
	@%p42 st.shared.b16 [ %r408 + 0 ], %rs377;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r575, %r534, 5;
	add.s32 	%r576, %r579, %r575;
	shl.b32 	%r577, %r535, 1;
	add.s32 	%r578, %r576, %r577;
	ld.shared.u16 	%rs266, [%r578];
	ld.shared.u16 	%rs267, [%r578+8];
	ld.shared.u16 	%rs268, [%r578+16];
	ld.shared.u16 	%rs269, [%r578+24];
	ld.shared.u16 	%rs270, [%r578+32];
	ld.shared.u16 	%rs271, [%r578+40];
	ld.shared.u16 	%rs272, [%r578+48];
	ld.shared.u16 	%rs273, [%r578+56];
	ld.shared.u16 	%rs274, [%r578+64];
	ld.shared.u16 	%rs275, [%r578+72];
	ld.shared.u16 	%rs276, [%r578+80];
	ld.shared.u16 	%rs277, [%r578+88];
	ld.shared.u16 	%rs278, [%r578+96];
	ld.shared.u16 	%rs279, [%r578+104];
	ld.shared.u16 	%rs280, [%r578+112];
	ld.shared.u16 	%rs281, [%r578+120];
	bar.sync 	0;
	// begin inline asm
	@%p42 st.shared.b16 [ %r393 + 0 ], %rs378;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r394 + 0 ], %rs379;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r395 + 0 ], %rs380;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r396 + 0 ], %rs381;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r397 + 0 ], %rs382;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r398 + 0 ], %rs383;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r399 + 0 ], %rs384;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r400 + 0 ], %rs385;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r401 + 0 ], %rs386;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r402 + 0 ], %rs387;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r403 + 0 ], %rs388;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r404 + 0 ], %rs389;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r405 + 0 ], %rs390;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r406 + 0 ], %rs391;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r407 + 0 ], %rs392;
	// end inline asm
	// begin inline asm
	@%p42 st.shared.b16 [ %r408 + 0 ], %rs393;
	// end inline asm
	bar.sync 	0;
	ld.shared.u16 	%rs282, [%r578];
	ld.shared.u16 	%rs283, [%r578+8];
	ld.shared.u16 	%rs284, [%r578+16];
	ld.shared.u16 	%rs285, [%r578+24];
	ld.shared.u16 	%rs286, [%r578+32];
	ld.shared.u16 	%rs287, [%r578+40];
	ld.shared.u16 	%rs288, [%r578+48];
	ld.shared.u16 	%rs289, [%r578+56];
	ld.shared.u16 	%rs290, [%r578+64];
	ld.shared.u16 	%rs291, [%r578+72];
	ld.shared.u16 	%rs292, [%r578+80];
	ld.shared.u16 	%rs293, [%r578+88];
	ld.shared.u16 	%rs294, [%r578+96];
	ld.shared.u16 	%rs295, [%r578+104];
	ld.shared.u16 	%rs296, [%r578+112];
	ld.shared.u16 	%rs297, [%r578+120];
	// begin inline asm
	@%p74 st.global.b16 [ %rd58 + 0 ], { %rs266 };
	// end inline asm
	// begin inline asm
	@%p75 st.global.b16 [ %rd59 + 0 ], { %rs267 };
	// end inline asm
	// begin inline asm
	@%p76 st.global.b16 [ %rd60 + 0 ], { %rs268 };
	// end inline asm
	// begin inline asm
	@%p77 st.global.b16 [ %rd61 + 0 ], { %rs269 };
	// end inline asm
	// begin inline asm
	@%p78 st.global.b16 [ %rd62 + 0 ], { %rs270 };
	// end inline asm
	// begin inline asm
	@%p79 st.global.b16 [ %rd63 + 0 ], { %rs271 };
	// end inline asm
	// begin inline asm
	@%p80 st.global.b16 [ %rd64 + 0 ], { %rs272 };
	// end inline asm
	// begin inline asm
	@%p81 st.global.b16 [ %rd65 + 0 ], { %rs273 };
	// end inline asm
	// begin inline asm
	@%p82 st.global.b16 [ %rd66 + 0 ], { %rs274 };
	// end inline asm
	// begin inline asm
	@%p83 st.global.b16 [ %rd67 + 0 ], { %rs275 };
	// end inline asm
	// begin inline asm
	@%p84 st.global.b16 [ %rd68 + 0 ], { %rs276 };
	// end inline asm
	// begin inline asm
	@%p85 st.global.b16 [ %rd69 + 0 ], { %rs277 };
	// end inline asm
	// begin inline asm
	@%p86 st.global.b16 [ %rd70 + 0 ], { %rs278 };
	// end inline asm
	// begin inline asm
	@%p87 st.global.b16 [ %rd71 + 0 ], { %rs279 };
	// end inline asm
	// begin inline asm
	@%p88 st.global.b16 [ %rd72 + 0 ], { %rs280 };
	// end inline asm
	// begin inline asm
	@%p89 st.global.b16 [ %rd73 + 0 ], { %rs281 };
	// end inline asm
	// begin inline asm
	@%p90 st.global.b16 [ %rd74 + 0 ], { %rs282 };
	// end inline asm
	// begin inline asm
	@%p91 st.global.b16 [ %rd75 + 0 ], { %rs283 };
	// end inline asm
	// begin inline asm
	@%p92 st.global.b16 [ %rd76 + 0 ], { %rs284 };
	// end inline asm
	// begin inline asm
	@%p93 st.global.b16 [ %rd77 + 0 ], { %rs285 };
	// end inline asm
	// begin inline asm
	@%p94 st.global.b16 [ %rd78 + 0 ], { %rs286 };
	// end inline asm
	// begin inline asm
	@%p95 st.global.b16 [ %rd79 + 0 ], { %rs287 };
	// end inline asm
	// begin inline asm
	@%p96 st.global.b16 [ %rd80 + 0 ], { %rs288 };
	// end inline asm
	// begin inline asm
	@%p97 st.global.b16 [ %rd81 + 0 ], { %rs289 };
	// end inline asm
	// begin inline asm
	@%p98 st.global.b16 [ %rd82 + 0 ], { %rs290 };
	// end inline asm
	// begin inline asm
	@%p99 st.global.b16 [ %rd83 + 0 ], { %rs291 };
	// end inline asm
	// begin inline asm
	@%p100 st.global.b16 [ %rd84 + 0 ], { %rs292 };
	// end inline asm
	// begin inline asm
	@%p101 st.global.b16 [ %rd85 + 0 ], { %rs293 };
	// end inline asm
	// begin inline asm
	@%p102 st.global.b16 [ %rd86 + 0 ], { %rs294 };
	// end inline asm
	// begin inline asm
	@%p103 st.global.b16 [ %rd87 + 0 ], { %rs295 };
	// end inline asm
	// begin inline asm
	@%p104 st.global.b16 [ %rd88 + 0 ], { %rs296 };
	// end inline asm
	// begin inline asm
	@%p105 st.global.b16 [ %rd89 + 0 ], { %rs297 };
	// end inline asm
	.loc	1 92 4                          // triton_spconv.py:92:4
	ret;
$L__tmp7:
$L__func_end0:
                                        // -- End function
}
	.file	1 "/home/waabi-user/sparse-conv/triton_spconv.py"
	.file	2 "/home/waabi-user/.local/lib/python3.10/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 163                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x9c DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 115
.b8 112
.b8 99
.b8 111
.b8 110
.b8 118
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 47                                  // DW_AT_comp_dir
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 119
.b8 97
.b8 97
.b8 98
.b8 105
.b8 45
.b8 117
.b8 115
.b8 101
.b8 114
.b8 47
.b8 115
.b8 112
.b8 97
.b8 114
.b8 115
.b8 101
.b8 45
.b8 99
.b8 111
.b8 110
.b8 118
.b8 0
.b8 2                                   // Abbrev [2] 0x47:0x19 DW_TAG_subprogram
.b8 105                                 // DW_AT_name
.b8 109
.b8 112
.b8 108
.b8 105
.b8 99
.b8 105
.b8 116
.b8 95
.b8 99
.b8 111
.b8 110
.b8 118
.b8 51
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x60:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 71                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x75:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 30                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0x8d:0x18 DW_TAG_inlined_subroutine
.b32 71                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp6                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 62                                  // DW_AT_call_line
.b8 50                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
