#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001862cd3b0c0 .scope module, "test_rej_przes" "test_rej_przes" 2 3;
 .timescale -9 -12;
v000001862cd87550_0 .var "clk", 0 0;
v000001862cd83e20_0 .var "clr", 0 0;
v000001862cd83ec0_0 .var "d", 0 0;
v000001862cd83f60_0 .net "q", 7 0, v000001862cd874b0_0;  1 drivers
S_000001862cd871e0 .scope module, "UUT" "SHF_REG" 2 10, 3 1 0, S_000001862cd3b0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "CLR";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 8 "Q";
v000001862cd87370_0 .net "CLK", 0 0, v000001862cd87550_0;  1 drivers
v000001862cd36f70_0 .net "CLR", 0 0, v000001862cd83e20_0;  1 drivers
v000001862cd87410_0 .net "D", 0 0, v000001862cd83ec0_0;  1 drivers
v000001862cd874b0_0 .var "Q", 7 0;
E_000001862cd89d50 .event posedge, v000001862cd36f70_0, v000001862cd87370_0;
    .scope S_000001862cd871e0;
T_0 ;
    %wait E_000001862cd89d50;
    %load/vec4 v000001862cd36f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001862cd874b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001862cd874b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001862cd87410_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001862cd874b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001862cd3b0c0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd87550_0, 0, 1;
T_1.0 ;
    %delay 1000, 0;
    %load/vec4 v000001862cd87550_0;
    %inv;
    %store/vec4 v000001862cd87550_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001862cd3b0c0;
T_2 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001862cd83e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83ec0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83ec0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001862cd83ec0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83ec0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83ec0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001862cd83ec0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001862cd83e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001862cd83ec0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001862cd3b0c0;
T_3 ;
    %vpi_call 2 32 "$monitor", "Time: %t     clk:%b clr:%b d:%b  q:%b", $time, v000001862cd87550_0, v000001862cd83e20_0, v000001862cd83ec0_0, v000001862cd83f60_0 {0 0 0};
    %vpi_call 2 33 "$dumpfile", "shf_reg.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001862cd871e0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "4_rejestr_przes_tb.v";
    "4_rejestr_przes.v";
