Real time: Nov/22/2014 01:26:10

Profiler Stats
--------------
Elapsed_time_in_seconds: 1283
Elapsed_time_in_minutes: 21.3833
Elapsed_time_in_hours: 0.356389
Elapsed_time_in_days: 0.0148495

Virtual_time_in_seconds: 1281.22
Virtual_time_in_minutes: 21.3537
Virtual_time_in_hours:   0.355894
Virtual_time_in_days:    0.355894

Ruby_current_time: 88894647
Ruby_start_time: 1
Ruby_cycles: 88894646

mbytes_resident: 3223.61
mbytes_total: 3268.62
resident_ratio: 0.986232

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 8.88946e+07 [ 8.88946e+07 8.88946e+07 8.88946e+07 8.88946e+07 8.88946e+07 8.88946e+07 8.88946e+07 8.88946e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 3488
  L1D_cache_total_misses: 2099	(60.1778%)
  L1D_cache_total_demand_misses: 2099
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 2099
  L1D_cache_misses_per_instruction: 2099
  L1D_cache_instructions_per_misses: 0.000476417

  L1D_cache_request_type_LD:   2247	(64.4209)%
  L1D_cache_request_type_ST:   1241	(35.5791)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 3488 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 3488 ]

  L1D_cache_miss_type_LD:   894	(42.5917)%
  L1D_cache_miss_type_ST:   1205	(57.4083)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 6063435
  L1T_cache_total_misses: 4527220	(74.6643%)
  L1T_cache_total_demand_misses: 4527220
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 4.52722e+06
  L1T_cache_misses_per_instruction: 4.52722e+06
  L1T_cache_instructions_per_misses: 2.20886e-07

  L1T_cache_request_type_LD:   1405706	(23.1833)%
  L1T_cache_request_type_ST:   4657729	(76.8167)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 6063435 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 6063435 ]

  L1T_cache_miss_type_LD:   345172	(7.62437)%
  L1T_cache_miss_type_ST:   4182048	(92.3756)%

L2_cache cache stats: 
  L2_cache_total_requests: 3750
  L2_cache_total_misses: 1108	(29.5467%)
  L2_cache_total_demand_misses: 1108
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1108
  L2_cache_misses_per_instruction: 1108
  L2_cache_instructions_per_misses: 0.000902527

  L2_cache_request_type_LD:   894	(23.84)%
  L2_cache_request_type_ST:   2856	(76.16)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 3750 average:     8 | standard deviation: 0 | 0 0 0 0 3750 ]

  L2_cache_miss_type_LD:   331	(29.8736)%
  L2_cache_miss_type_ST:   777	(70.1264)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 5002901
  L2T_cache_total_misses: 1651	(0.0330009%)
  L2T_cache_total_demand_misses: 1651
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1651
  L2T_cache_misses_per_instruction: 1651
  L2T_cache_instructions_per_misses: 0.000605694

  L2T_cache_request_type_LD:   345172	(6.89944)%
  L2T_cache_request_type_ST:   4657729	(93.1006)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 5002901 average: 30.3441 | standard deviation: 6.08267 | 0 0 0 0 345172 0 4657729 ]

  L2T_cache_miss_type_LD:   1518	(91.9443)%
  L2T_cache_miss_type_ST:   133	(8.05572)%


TBE Queries: 5008869
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 15 count: 5008869 average: 0.916216 | standard deviation: 0.707985 | 1354715 2754393 883199 12962 1289 301 198 215 211 128 83 76 76 121 345 557 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 6066923 average: 2.01611 | standard deviation: 0.753849 | 0 1408589 3307843 1228062 106161 11672 2519 608 146 67 74 29 39 71 35 120 888 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 2 max: 394 count: 6066923 average: 24.7786 | standard deviation: 10.5831 | 0 0 1061918 0 0 2 0 1 0 2 0 0 0 0 4855296 87237 52162 4539 1765 222 9 2 0 3 1 0 1 3 1 0 0 0 0 0 1 2 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 5 3 3 4 3 11 2 5 3 544 1306 210 87 68 48 36 34 34 20 21 15 11 11 3 8 10 9 4 7 3 4 4 1 3 1 6 4 6 5 1 3 2 3 7 4 7 3 2 4 1 1 3 1 1 3 2 1 5 1 5 5 2 4 3 2 1 0 3 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 3 0 1 0 0 0 77 42 34 26 11 10 16 10 5 1 143 144 57 56 45 51 29 22 20 13 12 12 11 13 10 3 14 27 11 9 2 2 4 6 5 6 15 63 16 4 2 6 5 7 3 5 4 2 3 2 2 3 1 1 ]
miss_latency_LD: [binsize: 32 max: 319 count: 1407953 average: 10.5218 | standard deviation: 12.7455 | 1370732 34807 3 1830 244 1 5 0 4 327 ]
miss_latency_ST: [binsize: 64 max: 394 count: 4658970 average: 29.087 | standard deviation: 4.09521 | 4657625 63 437 68 402 363 12 0 ]
miss_latency_L1Cache: [binsize: 2 max: 319 count: 2224 average: 79.1043 | standard deviation: 107.029 | 0 0 1333 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 1 1 1 0 1 0 0 0 529 1 4 1 0 3 3 1 0 0 0 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 73 5 1 0 0 0 2 2 1 0 137 104 0 0 0 1 ]
miss_latency_NULL: [binsize: 2 max: 394 count: 6064699 average: 24.7586 | standard deviation: 10.3326 | 0 0 1060585 0 0 2 0 1 0 2 0 0 0 0 4855296 87237 52162 4539 1765 222 9 2 0 3 1 0 1 3 1 0 0 0 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 2 2 3 3 10 2 5 3 15 1305 206 86 68 45 33 33 34 20 21 14 9 10 3 8 10 9 4 7 3 4 4 1 3 1 6 4 6 5 1 3 2 3 5 2 7 3 1 4 1 1 3 1 1 3 2 1 5 1 5 5 2 4 3 2 1 0 3 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 4 37 33 26 11 10 14 8 4 1 6 40 57 56 45 50 29 22 20 13 12 12 11 13 10 3 14 27 11 9 2 2 4 6 5 6 15 63 16 4 2 6 5 7 3 5 4 2 3 2 2 3 1 1 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 6066923 average: 2.01611 | standard deviation: 0.753849 | 0 1408589 3307843 1228062 106161 11672 2519 608 146 67 74 29 39 71 35 120 888 ]
Sequencer_0: [binsize: 1 max: 5 count: 50 average:  2.56 | standard deviation: 1.22057 | 0 11 16 10 10 3 ]
Sequencer_1: [binsize: 1 max: 16 count: 3438 average: 6.66696 | standard deviation: 6.66253 | 0 1723 147 37 34 33 35 89 42 45 71 29 39 71 35 120 888 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 8 count: 1436 average: 2.23538 | standard deviation: 0.677668 | 0 123 894 400 4 10 3 1 1 ]
SequencerACC_1: [binsize: 1 max: 9 count: 3555771 average: 1.98906 | standard deviation: 0.671291 | 0 820608 1953547 781577 17 7 3 4 7 1 ]
SequencerACC_2: [binsize: 1 max: 10 count: 437416 average: 2.08733 | standard deviation: 0.773987 | 0 61773 313259 35635 18640 5895 1808 317 70 16 3 ]
SequencerACC_3: [binsize: 1 max: 9 count: 2068812 average: 2.03963 | standard deviation: 0.807706 | 0 524351 1039980 410403 87456 5724 670 197 26 5 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 2 max: 96 count: 13353 average: 25.1208 | standard deviation: 7.48282 | 0 0 0 0 61 32 3 0 260 4879 298 108 450 1302 4548 331 188 138 134 117 80 63 56 77 51 17 12 17 14 13 13 14 13 6 10 9 6 8 5 6 6 0 1 3 1 0 2 0 1 0 ]
Total_nonPF_delay_cycles: [binsize: 2 max: 96 count: 4881 average: 26.4604 | standard deviation: 10.0472 | 0 0 0 0 23 7 1 0 260 1547 9 7 414 1268 286 210 164 114 105 67 56 58 42 39 27 17 12 17 14 13 13 14 13 6 10 9 6 8 5 6 6 0 1 3 1 0 2 0 1 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 49 count: 8472 average: 24.349 | standard deviation: 5.33595 | 0 0 0 0 0 0 0 0 0 38 4 21 2 0 0 0 0 0 2 3330 196 93 76 25 16 20 16 18 4174 88 70 51 12 12 10 14 7 22 24 26 21 3 3 2 4 10 20 18 14 10 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 1534 average: 18.8096 | standard deviation: 1.33765 | 0 0 0 0 0 0 0 0 0 23 0 7 1 0 0 0 0 0 0 1502 1 ]
  virtual_network_3_delay_cycles: [binsize: 2 max: 96 count: 3347 average: 29.9668 | standard deviation: 10.3572 | 0 0 0 0 0 0 0 0 260 45 8 7 414 1268 286 210 164 114 105 67 56 58 42 39 27 17 12 17 14 13 13 14 13 6 10 9 6 8 5 6 6 0 1 3 1 0 2 0 1 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 1267
system_time: 14
page_reclaims: 825426
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 808

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 5540
L2_TO_L2T_MSG = 1110
L2_DATA_GX = 3265
L2T_TO_L1T_DATA = 1380688
L1_DATA_GX = 10
L2_TO_L2T_ACK = 1114
L2T_TO_L1T_MSG = 4657729
L2_DATA_S = 7205
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 1530
L1_DATA_F = 15
L1_DATA_PX = 700
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 18630916
L2_MSG = 0
L2_COHMSG_INV = 4
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 8255
L1_DATA = 0
L1_COHMSG = 8472
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 345172
----------------------
total_flits_messages = 25051725
----------------------

DMA = 11120
DATA_GX_OW = 4820
DATA_PX_C = 560
DATA_PX_D = 140
DATA_GX_C = 1205
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:50 full:0 size:[binsize: 1 max: 3 count: 50 average:  1.72 | standard deviation: 0.714286 | 0 21 22 7 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:3438 full:0 size:[binsize: 1 max: 16 count: 3438 average: 1.92059 | standard deviation: 2.65404 | 0 2669 381 72 32 31 30 27 25 24 23 22 22 22 21 20 17 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=5699 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=14222610 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=1415713 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=3332066 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=5390348 [L2TCache]=0 [L2Cache]=275 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=15824 [L2TCache]=0 [L2Cache]=75 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=632245 [L2TCache]=0 [L2Cache]=4610 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=263 [L2Cache]=0 [L1Cache]=238 [Directory]=40 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=34 [L2Cache]=0 [L1Cache]=163 [Directory]=11 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=2553 [L2Cache]=0 [L1Cache]=11603 [Directory]=1057 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=22 [L2Cache]=30 [L1Cache]=10 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=7607 [L2Cache]=4183 [L1Cache]=15 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1350 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1485 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1440 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1265 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00855256 flits/cycle
total_flits_on_link = 50178249
-------------
Total VC Load [0] = 4714 flits
Total VC Load [1] = 4720 flits
Total VC Load [2] = 4707 flits
Total VC Load [3] = 4675 flits
Total VC Load [4] = 2636 flits
Total VC Load [5] = 2633 flits
Total VC Load [6] = 2644 flits
Total VC Load [7] = 2601 flits
Total VC Load [8] = 954 flits
Total VC Load [9] = 972 flits
Total VC Load [10] = 967 flits
Total VC Load [11] = 957 flits
Total VC Load [12] = 25961 flits
Total VC Load [13] = 25090 flits
Total VC Load [14] = 25386 flits
Total VC Load [15] = 24699 flits
Total VC Load [16] = 3715 flits
Total VC Load [17] = 3732 flits
Total VC Load [18] = 3718 flits
Total VC Load [19] = 3758 flits
Total VC Load [20] = 9489362 flits
Total VC Load [21] = 9487830 flits
Total VC Load [22] = 9487127 flits
Total VC Load [23] = 9487857 flits
Total VC Load [24] = 3020173 flits
Total VC Load [25] = 3019601 flits
Total VC Load [26] = 3019107 flits
Total VC Load [27] = 3017953 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 5.30291e-05 flits/cycle 
Average VC Load [1] = 5.30966e-05 flits/cycle 
Average VC Load [2] = 5.29503e-05 flits/cycle 
Average VC Load [3] = 5.25903e-05 flits/cycle 
Average VC Load [4] = 2.96531e-05 flits/cycle 
Average VC Load [5] = 2.96193e-05 flits/cycle 
Average VC Load [6] = 2.97431e-05 flits/cycle 
Average VC Load [7] = 2.92594e-05 flits/cycle 
Average VC Load [8] = 1.07318e-05 flits/cycle 
Average VC Load [9] = 1.09343e-05 flits/cycle 
Average VC Load [10] = 1.0878e-05 flits/cycle 
Average VC Load [11] = 1.07656e-05 flits/cycle 
Average VC Load [12] = 0.000292042 flits/cycle 
Average VC Load [13] = 0.000282244 flits/cycle 
Average VC Load [14] = 0.000285574 flits/cycle 
Average VC Load [15] = 0.000277846 flits/cycle 
Average VC Load [16] = 4.1791e-05 flits/cycle 
Average VC Load [17] = 4.19823e-05 flits/cycle 
Average VC Load [18] = 4.18248e-05 flits/cycle 
Average VC Load [19] = 4.22748e-05 flits/cycle 
Average VC Load [20] = 0.106748 flits/cycle 
Average VC Load [21] = 0.106731 flits/cycle 
Average VC Load [22] = 0.106723 flits/cycle 
Average VC Load [23] = 0.106731 flits/cycle 
Average VC Load [24] = 0.0339747 flits/cycle 
Average VC Load [25] = 0.0339683 flits/cycle 
Average VC Load [26] = 0.0339628 flits/cycle 
Average VC Load [27] = 0.0339498 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.26044
-------------
Dynamic_Link_Power = 0.062548
Static_Link_Power = 0.733365
Total_Link_Power = 0.795913
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00262088, Crossbar: 0.00503935, VC allocator: 0.00055127, SW allocator: 0.00150699, Clock: 0.153216, Total: 0.162934
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70184
Dynamic_Router_Power = 0.162934
Static_Router_Power = 1.53891
Total_Router_Power = 1.70184
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.225483
Total_Static_Power = 2.27227
Total_Power = 2.49776
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  1405706
L1_WThru  4657729
L1_Atomic  0
L1_Replacement  980
Data  0
Data_Done  345172
Ack  0
Ack_Done  4657729
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  345172
I  L1_WThru  4182048
I  L1_Atomic  0 <-- 
I  L1_Replacement  964

S  Load  1060534
S  L1_WThru  475681
S  L1_Atomic  0 <-- 
S  L1_Replacement  16

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  345172

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  4259677
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  398052

 --- L2TCache ---
 - Event Counts -
L1_GETS  345172
L1_Write  4182048
L1_Upgrade_T  440953
L1_Upgrade_NT  34728
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  1649
Ack  2
Ack_all  2
WB_Ack  1110
Fwd_GETX  550
Fwd_GETS  560
Inv  0

 - Transitions -
NP  L1_GETS  1518
NP  L1_Write  133
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  343649
E  L1_Write  4181915
E  L1_Upgrade_NT  34728
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  550
E  Fwd_GETS  560
E  Inv  0 <-- 

S  L1_GETS  5
S  L1_Upgrade_T  440953
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  1516
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  133
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1110
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  894
L1_GETX  2856
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1108
WB_Data  3
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  3
Unblock_Cancel  0
Exclusive_Unblock  3746
PUTX_ACC  973
DATA_ACC  137

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  331
NP  L1_GETX  777
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  563
MT  L1_GETX  2077
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  331

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  777

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  2

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  3744
MT_MB  PUTX_ACC  413
MT_MB  DATA_ACC  137

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  3
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  560
MT_IIB  DATA_ACC  0 <-- 

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  3

 --- L1Cache ---
 - Event Counts -
Load  2247
Ifetch  0
Store  1241
Inv  4
L1_Replacement  0
Fwd_GETX  1527
Fwd_GETS  3
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1441
DataS_fromL1  3
Data_all_Acks  655
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  334
NP  Ifetch  0 <-- 
NP  Store  771
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  560
I  Ifetch  0 <-- 
I  Store  434
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  7
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  4
S  L1_Replacement  0 <-- 

E  Load  184
E  Ifetch  0 <-- 
E  Store  4
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  820
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  1162
M  Ifetch  0 <-- 
M  Store  32
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  707
M  Fwd_GETS  3
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  891
IS  DataS_fromL1  3
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  550
IM  Data_all_Acks  655
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1108
Data  0

 - Transitions -
I  Fetch  1108
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 7 count: 1430 average:   1.1 | standard deviation: 0.378757 | 0 1304 120 1 2 1 1 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:3555753 full:0 size:[binsize: 1 max: 6 count: 3555753 average: 1.00089 | standard deviation: 0.0300366 | 0 3552596 3152 2 1 1 1 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:366778 full:0 size:[binsize: 1 max: 5 count: 366778 average: 1.02458 | standard deviation: 0.156167 | 0 357826 8897 48 5 2 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:1078940 full:0 size:[binsize: 1 max: 3 count: 1078940 average: 1.05413 | standard deviation: 0.233456 | 0 1022312 54849 1779 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1430 full:0 size:[binsize: 1 max: 2 count: 1430 average: 1.0007 | standard deviation: 0.0264535 | 0 1429 1 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:3555753 full:0 size:[binsize: 1 max: 2 count: 3555753 average:     1 | standard deviation: 0.00106063 | 0 3555749 4 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:366778 full:0 size:[binsize: 1 max: 2 count: 366778 average: 1.00158 | standard deviation: 0.0397661 | 0 366198 580 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:1078940 full:0 size:[binsize: 1 max: 2 count: 1078940 average: 1.00872 | standard deviation: 0.0929764 | 0 1069531 9409 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:4840595 full:0 size:[binsize: 1 max: 4 count: 4840595 average: 1.01422 | standard deviation: 0.119326 | 0 4772310 67756 523 6 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:3962 full:0 size:[binsize: 1 max: 2 count: 3962 average: 1.00126 | standard deviation: 0.035529 | 0 3957 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:158344 full:0 size:[binsize: 1 max: 4 count: 158344 average: 1.11532 | standard deviation: 0.319878 | 0 140105 18218 20 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:4840595 full:0 size:[binsize: 1 max: 2 count: 4840595 average: 1.00272 | standard deviation: 0.0520636 | 0 4827439 13156 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:3962 full:0 size:[binsize: 1 max: 2 count: 3962 average: 1.00151 | standard deviation: 0.03892 | 0 3956 6 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:158344 full:0 size:[binsize: 1 max: 2 count: 158344 average: 1.00248 | standard deviation: 0.0498192 | 0 157951 393 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:49 full:0 size:[binsize: 1 max: 1 count: 49 average:     1 | standard deviation: 0 | 0 49 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:37 full:0 size:[binsize: 1 max: 3 count: 37 average: 1.35135 | standard deviation: 0.645497 | 0 27 7 3 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2538 full:0 size:[binsize: 1 max: 4 count: 2538 average: 1.09811 | standard deviation: 0.376172 | 0 2344 151 31 12 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:36 full:0 size:[binsize: 1 max: 4 count: 36 average:     2 | standard deviation: 1.04198 | 0 15 10 7 4 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 2 count: 3 average: 1.33333 | standard deviation: 0.707107 | 0 2 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:98 full:0 size:[binsize: 1 max: 6 count: 98 average: 2.34694 | standard deviation: 1.28833 | 0 34 24 18 17 4 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:46 full:0 size:[binsize: 1 max: 1 count: 46 average:     1 | standard deviation: 0 | 0 46 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:23 full:0 size:[binsize: 1 max: 2 count: 23 average: 1.08696 | standard deviation: 0.301511 | 0 21 2 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:1582 full:0 size:[binsize: 1 max: 2 count: 1582 average: 1.00379 | standard deviation: 0.0616041 | 0 1576 6 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:39 full:0 size:[binsize: 1 max: 2 count: 39 average: 1.20513 | standard deviation: 0.429198 | 0 31 8 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:17 full:0 size:[binsize: 1 max: 2 count: 17 average: 1.05882 | standard deviation: 0.25 | 0 16 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:1054 full:0 size:[binsize: 1 max: 2 count: 1054 average: 1.08065 | standard deviation: 0.273905 | 0 969 85 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:89 full:0 size:[binsize: 1 max: 2 count: 89 average: 1.03371 | standard deviation: 0.184637 | 0 86 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:40 full:0 size:[binsize: 1 max: 2 count: 40 average: 1.075 | standard deviation: 0.27735 | 0 37 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:2636 full:0 size:[binsize: 1 max: 2 count: 2636 average: 1.01631 | standard deviation: 0.127745 | 0 2593 43 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:40 full:0 size:[binsize: 1 max: 2 count: 40 average: 1.025 | standard deviation: 0.160128 | 0 39 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 2 count: 11 average: 1.45455 | standard deviation: 0.547723 | 0 6 5 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1057 full:0 size:[binsize: 1 max: 3 count: 1057 average: 1.27247 | standard deviation: 0.536543 | 0 816 194 47 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:55 full:0 size:[binsize: 1 max: 3 count: 55 average: 1.54545 | standard deviation: 0.745356 | 0 33 14 8 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:40 full:0 size:[binsize: 1 max: 3 count: 40 average: 1.375 | standard deviation: 0.679366 | 0 29 7 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:2547 full:0 size:[binsize: 1 max: 4 count: 2547 average: 1.08716 | standard deviation: 0.336915 | 0 2365 145 34 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:120 full:0 size:[binsize: 1 max: 5 count: 120 average: 2.075 | standard deviation: 1.23329 | 0 57 22 20 17 4 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:45 full:0 size:[binsize: 1 max: 6 count: 45 average: 1.82222 | standard deviation: 1.07661 | 0 20 19 3 1 1 1 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:3165 full:0 size:[binsize: 1 max: 16 count: 3165 average: 2.13744 | standard deviation: 1.74894 | 0 1352 1077 343 194 81 32 20 12 9 11 12 7 5 4 3 3 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:94 full:0 size:[binsize: 1 max: 2 count: 94 average: 1.02128 | standard deviation: 0.146647 | 0 92 2 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:51 full:0 size:[binsize: 1 max: 1 count: 51 average:     1 | standard deviation: 0 | 0 51 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:3604 full:0 size:[binsize: 1 max: 2 count: 3604 average: 1.03413 | standard deviation: 0.181736 | 0 3481 123 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:98 full:0 size:[binsize: 1 max: 2 count: 98 average: 1.06122 | standard deviation: 0.248708 | 0 92 6 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:65 full:0 size:[binsize: 1 max: 2 count: 65 average: 1.13846 | standard deviation: 0.353553 | 0 56 9 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:4560 full:0 size:[binsize: 1 max: 2 count: 4560 average: 1.0739 | standard deviation: 0.262022 | 0 4223 337 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:79 full:0 size:[binsize: 1 max: 2 count: 79 average: 1.01266 | standard deviation: 0.113228 | 0 78 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 1 count: 14 average:     1 | standard deviation: 0 | 0 14 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1155 full:0 size:[binsize: 1 max: 2 count: 1155 average: 1.04069 | standard deviation: 0.199653 | 0 1108 47 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:2089 full:0 size:[binsize: 1 max: 16 count: 2089 average: 2.33413 | standard deviation: 3.18724 | 0 1552 193 38 30 29 29 28 25 24 23 22 29 20 20 19 8 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 2 count: 10 average:   1.2 | standard deviation: 0.471405 | 0 8 2 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:1527 full:0 size:[binsize: 1 max: 3 count: 1527 average: 1.01834 | standard deviation: 0.149266 | 0 1502 22 3 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:2089 full:0 size:[binsize: 1 max: 3 count: 2089 average: 1.11728 | standard deviation: 0.349466 | 0 1863 207 19 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:1526 full:0 size:[binsize: 1 max: 2 count: 1526 average: 1.0059 | standard deviation: 0.0768221 | 0 1517 9 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:2089 full:0 size:[binsize: 1 max: 2 count: 2089 average: 1.04596 | standard deviation: 0.209908 | 0 1993 96 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:270 full:0 size:[binsize: 1 max: 2 count: 270 average: 1.01111 | standard deviation: 0.105605 | 0 267 3 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:297 full:0 size:[binsize: 1 max: 2 count: 297 average: 1.0101 | standard deviation: 0.100673 | 0 294 3 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:288 full:0 size:[binsize: 1 max: 2 count: 288 average: 1.00347 | standard deviation: 0.0590281 | 0 287 1 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:253 full:0 size:[binsize: 1 max: 2 count: 253 average: 1.00395 | standard deviation: 0.0629941 | 0 252 1 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:270 full:0 size:[binsize: 1 max: 7 count: 270 average: 1.84815 | standard deviation: 1.22094 | 0 157 43 39 21 6 3 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:297 full:0 size:[binsize: 1 max: 8 count: 297 average: 2.40741 | standard deviation: 1.67049 | 0 139 42 38 35 24 16 2 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:288 full:0 size:[binsize: 1 max: 7 count: 288 average: 2.09375 | standard deviation: 1.42036 | 0 148 50 39 26 17 7 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:253 full:0 size:[binsize: 1 max: 5 count: 253 average: 1.6166 | standard deviation: 0.979958 | 0 165 41 28 17 2 ]
