

================================================================
== Vivado HLS Report for 'Edge_r'
================================================================
* Date:           Tue Dec  4 09:50:25 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.193|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+----------+
    |   Latency   |   Interval  | Pipeline |
    | min |  max  | min |  max  |   Type   |
    +-----+-------+-----+-------+----------+
    |  129|  79221|  129|  79221| dataflow |
    +-----+-------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+-----+-------+-----+-------+---------+
        |                       |                    |   Latency   |   Interval  | Pipeline|
        |        Instance       |       Module       | min |  max  | min |  max  |   Type  |
        +-----------------------+--------------------+-----+-------+-----+-------+---------+
        |Sobel_U0               |Sobel               |  128|  79220|  128|  79220|   none  |
        |Sobel_1_U0             |Sobel_1             |  128|  79220|  128|  79220|   none  |
        |Gradient_Add_U0        |Gradient_Add        |    1|  78241|    1|  78241|   none  |
        |Threshold_U0           |Threshold           |    1|  77521|    1|  77521|   none  |
        |Duplicate_1_U0         |Duplicate_1         |    1|  77521|    1|  77521|   none  |
        |Duplicate165_U0        |Duplicate165        |    1|  77521|    1|  77521|   none  |
        |Duplicate_U0           |Duplicate           |    1|  77521|    1|  77521|   none  |
        |Edge_Block_crit_ed_U0  |Edge_Block_crit_ed  |    0|      0|    0|      0|   none  |
        +-----------------------+--------------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      48|
|FIFO             |        0|      -|     110|     843|
|Instance         |        6|     14|    2644|    6812|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      54|
|Register         |        -|      -|       8|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        6|     14|    2762|    7757|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+-----+------+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF |  LUT |
    +-----------------------+--------------------+---------+-------+-----+------+
    |Duplicate_U0           |Duplicate           |        0|      0|  168|   238|
    |Duplicate165_U0        |Duplicate165        |        0|      0|  168|   238|
    |Duplicate_1_U0         |Duplicate_1         |        0|      0|  104|   220|
    |Edge_Block_crit_ed_U0  |Edge_Block_crit_ed  |        0|      0|   67|   182|
    |Gradient_Add_U0        |Gradient_Add        |        0|      2|  374|  1657|
    |Sobel_U0               |Sobel               |        3|      6|  783|  1991|
    |Sobel_1_U0             |Sobel_1             |        3|      6|  783|  1991|
    |Threshold_U0           |Threshold           |        0|      0|  197|   295|
    +-----------------------+--------------------+---------+-------+-----+------+
    |Total                  |                    |        6|     14| 2644|  6812|
    +-----------------------+--------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |dx0_cols_V_c_i_U        |        0|  5|  44|     4|   32|      128|
    |dx0_data_stream_0_V_U   |        0|  5|  28|     2|   16|       32|
    |dx0_rows_V_c_i_U        |        0|  5|  44|     4|   32|      128|
    |dx1_cols_V_c_i_U        |        0|  5|  44|     5|   32|      160|
    |dx1_data_stream_0_V_U   |        0|  5|  28|     2|   16|       32|
    |dx1_rows_V_c_i_U        |        0|  5|  44|     5|   32|      160|
    |dxy_cols_V_c_i_U        |        0|  5|  45|     6|   32|      192|
    |dxy_data_stream_0_V_U   |        0|  5|  28|     2|   16|       32|
    |dxy_rows_V_c_i_U        |        0|  5|  45|     6|   32|      192|
    |dy0_cols_V_c_i_U        |        0|  5|  44|     4|   32|      128|
    |dy0_data_stream_0_V_U   |        0|  5|  28|     2|   16|       32|
    |dy0_rows_V_c_i_U        |        0|  5|  44|     4|   32|      128|
    |dy1_data_stream_0_V_U   |        0|  5|  28|     2|   16|       32|
    |src_cols_V_loc_i_cha_U  |        0|  5|  44|     2|   32|       64|
    |src_rows_V_loc_i_cha_U  |        0|  5|  44|     2|   32|       64|
    |src_x_cols_V_c_i_U      |        0|  5|  44|     3|   32|       96|
    |src_x_data_stream_0_U   |        0|  5|  20|     2|    8|       16|
    |src_x_rows_V_c_i_U      |        0|  5|  44|     3|   32|       96|
    |src_y_cols_V_c_i_U      |        0|  5|  44|     3|   32|       96|
    |src_y_data_stream_0_U   |        0|  5|  20|     2|    8|       16|
    |src_y_rows_V_c_i_U      |        0|  5|  44|     3|   32|       96|
    |threshold_c_i_U         |        0|  5|  45|     6|   32|      192|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|110| 843|    74|  576|     2112|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Duplicate_1_U0_ap_ready_count               |     +    |      0|  0|  10|           2|           1|
    |Edge_Block_crit_ed_U0_ap_ready_count        |     +    |      0|  0|  10|           2|           1|
    |Duplicate_1_U0_ap_start                     |    and   |      0|  0|   2|           1|           1|
    |Edge_Block_crit_ed_U0_ap_continue           |    and   |      0|  0|   2|           1|           1|
    |Edge_Block_crit_ed_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |Edge_Block_crit_ed_U0_start_full_n          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_src_cols_V_loc_i_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_src_rows_V_loc_i_cha        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                               |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Duplicate_1_U0_ap_ready             |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Edge_Block_crit_ed_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_src_cols_V_loc_i_cha  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_src_rows_V_loc_i_cha  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  48|          18|          16|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Duplicate_1_U0_ap_ready_count                   |   9|          2|    2|          4|
    |Edge_Block_crit_ed_U0_ap_ready_count            |   9|          2|    2|          4|
    |ap_sync_reg_Duplicate_1_U0_ap_ready             |   9|          2|    1|          2|
    |ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_src_cols_V_loc_i_cha  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_src_rows_V_loc_i_cha  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  54|         12|    8|         16|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |Duplicate_1_U0_ap_ready_count                   |  2|   0|    2|          0|
    |Edge_Block_crit_ed_U0_ap_ready_count            |  2|   0|    2|          0|
    |ap_sync_reg_Duplicate_1_U0_ap_ready             |  1|   0|    1|          0|
    |ap_sync_reg_Edge_Block_crit_ed_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_src_cols_V_loc_i_cha  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_src_rows_V_loc_i_cha  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  8|   0|    8|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|src_rows_V_dout            |  in |   32|   ap_fifo  |     src_rows_V    |    pointer   |
|src_rows_V_empty_n         |  in |    1|   ap_fifo  |     src_rows_V    |    pointer   |
|src_rows_V_read            | out |    1|   ap_fifo  |     src_rows_V    |    pointer   |
|src_cols_V_dout            |  in |   32|   ap_fifo  |     src_cols_V    |    pointer   |
|src_cols_V_empty_n         |  in |    1|   ap_fifo  |     src_cols_V    |    pointer   |
|src_cols_V_read            | out |    1|   ap_fifo  |     src_cols_V    |    pointer   |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  | src_data_stream_V |    pointer   |
|dst_data_stream_V_din      | out |    8|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  | dst_data_stream_V |    pointer   |
|dx_data_stream_V_din       | out |   16|   ap_fifo  |  dx_data_stream_V |    pointer   |
|dx_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dx_data_stream_V |    pointer   |
|dx_data_stream_V_write     | out |    1|   ap_fifo  |  dx_data_stream_V |    pointer   |
|dy_data_stream_V_din       | out |   16|   ap_fifo  |  dy_data_stream_V |    pointer   |
|dy_data_stream_V_full_n    |  in |    1|   ap_fifo  |  dy_data_stream_V |    pointer   |
|dy_data_stream_V_write     | out |    1|   ap_fifo  |  dy_data_stream_V |    pointer   |
|threshold_dout             |  in |   32|   ap_fifo  |     threshold     |    pointer   |
|threshold_empty_n          |  in |    1|   ap_fifo  |     threshold     |    pointer   |
|threshold_read             | out |    1|   ap_fifo  |     threshold     |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_hs |        Edge       | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |        Edge       | return value |
|ap_done                    | out |    1| ap_ctrl_hs |        Edge       | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |        Edge       | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |        Edge       | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |        Edge       | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |        Edge       | return value |
+---------------------------+-----+-----+------------+-------------------+--------------+

