<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=hw_ila_1[xc7z020_1/hw_ila_1/Waveform=ILA_WAVE_1;xc7z020_1/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7z020_1/hw_ila_1/Status=ILA_STATUS_1;xc7z020_1/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7z020_1/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/staged_mac_bd_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/staged_mac_bd_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/staged_mac_bd_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="staged_mac_bd_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="128"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="127"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="1"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axis_subset_converter_0_M_AXIS : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axi_fifo_mm_s_0_AXI_STR_TXD : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[31]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[30]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[29]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[28]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[27]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[26]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[25]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[24]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axis_subset_converter_0_M_AXIS : TID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[7]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[6]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[5]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[4]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[3]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[2]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[1]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axis_subset_converter_0_M_AXIS : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axis_subset_converter_0_M_AXIS : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[15:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axis_subset_converter_0_M_AXIS : TUSER"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq16&apos;hXXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[15]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[14]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[13]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[12]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[11]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[10]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[9]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[8]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[7]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[6]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[5]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[4]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[3]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[2]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[1]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tuser[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_0 : axis_subset_converter_0_M_AXIS : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : piped_mac_wrapper_0_MO_AXIS : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[31]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[30]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[29]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[28]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[27]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[26]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[25]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[24]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[23]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[22]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[21]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[20]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[19]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[18]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[17]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[16]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[15]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[14]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[13]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[12]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[11]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[10]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[9]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[8]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[7]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[6]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[5]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[4]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[3]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[2]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[1]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[7:0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : piped_mac_wrapper_0_MO_AXIS : TID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[7]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[6]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[5]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[4]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[3]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[2]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[1]"/>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tid[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe10[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : piped_mac_wrapper_0_MO_AXIS : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : piped_mac_wrapper_0_MO_AXIS : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value="slot_1 : piped_mac_wrapper_0_MO_AXIS : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="staged_mac_bd_i/system_ila_0/inst/net_slot_1_axis_tvalid"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
