{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 00:54:29 2013 " "Info: Processing started: Wed Dec 18 00:54:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_file -c reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8/mux_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_8/mux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8-behav " "Info: Found design unit 1: mux_8-behav" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Info: Found entity 1: mux_8" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_8/demux_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file demux_8/demux_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_8-Behavioral " "Info: Found design unit 1: demux_8-Behavioral" {  } { { "demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 demux_8 " "Info: Found entity 1: demux_8" {  } { { "demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_file " "Info: Elaborating entity \"reg_file\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 mux_8:inst3 " "Info: Elaborating entity \"mux_8\" for hierarchy \"mux_8:inst3\"" {  } { { "reg_file.bdf" "inst3" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 296 1192 1352 488 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 mux_8.vhd(27) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(27): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 mux_8.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(28): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 mux_8.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(29): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 mux_8.vhd(30) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(30): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 mux_8.vhd(31) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(31): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 mux_8.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(32): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 mux_8.vhd(33) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(33): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 mux_8.vhd(34) " "Warning (10492): VHDL Process Statement warning at mux_8.vhd(34): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8dffe 8dffe:inst6 " "Info: Elaborating entity \"8dffe\" for hierarchy \"8dffe:inst6\"" {  } { { "reg_file.bdf" "inst6" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "8dffe:inst6 " "Info: Elaborated megafunction instantiation \"8dffe:inst6\"" {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { 16 96 216 240 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_8 demux_8:inst1 " "Info: Elaborating entity \"demux_8\" for hierarchy \"demux_8:inst1\"" {  } { { "reg_file.bdf" "inst1" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -192 408 520 0 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Info: Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Info: Implemented 183 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 00:54:32 2013 " "Info: Processing ended: Wed Dec 18 00:54:32 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 00:54:33 2013 " "Info: Processing started: Wed Dec 18 00:54:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off reg_file -c reg_file " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off reg_file -c reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "reg_file EPF10K70RC240-4 " "Info: Selected device EPF10K70RC240-4 for design \"reg_file\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Wed Dec 18 2013 00:54:33 " "Info: Started fitting attempt 1 on Wed Dec 18 2013 at 00:54:33" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 00:54:39 2013 " "Info: Processing ended: Wed Dec 18 00:54:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 00:54:40 2013 " "Info: Processing started: Wed Dec 18 00:54:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off reg_file -c reg_file " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off reg_file -c reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 00:54:41 2013 " "Info: Processing ended: Wed Dec 18 00:54:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 00:54:42 2013 " "Info: Processing started: Wed Dec 18 00:54:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_file -c reg_file " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_file -c reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk2 " "Info: No valid register-to-register data paths exist for clock \"clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "8dffe:inst7\|30 write_reg_rd\[0\] clk2 24.000 ns register " "Info: tsu for register \"8dffe:inst7\|30\" (data pin = \"write_reg_rd\[0\]\", clock pin = \"clk2\") is 24.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.400 ns + Longest pin register " "Info: + Longest pin to register delay is 28.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns write_reg_rd\[0\] 1 PIN PIN_228 7 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_228; Fanout = 7; PIN Node = 'write_reg_rd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_reg_rd[0] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -184 -16 160 -168 "write_reg_rd\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(2.700 ns) 20.200 ns demux_8:inst1\|Mux0~0 2 COMB LC2_H47 8 " "Info: 2: + IC(7.200 ns) + CELL(2.700 ns) = 20.200 ns; Loc. = LC2_H47; Fanout = 8; COMB Node = 'demux_8:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.900 ns" { write_reg_rd[0] demux_8:inst1|Mux0~0 } "NODE_NAME" } } { "demux_8/demux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/demux_8/demux_8.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(1.200 ns) 28.400 ns 8dffe:inst7\|30 3 REG LC7_H4 3 " "Info: 3: + IC(7.000 ns) + CELL(1.200 ns) = 28.400 ns; Loc. = LC7_H4; Fanout = 3; REG Node = '8dffe:inst7\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { demux_8:inst1|Mux0~0 8dffe:inst7|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.200 ns ( 50.00 % ) " "Info: Total cell delay = 14.200 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.200 ns ( 50.00 % ) " "Info: Total interconnect delay = 14.200 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.400 ns" { write_reg_rd[0] demux_8:inst1|Mux0~0 8dffe:inst7|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.400 ns" { write_reg_rd[0] {} write_reg_rd[0]~out {} demux_8:inst1|Mux0~0 {} 8dffe:inst7|30 {} } { 0.000ns 0.000ns 7.200ns 7.000ns } { 0.000ns 10.300ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk2 1 CLK PIN_91 56 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 56; CLK Node = 'clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns 8dffe:inst7\|30 2 REG LC7_H4 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_H4; Fanout = 3; REG Node = '8dffe:inst7\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk2 8dffe:inst7|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst7|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst7|30 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "28.400 ns" { write_reg_rd[0] demux_8:inst1|Mux0~0 8dffe:inst7|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "28.400 ns" { write_reg_rd[0] {} write_reg_rd[0]~out {} demux_8:inst1|Mux0~0 {} 8dffe:inst7|30 {} } { 0.000ns 0.000ns 7.200ns 7.000ns } { 0.000ns 10.300ns 2.700ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst7|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst7|30 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 display\[2\] 8dffe:inst10\|31 34.200 ns register " "Info: tco from clock \"clk2\" to destination pin \"display\[2\]\" through register \"8dffe:inst10\|31\" is 34.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk2 1 CLK PIN_91 56 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 56; CLK Node = 'clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns 8dffe:inst10\|31 2 REG LC2_H51 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_H51; Fanout = 3; REG Node = '8dffe:inst10\|31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk2 8dffe:inst10|31 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst10|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst10|31 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.800 ns + Longest register pin " "Info: + Longest register to pin delay is 25.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 8dffe:inst10\|31 1 REG LC2_H51 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_H51; Fanout = 3; REG Node = '8dffe:inst10\|31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8dffe:inst10|31 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 520 264 328 600 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.400 ns) 6.500 ns mux_8:inst3\|Mux5~0 2 COMB LC5_H24 1 " "Info: 2: + IC(4.100 ns) + CELL(2.400 ns) = 6.500 ns; Loc. = LC5_H24; Fanout = 1; COMB Node = 'mux_8:inst3\|Mux5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { 8dffe:inst10|31 mux_8:inst3|Mux5~0 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 9.700 ns mux_8:inst3\|Mux5~1 3 COMB LC1_H24 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 9.700 ns; Loc. = LC1_H24; Fanout = 1; COMB Node = 'mux_8:inst3\|Mux5~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux_8:inst3|Mux5~0 mux_8:inst3|Mux5~1 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 15.300 ns mux_8:inst3\|Mux5~4 4 COMB LC1_H16 1 " "Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 15.300 ns; Loc. = LC1_H16; Fanout = 1; COMB Node = 'mux_8:inst3\|Mux5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { mux_8:inst3|Mux5~1 mux_8:inst3|Mux5~4 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(5.000 ns) 25.800 ns display\[2\] 5 PIN PIN_163 0 " "Info: 5: + IC(5.500 ns) + CELL(5.000 ns) = 25.800 ns; Loc. = PIN_163; Fanout = 0; PIN Node = 'display\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { mux_8:inst3|Mux5~4 display[2] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 824 1000 -48 "display\[7..0\]" "" } { -72 768 831 -56 "display\[7..0\]" "" } { 312 1352 1464 328 "display\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.800 ns ( 49.61 % ) " "Info: Total cell delay = 12.800 ns ( 49.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.000 ns ( 50.39 % ) " "Info: Total interconnect delay = 13.000 ns ( 50.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.800 ns" { 8dffe:inst10|31 mux_8:inst3|Mux5~0 mux_8:inst3|Mux5~1 mux_8:inst3|Mux5~4 display[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.800 ns" { 8dffe:inst10|31 {} mux_8:inst3|Mux5~0 {} mux_8:inst3|Mux5~1 {} mux_8:inst3|Mux5~4 {} display[2] {} } { 0.000ns 4.100ns 0.500ns 2.900ns 5.500ns } { 0.000ns 2.400ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst10|31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst10|31 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.800 ns" { 8dffe:inst10|31 mux_8:inst3|Mux5~0 mux_8:inst3|Mux5~1 mux_8:inst3|Mux5~4 display[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.800 ns" { 8dffe:inst10|31 {} mux_8:inst3|Mux5~0 {} mux_8:inst3|Mux5~1 {} mux_8:inst3|Mux5~4 {} display[2] {} } { 0.000ns 4.100ns 0.500ns 2.900ns 5.500ns } { 0.000ns 2.400ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "read_reg_rs\[0\] read_data_rs\[4\] 43.500 ns Longest " "Info: Longest tpd from source pin \"read_reg_rs\[0\]\" to destination pin \"read_data_rs\[4\]\" is 43.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns read_reg_rs\[0\] 1 PIN PIN_191 20 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_191; Fanout = 20; PIN Node = 'read_reg_rs\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_reg_rs[0] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -160 -8 160 -144 "read_reg_rs\[2..0\]" "" } { 24 1120 1213 40 "read_reg_rs\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.200 ns) + CELL(2.700 ns) 24.200 ns mux_8:inst\|Mux3~0 2 COMB LC6_H44 1 " "Info: 2: + IC(11.200 ns) + CELL(2.700 ns) = 24.200 ns; Loc. = LC6_H44; Fanout = 1; COMB Node = 'mux_8:inst\|Mux3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { read_reg_rs[0] mux_8:inst|Mux3~0 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 27.400 ns mux_8:inst\|Mux3~1 3 COMB LC1_H44 1 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 27.400 ns; Loc. = LC1_H44; Fanout = 1; COMB Node = 'mux_8:inst\|Mux3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { mux_8:inst|Mux3~0 mux_8:inst|Mux3~1 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 32.900 ns mux_8:inst\|Mux3~4 4 COMB LC7_H37 1 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 32.900 ns; Loc. = LC7_H37; Fanout = 1; COMB Node = 'mux_8:inst\|Mux3~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { mux_8:inst|Mux3~1 mux_8:inst|Mux3~4 } "NODE_NAME" } } { "mux_8/mux_8.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/mux_8/mux_8.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(5.000 ns) 43.500 ns read_data_rs\[4\] 5 PIN PIN_17 0 " "Info: 5: + IC(5.600 ns) + CELL(5.000 ns) = 43.500 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'read_data_rs\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { mux_8:inst|Mux3~4 read_data_rs[4] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -112 824 1008 -96 "read_data_rs\[7..0\]" "" } { -120 768 857 -104 "read_data_rs\[7..0\]" "" } { -104 1352 1464 -88 "read_data_rs\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.400 ns ( 53.79 % ) " "Info: Total cell delay = 23.400 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.100 ns ( 46.21 % ) " "Info: Total interconnect delay = 20.100 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "43.500 ns" { read_reg_rs[0] mux_8:inst|Mux3~0 mux_8:inst|Mux3~1 mux_8:inst|Mux3~4 read_data_rs[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "43.500 ns" { read_reg_rs[0] {} read_reg_rs[0]~out {} mux_8:inst|Mux3~0 {} mux_8:inst|Mux3~1 {} mux_8:inst|Mux3~4 {} read_data_rs[4] {} } { 0.000ns 0.000ns 11.200ns 0.500ns 2.800ns 5.600ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "8dffe:inst12\|30 write_data\[1\] clk2 -5.900 ns register " "Info: th for register \"8dffe:inst12\|30\" (data pin = \"write_data\[1\]\", clock pin = \"clk2\") is -5.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk2 1 CLK PIN_91 56 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 56; CLK Node = 'clk2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -64 -8 160 -48 "clk2" "" } { 168 32 96 184 "clk2" "" } { 168 294 358 184 "clk2" "" } { 168 558 622 184 "clk2" "" } { 168 822 886 184 "clk2" "" } { 416 30 94 432 "clk2" "" } { 416 292 356 432 "clk2" "" } { 416 556 620 432 "clk2" "" } { 416 820 884 432 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns 8dffe:inst12\|30 2 REG LC8_H30 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_H30; Fanout = 3; REG Node = '8dffe:inst12\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk2 8dffe:inst12|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst12|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst12|30 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns write_data\[1\] 1 PIN PIN_50 7 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_50; Fanout = 7; PIN Node = 'write_data\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_data[1] } "NODE_NAME" } } { "reg_file.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/reg_file/reg_file.bdf" { { -112 -8 160 -96 "write_data\[7..0\]" "" } { 24 32 102 40 "write_data\[0\]" "" } { 40 32 102 56 "write_data\[1\]" "" } { 56 32 102 72 "write_data\[2\]" "" } { 88 32 102 104 "write_data\[4\]" "" } { 72 32 102 88 "write_data\[3\]" "" } { 104 32 102 120 "write_data\[5\]" "" } { 120 32 102 136 "write_data\[6\]" "" } { 136 32 102 152 "write_data\[7\]" "" } { 24 294 364 40 "write_data\[0\]" "" } { 40 294 364 56 "write_data\[1\]" "" } { 56 294 364 72 "write_data\[2\]" "" } { 88 294 364 104 "write_data\[4\]" "" } { 72 294 364 88 "write_data\[3\]" "" } { 104 294 364 120 "write_data\[5\]" "" } { 120 294 364 136 "write_data\[6\]" "" } { 136 294 364 152 "write_data\[7\]" "" } { 24 558 628 40 "write_data\[0\]" "" } { 40 558 628 56 "write_data\[1\]" "" } { 56 558 628 72 "write_data\[2\]" "" } { 88 558 628 104 "write_data\[4\]" "" } { 72 558 628 88 "write_data\[3\]" "" } { 104 558 628 120 "write_data\[5\]" "" } { 120 558 628 136 "write_data\[6\]" "" } { 136 558 628 152 "write_data\[7\]" "" } { 24 822 892 40 "write_data\[0\]" "" } { 40 822 892 56 "write_data\[1\]" "" } { 56 822 892 72 "write_data\[2\]" "" } { 88 822 892 104 "write_data\[4\]" "" } { 72 822 892 88 "write_data\[3\]" "" } { 104 822 892 120 "write_data\[5\]" "" } { 120 822 892 136 "write_data\[6\]" "" } { 136 822 892 152 "write_data\[7\]" "" } { 272 30 100 288 "write_data\[0\]" "" } { 288 30 100 304 "write_data\[1\]" "" } { 304 30 100 320 "write_data\[2\]" "" } { 336 30 100 352 "write_data\[4\]" "" } { 320 30 100 336 "write_data\[3\]" "" } { 352 30 100 368 "write_data\[5\]" "" } { 368 30 100 384 "write_data\[6\]" "" } { 384 30 100 400 "write_data\[7\]" "" } { 272 292 362 288 "write_data\[0\]" "" } { 288 292 362 304 "write_data\[1\]" "" } { 304 292 362 320 "write_data\[2\]" "" } { 336 292 362 352 "write_data\[4\]" "" } { 320 292 362 336 "write_data\[3\]" "" } { 352 292 362 368 "write_data\[5\]" "" } { 368 292 362 384 "write_data\[6\]" "" } { 384 292 362 400 "write_data\[7\]" "" } { 272 556 626 288 "write_data\[0\]" "" } { 288 556 626 304 "write_data\[1\]" "" } { 304 556 626 320 "write_data\[2\]" "" } { 336 556 626 352 "write_data\[4\]" "" } { 320 556 626 336 "write_data\[3\]" "" } { 352 556 626 368 "write_data\[5\]" "" } { 368 556 626 384 "write_data\[6\]" "" } { 384 556 626 400 "write_data\[7\]" "" } { 272 820 890 288 "write_data\[0\]" "" } { 288 820 890 304 "write_data\[1\]" "" } { 304 820 890 320 "write_data\[2\]" "" } { 336 820 890 352 "write_data\[4\]" "" } { 320 820 890 336 "write_data\[3\]" "" } { 352 820 890 368 "write_data\[5\]" "" } { 368 820 890 384 "write_data\[6\]" "" } { 384 820 890 400 "write_data\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(1.700 ns) 16.000 ns 8dffe:inst12\|30 2 REG LC8_H30 3 " "Info: 2: + IC(4.000 ns) + CELL(1.700 ns) = 16.000 ns; Loc. = LC8_H30; Fanout = 3; REG Node = '8dffe:inst12\|30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { write_data[1] 8dffe:inst12|30 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 400 264 328 480 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 75.00 % ) " "Info: Total cell delay = 12.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { write_data[1] 8dffe:inst12|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { write_data[1] {} write_data[1]~out {} 8dffe:inst12|30 {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk2 8dffe:inst12|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk2 {} clk2~out {} 8dffe:inst12|30 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { write_data[1] 8dffe:inst12|30 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { write_data[1] {} write_data[1]~out {} 8dffe:inst12|30 {} } { 0.000ns 0.000ns 4.000ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 00:54:43 2013 " "Info: Processing ended: Wed Dec 18 00:54:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
