$date
  Sun Jan 26 20:46:14 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module register_testbench $end
$var reg 1 ! en $end
$var reg 1 " clki $end
$var reg 8 # reg_in[7:0] $end
$var reg 8 $ reg_out[7:0] $end
$scope module clk1 $end
$var reg 1 % clk $end
$upscope $end
$scope module reg1 $end
$var reg 8 & d[7:0] $end
$var reg 8 ' q[7:0] $end
$var reg 1 ( clk $end
$var reg 1 ) en $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
b10100101 #
b00000000 $
1%
b10100101 &
b00000000 '
1(
1)
#5000000
0"
0%
0(
#10000000
1"
b10100101 $
1%
b10100101 '
1(
#15000000
0"
0%
0(
#20000000
1"
1%
1(
