{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 18 21:57:12 2022 " "Info: Processing started: Fri Feb 18 21:57:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kx9016 -c kx9016 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kx9016 -c kx9016" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file step2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 STEP2 " "Info: Found entity 1: STEP2" {  } { { "STEP2.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/STEP2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contrla.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contrla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTRLA-trans " "Info: Found design unit 1: CONTRLA-trans" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTRLA " "Info: Found entity 1: CONTRLA" {  } { { "CONTRLA.vhd" "" { Text "D:/Documents/Thesis/kx9016/CONTRLA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ar7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_ar7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_AR7-trans " "Info: Found design unit 1: REG_AR7-trans" {  } { { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG_AR7 " "Info: Found entity 1: REG_AR7" {  } { { "REG_AR7.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sft4a.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sft4a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SFT4A-trans " "Info: Found design unit 1: SFT4A-trans" {  } { { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SFT4A " "Info: Found entity 1: SFT4A" {  } { { "SFT4A.vhd" "" { Text "D:/Documents/Thesis/kx9016/SFT4A.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_V-rtl " "Info: Found design unit 1: ALU_V-rtl" {  } { { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU_V " "Info: Found entity 1: ALU_V" {  } { { "ALU_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/ALU_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comp_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP_V-rtl " "Info: Found design unit 1: COMP_V-rtl" {  } { { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMP_V " "Info: Found entity 1: COMP_V" {  } { { "COMP_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/COMP_V.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16a_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg16a_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16A_V-rtl " "Info: Found design unit 1: REG16A_V-rtl" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG16A_V " "Info: Found entity 1: REG16A_V" {  } { { "REG16A_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REG16A_V.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rega_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGA_V-rtl " "Info: Found design unit 1: REGA_V-rtl" {  } { { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGA_V " "Info: Found entity 1: REGA_V" {  } { { "REGA_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGA_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regt_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regt_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGT_V-rtl " "Info: Found design unit 1: REGT_V-rtl" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGT_V " "Info: Found entity 1: REGT_V" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kx9016.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file kx9016.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kx9016 " "Info: Found entity 1: kx9016" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramk.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ramk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramk-SYN " "Info: Found design unit 1: ramk-SYN" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAMK " "Info: Found entity 1: RAMK" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "kx9016 " "Info: Elaborating entity \"kx9016\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STEP2 STEP2:inst17 " "Info: Elaborating entity \"STEP2\" for hierarchy \"STEP2:inst17\"" {  } { { "kx9016.bdf" "inst17" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -144 1584 1680 -48 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTRLA CONTRLA:inst5 " "Info: Elaborating entity \"CONTRLA\" for hierarchy \"CONTRLA:inst5\"" {  } { { "kx9016.bdf" "inst5" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 368 1792 2112 560 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_V COMP_V:inst4 " "Info: Elaborating entity \"COMP_V\" for hierarchy \"COMP_V:inst4\"" {  } { { "kx9016.bdf" "inst4" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 320 1456 1576 416 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 lpm_bustri0:inst22 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"lpm_bustri0:inst22\"" {  } { { "kx9016.bdf" "inst22" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { -104 608 688 -64 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri0:inst22\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "D:/Documents/Thesis/kx9016/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGA_V REGA_V:inst10 " "Info: Elaborating entity \"REGA_V\" for hierarchy \"REGA_V:inst10\"" {  } { { "kx9016.bdf" "inst10" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 360 496 648 488 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGT_V REGT_V:inst11 " "Info: Elaborating entity \"REGT_V\" for hierarchy \"REGT_V:inst11\"" {  } { { "kx9016.bdf" "inst11" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 360 992 1144 488 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SFT4A SFT4A:inst12 " "Info: Elaborating entity \"SFT4A\" for hierarchy \"SFT4A:inst12\"" {  } { { "kx9016.bdf" "inst12" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 208 992 1128 304 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_V ALU_V:inst1 " "Info: Elaborating entity \"ALU_V\" for hierarchy \"ALU_V:inst1\"" {  } { { "kx9016.bdf" "inst1" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 64 984 1136 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_AR7 REG_AR7:inst8 " "Info: Elaborating entity \"REG_AR7\" for hierarchy \"REG_AR7:inst8\"" {  } { { "kx9016.bdf" "inst8" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 64 504 648 160 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMK RAMK:inst7 " "Info: Elaborating entity \"RAMK\" for hierarchy \"RAMK:inst7\"" {  } { { "kx9016.bdf" "inst7" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 80 1808 2024 216 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAMK:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAMK:inst7\|altsyncram:altsyncram_component\"" {  } { { "RAMK.vhd" "altsyncram_component" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAMK:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAMK:inst7\|altsyncram:altsyncram_component\"" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAMK:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAMK:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../code/test.mif " "Info: Parameter \"init_file\" = \"../code/test.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fbd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fbd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fbd1 " "Info: Found entity 1: altsyncram_fbd1" {  } { { "db/altsyncram_fbd1.tdf" "" { Text "D:/Documents/Thesis/kx9016/db/altsyncram_fbd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fbd1 RAMK:inst7\|altsyncram:altsyncram_component\|altsyncram_fbd1:auto_generated " "Info: Elaborating entity \"altsyncram_fbd1\" for hierarchy \"RAMK:inst7\|altsyncram:altsyncram_component\|altsyncram_fbd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 127 test.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (127) in the Memory Initialization File \"test.mif\" -- setting initial value for remaining addresses to 0" {  } { { "RAMK.vhd" "" { Text "D:/Documents/Thesis/kx9016/RAMK.vhd" 89 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16A_V REG16A_V:inst2 " "Info: Elaborating entity \"REG16A_V\" for hierarchy \"REG16A_V:inst2\"" {  } { { "kx9016.bdf" "inst2" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 296 1640 1736 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "REG_AR7:inst8\|ramdata " "Info: RAM logic \"REG_AR7:inst8\|ramdata\" is uninferred due to inappropriate RAM size" {  } { { "REG_AR7.vhd" "ramdata" { Text "D:/Documents/Thesis/kx9016/REG_AR7.vhd" 18 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[0\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[0\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[1\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[1\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[2\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[2\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[3\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[3\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[4\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[4\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[5\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[5\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[6\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[6\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[7\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[7\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[8\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[8\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[9\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[9\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[10\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[10\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[11\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[11\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[12\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[12\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[13\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[13\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[14\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[14\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGT_V:inst11\|c_out\[15\] ALU_V:inst1\|c_out " "Warning: Converted the fan-out from the tri-state buffer \"REGT_V:inst11\|c_out\[15\]\" to the node \"ALU_V:inst1\|c_out\" into an OR gate" {  } { { "REGT_V.vhd" "" { Text "D:/Documents/Thesis/kx9016/REGT_V.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "addrRegRd GND " "Warning (13410): Pin \"addrRegRd\" is stuck at GND" {  } { { "kx9016.bdf" "" { Schematic "D:/Documents/Thesis/kx9016/kx9016.bdf" { { 664 1600 1776 680 "addrRegRd" "" } { 656 1568 1623 672 "addrRegRd" "" } { 560 1856 1872 622 "addrRegRd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte1 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte2 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte3 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte4 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte5 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte6 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTRLA:inst5\|current_state.jmpgte7 " "Info: Register \"CONTRLA:inst5\|current_state.jmpgte7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "959 " "Info: Implemented 959 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Info: Implemented 140 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "784 " "Info: Implemented 784 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4473 " "Info: Peak virtual memory: 4473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 18 21:57:16 2022 " "Info: Processing ended: Fri Feb 18 21:57:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
