

================================================================
== Vivado HLS Report for 'DCT_Block_proc'
================================================================
* Date:           Wed Oct 28 18:15:14 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  493|  493|  493|  493|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+-----+-----+-----+-----+----------+
        |                             |                   |  Latency  |  Interval | Pipeline |
        |           Instance          |       Module      | min | max | min | max |   Type   |
        +-----------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_DCT_MAT_Multiply_fu_67   |DCT_MAT_Multiply   |  368|  368|  301|  301| dataflow |
        |grp_DCT_MAT_Multiply2_fu_99  |DCT_MAT_Multiply2  |  122|  122|   68|   68| dataflow |
        +-----------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     50|    8035|  15051|
|Memory           |        1|      -|    1024|     64|
|Multiplexer      |        -|      -|       -|    861|
|Register         |        -|      -|      12|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|     50|    9071|  15980|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     22|       8|     30|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+------+------+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------+---------+-------+------+------+
    |grp_DCT_MAT_Multiply_fu_67   |DCT_MAT_Multiply   |        0|     10|  4303|  7716|
    |grp_DCT_MAT_Multiply2_fu_99  |DCT_MAT_Multiply2  |        0|     40|  3732|  7335|
    +-----------------------------+-------------------+---------+-------+------+------+
    |Total                        |                   |        0|     50|  8035| 15051|
    +-----------------------------+-------------------+---------+-------+------+------+

    * Memory: 
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |         Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+
    |T_0_U     |DCT_Block_proc_T_0     |        0|  64|   4|     8|   32|     1|          256|
    |T_1_U     |DCT_Block_proc_T_1     |        0|  64|   4|     8|   32|     1|          256|
    |T_2_U     |DCT_Block_proc_T_2     |        0|  64|   4|     8|   32|     1|          256|
    |T_3_U     |DCT_Block_proc_T_3     |        0|  64|   4|     8|   32|     1|          256|
    |T_4_U     |DCT_Block_proc_T_4     |        0|  64|   4|     8|   32|     1|          256|
    |T_5_U     |DCT_Block_proc_T_5     |        0|  64|   4|     8|   32|     1|          256|
    |T_6_U     |DCT_Block_proc_T_6     |        0|  64|   4|     8|   32|     1|          256|
    |T_7_U     |DCT_Block_proc_T_7     |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_0_U  |DCT_Block_proc_Tinv_0  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_1_U  |DCT_Block_proc_Tinv_1  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_2_U  |DCT_Block_proc_Tinv_2  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_3_U  |DCT_Block_proc_Tinv_3  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_4_U  |DCT_Block_proc_Tinv_4  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_5_U  |DCT_Block_proc_Tinv_5  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_6_U  |DCT_Block_proc_Tinv_6  |        0|  64|   4|     8|   32|     1|          256|
    |Tinv_7_U  |DCT_Block_proc_Tinv_7  |        0|  64|   4|     8|   32|     1|          256|
    |temp_U    |DCT_Block_proc_temp    |        1|   0|   0|    64|   32|     1|         2048|
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                       |        1|1024|  64|   192|  544|    17|         6144|
    +----------+-----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |cond_fu_130_p2  |   icmp   |      0|  0|   3|           8|           1|
    |ap_sig_bdd_222  |    or    |      0|  0|   1|           1|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|   4|           9|           2|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |T_0_address0                                          |   3|          3|    3|          9|
    |T_0_ce0                                               |   1|          3|    1|          3|
    |T_0_ce1                                               |   1|          2|    1|          2|
    |T_1_address0                                          |   3|          3|    3|          9|
    |T_1_ce0                                               |   1|          3|    1|          3|
    |T_1_ce1                                               |   1|          2|    1|          2|
    |T_2_address0                                          |   3|          3|    3|          9|
    |T_2_ce0                                               |   1|          3|    1|          3|
    |T_2_ce1                                               |   1|          2|    1|          2|
    |T_3_address0                                          |   3|          3|    3|          9|
    |T_3_ce0                                               |   1|          3|    1|          3|
    |T_3_ce1                                               |   1|          2|    1|          2|
    |T_4_address0                                          |   3|          3|    3|          9|
    |T_4_ce0                                               |   1|          3|    1|          3|
    |T_4_ce1                                               |   1|          2|    1|          2|
    |T_5_address0                                          |   3|          3|    3|          9|
    |T_5_ce0                                               |   1|          3|    1|          3|
    |T_5_ce1                                               |   1|          2|    1|          2|
    |T_6_address0                                          |   3|          3|    3|          9|
    |T_6_ce0                                               |   1|          3|    1|          3|
    |T_6_ce1                                               |   1|          2|    1|          2|
    |T_7_address0                                          |   3|          3|    3|          9|
    |T_7_ce0                                               |   1|          3|    1|          3|
    |T_7_ce1                                               |   1|          2|    1|          2|
    |Tinv_0_address0                                       |   3|          3|    3|          9|
    |Tinv_0_ce0                                            |   1|          3|    1|          3|
    |Tinv_0_ce1                                            |   1|          2|    1|          2|
    |Tinv_1_address0                                       |   3|          3|    3|          9|
    |Tinv_1_ce0                                            |   1|          3|    1|          3|
    |Tinv_1_ce1                                            |   1|          2|    1|          2|
    |Tinv_2_address0                                       |   3|          3|    3|          9|
    |Tinv_2_ce0                                            |   1|          3|    1|          3|
    |Tinv_2_ce1                                            |   1|          2|    1|          2|
    |Tinv_3_address0                                       |   3|          3|    3|          9|
    |Tinv_3_ce0                                            |   1|          3|    1|          3|
    |Tinv_3_ce1                                            |   1|          2|    1|          2|
    |Tinv_4_address0                                       |   3|          3|    3|          9|
    |Tinv_4_ce0                                            |   1|          3|    1|          3|
    |Tinv_4_ce1                                            |   1|          2|    1|          2|
    |Tinv_5_address0                                       |   3|          3|    3|          9|
    |Tinv_5_ce0                                            |   1|          3|    1|          3|
    |Tinv_5_ce1                                            |   1|          2|    1|          2|
    |Tinv_6_address0                                       |   3|          3|    3|          9|
    |Tinv_6_ce0                                            |   1|          3|    1|          3|
    |Tinv_6_ce1                                            |   1|          2|    1|          2|
    |Tinv_7_address0                                       |   3|          3|    3|          9|
    |Tinv_7_ce0                                            |   1|          3|    1|          3|
    |Tinv_7_ce1                                            |   1|          2|    1|          2|
    |X_read                                                |   1|          2|    1|          2|
    |Y_write                                               |   1|          2|    1|          2|
    |ap_NS_fsm                                             |   1|          7|    1|          7|
    |ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready  |   1|          2|    1|          2|
    |ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready   |   1|          2|    1|          2|
    |grp_DCT_MAT_Multiply2_fu_99_B_0_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_1_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_2_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_3_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_4_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_5_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_6_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply2_fu_99_B_7_q0                    |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_0_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_0_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_1_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_1_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_2_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_2_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_3_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_3_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_4_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_4_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_5_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_5_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_6_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_6_q1                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_7_q0                     |  32|          3|   32|         96|
    |grp_DCT_MAT_Multiply_fu_67_A_7_q1                     |  32|          3|   32|         96|
    |temp_address0                                         |   6|          3|    6|         18|
    |temp_ce0                                              |   1|          3|    1|          3|
    |temp_we0                                              |   1|          2|    1|          2|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 861|        223|  861|       2566|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  6|   0|    6|          0|
    |ap_done_reg                                           |  1|   0|    1|          0|
    |ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready  |  1|   0|    1|          0|
    |ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready   |  1|   0|    1|          0|
    |cond_reg_136                                          |  1|   0|    1|          0|
    |grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg     |  1|   0|    1|          0|
    |grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg      |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 12|   0|   12|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | DCT_Block__proc | return value |
|function_r   |  in |    8|   ap_none  |    function_r   |    scalar    |
|X_dout       |  in |   32|   ap_fifo  |        X        |    pointer   |
|X_empty_n    |  in |    1|   ap_fifo  |        X        |    pointer   |
|X_read       | out |    1|   ap_fifo  |        X        |    pointer   |
|Y_din        | out |   32|   ap_fifo  |        Y        |    pointer   |
|Y_full_n     |  in |    1|   ap_fifo  |        Y        |    pointer   |
|Y_write      | out |    1|   ap_fifo  |        Y        |    pointer   |
+-------------+-----+-----+------------+-----------------+--------------+

