
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set currentDesign a2base
a2base
set sourceFolder  {rtl}
rtl
#Need not touch from here
set tmpStr ./saed32hvt_ff0p95v125c.db
./saed32hvt_ff0p95v125c.db
set target_library $tmpStr
./saed32hvt_ff0p95v125c.db
set link_library "* $target_library"
* ./saed32hvt_ff0p95v125c.db
analyze $sourceFolder -autoread -recursive -top $currentDesign
== ANALYZE autoread for top design 'a2base' ==

Starting ANALYZE autoread mode...
Information: Adding '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl'. (AUTOREAD-105)
Information: Adding '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/b2a.v'.  (AUTOREAD-100)
Information: Adding '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/a2base.v'.  (AUTOREAD-100)
Information: Scanning file { b2a.v }. (AUTOREAD-303)
Information: Scanning file { a2base.v }. (AUTOREAD-303)
Compiling source file /home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/b2a.v
Presto compilation completed successfully.
Compiling source file /home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/a2base.v
Presto compilation completed successfully.
Autoread command completed successfully.
1
elaborate     $currentDesign
Loading db file '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/saed32hvt_ff0p95v125c.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'a2base'.
Information: Building the design 'b2a'. (HDL-193)

Inferred memory devices in process
	in routine b2a line 6 in file
		'/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/b2a.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     out4260_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'a2outr'. (HDL-193)

Statistics for case statements in always block at line 128 in file
	'/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/a2base.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           129            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine a2outr line 128 in file
		'/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/a2base.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       out_reg       | Latch |   6   |  Y  | N  | N  | N  | -  | -  | -  |
|      outr_reg       | Latch |   6   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'outr2base'. (HDL-193)

Statistics for case statements in always block at line 96 in file
	'/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/a2base.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            97            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine outr2base line 96 in file
		'/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/a2base.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       out_reg       | Latch |   6   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'base'. (HDL-193)

Statistics for case statements in always block at line 20 in file
	'/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/a2base.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
current_design $currentDesign
Current design is 'a2base'.
{a2base}
#setting clock
set clockPorts {clk}
clk
create_clock -name myCLK $clockPorts -period 2.0 -waveform {0 1.0}
1
#Common options
set_max_area 0
1
set_host_options -max_cores 4
1
#uniquify
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'base'
  Processing 'outr2base'
  Processing 'a2outr'
  Processing 'b2a'
Information: The register 'cnt_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'a2base'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     549.2      0.00       0.0       4.0                          
    0:00:01     549.2      0.00       0.0       4.0                          
    0:00:01     549.2      0.00       0.0       4.0                          
    0:00:01     549.2      0.00       0.0       4.0                          
    0:00:01     549.2      0.00       0.0       4.0                          
    0:00:01     497.6      0.00       0.0       4.0                          
    0:00:01     497.6      0.00       0.0       4.0                          
    0:00:01     497.6      0.00       0.0       4.0                          
    0:00:01     497.6      0.00       0.0       4.0                          
    0:00:01     497.6      0.00       0.0       4.0                          
    0:00:01     497.9      0.00       0.0       0.0                          
    0:00:01     497.9      0.00       0.0       0.0                          
    0:00:01     497.9      0.00       0.0       0.0                          
    0:00:01     497.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     497.9      0.00       0.0       0.0                          
    0:00:01     497.9      0.00       0.0       0.0                          
    0:00:01     497.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01     497.9      0.00       0.0       0.0                          
    0:00:01     497.9      0.00       0.0       0.0                          
    0:00:01     496.6      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
    0:00:01     495.3      0.00       0.0       0.0                          
Loading db file '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/saed32hvt_ff0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -f verilog $currentDesign -hierarchy -output $currentDesign.syn.v
Writing verilog file '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/a2base.syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module a2base using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc $currentDesign.sdc
1
report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : a2base
Version: O-2018.06-SP4
Date   : Fri May 20 18:24:16 2022
****************************************


  Timing Path Group 'myCLK'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.49
  Critical Path Slack:           0.48
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:         71
  Leaf Cell Count:                192
  Buf/Inv Cell Count:              36
  Buf Cell Count:                   0
  Inv Cell Count:                  36
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       164
  Sequential Cell Count:           28
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      336.232514
  Noncombinational Area:   159.094146
  Buf/Inv Area:             45.745920
  Total Buffer Area:             0.00
  Total Inverter Area:          45.75
  Macro/Black Box Area:      0.000000
  Net Area:                 68.982351
  -----------------------------------
  Cell Area:               495.326660
  Design Area:             564.309010


  Design Rules
  -----------------------------------
  Total Number of Nets:           224
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: knuee-srv2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.13
  Logic Optimization:                  0.23
  Mapping Optimization:                0.17
  -----------------------------------------
  Overall Compile Time:                1.57
  Overall Compile Wall Clock Time:     1.63

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
exit

Thank you...
