var modules =
[
    [ "UART Driver API", "group___u_a_r_t.html", "group___u_a_r_t" ],
    [ "Address Space Manager", "group___a_d_d_r___s_p_a_c_e___m_g_r.html", "group___a_d_d_r___s_p_a_c_e___m_g_r" ],
    [ "Cache Management API", "group___c_a_c_h_e___m_g_r.html", "group___c_a_c_h_e___m_g_r" ],
    [ "DMA Controller API", "group___a_l_t___d_m_a.html", "group___a_l_t___d_m_a" ],
    [ "DMA Controller Common API Definitions", "group___a_l_t___d_m_a___c_o_m_m_o_n.html", "group___a_l_t___d_m_a___c_o_m_m_o_n" ],
    [ "DMA Controller Programming API", "group___a_l_t___d_m_a___p_r_g.html", "group___a_l_t___d_m_a___p_r_g" ],
    [ "The General Purpose Input/Output Manager API", "group___a_l_t___g_p_i_o___a_p_i.html", "group___a_l_t___g_p_i_o___a_p_i" ],
    [ "Global Timer Manager API", "group___g_b_l_t_m_r___m_g_r.html", "group___g_b_l_t_m_r___m_g_r" ],
    [ "I2C Controller API", "group___a_l_t___i2_c.html", "group___a_l_t___i2_c" ],
    [ "Interrupt Controller Low-Level API [Secure]", "group___i_n_t___l_l.html", "group___i_n_t___l_l" ],
    [ "Interrupt Controller Common Definitions", "group___i_n_t___c_o_m_m_o_n.html", "group___i_n_t___c_o_m_m_o_n" ],
    [ "MMU Management API", "group___a_l_t___m_m_u.html", "group___a_l_t___m_m_u" ],
    [ "NAND Flash Controller", "group___a_l_t___n_a_n_d___f_l_a_s_h.html", "group___a_l_t___n_a_n_d___f_l_a_s_h" ],
    [ "QSPI Flash Controller Module", "group___a_l_t___q_s_p_i.html", "group___a_l_t___q_s_p_i" ],
    [ "SD/MMC Controller API", "group___a_l_t___s_d_m_m_c.html", "group___a_l_t___s_d_m_m_c" ],
    [ "SPI Flash Controller Module", "group___a_l_t___s_p_i.html", "group___a_l_t___s_p_i" ],
    [ "General Purpose Timer Manager API", "group___g_p_t___m_g_r.html", "group___g_p_t___m_g_r" ],
    [ "Watchdog Timer Manager API", "group___w_d_o_g___m_g_r.html", "group___w_d_o_g___m_g_r" ],
    [ "AXI Bridge Manager", "group___a_l_t___b_r_i_d_g_e.html", "group___a_l_t___b_r_i_d_g_e" ],
    [ "Error Correcting Code (ECC) Management for Arria 10 SoC", "group___a_l_t___e_c_c___a10.html", "group___a_l_t___e_c_c___a10" ],
    [ "FPGA Manager", "group___f_p_g_a___m_g_r___a10.html", "group___f_p_g_a___m_g_r___a10" ],
    [ "Reset Manager", "group___r_s_t___m_g_r.html", "group___r_s_t___m_g_r" ],
    [ "SDRam Controller API", "group___a_l_t___s_d_r_a_m.html", "group___a_l_t___s_d_r_a_m" ],
    [ "System Manager", "group___s_y_s___m_g_r.html", "group___s_y_s___m_g_r" ],
    [ "Clock Manager API", "group___c_l_k___m_g_r.html", "group___c_l_k___m_g_r" ],
    [ "Error Correcting Code (ECC) Management", "group___a_l_t___e_c_c.html", "group___a_l_t___e_c_c" ],
    [ "FPGA Manager", "group___f_p_g_a___m_g_r.html", "group___f_p_g_a___m_g_r" ],
    [ "SDRam API", "group___s_d_r_a_m___m_g_r.html", "group___s_d_r_a_m___m_g_r" ]
];