$date
	Sun Aug 31 19:24:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SISO $end
$var wire 1 ! s_out $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$var reg 1 % s_in $end
$scope module register $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 1 % s_in $end
$var reg 8 & data_shift [7:0] $end
$var reg 1 ! s_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
x%
x$
x#
x"
x!
$end
#1000
0%
0$
1"
0#
#5000
1#
#10000
0#
#11000
0!
b0 &
0"
#15000
b10000000 &
1%
1$
1"
1#
#20000
0#
#25000
b11000000 &
1#
#30000
0#
#35000
b11100000 &
1#
#40000
0#
#45000
b1110000 &
0%
1#
#50000
0#
#55000
b10111000 &
1%
1#
#60000
0#
#65000
b1011100 &
0%
1#
#70000
0#
#75000
b101110 &
1#
#80000
0#
#85000
b10010111 &
1%
1#
#90000
0#
#95000
1!
b1001011 &
0%
1#
#100000
0#
#105000
b100101 &
1#
#110000
0#
#115000
b10010 &
1#
#120000
0#
#125000
0!
b1001 &
1#
#130000
0#
#135000
1!
b100 &
1#
#140000
0#
#145000
0!
b10 &
1#
#150000
0#
#155000
b1 &
1#
#160000
0#
#165000
1!
b0 &
1#
#170000
0#
#175000
0$
1#
#180000
0#
#185000
1#
