Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Sep 12 18:37:14 2022
| Host         : LAPTOP-HHLS1VBD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file single_cycle_control_sets_placed.rpt
| Design       : single_cycle
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |           32768 |        12745 |
| Yes          | No                    | Yes                    |              64 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------+------------------+------------------+----------------+--------------+
|  div_scan/CLK  |                      |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                      |                  |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG |                      | div_scan/clk_N   |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG |                      | div_calc/clk_N   |                8 |             31 |         3.88 |
|  clk_calc_BUFG | pc/pc_en             | clr_IBUF         |               18 |             32 |         1.78 |
|  clk_calc_BUFG | pc/Dout_reg[10]_8[0] | clr_IBUF         |               10 |             32 |         3.20 |
|  clk_calc_BUFG | pc/p_0_in__0         |                  |               12 |             96 |         8.00 |
|  clk_calc_BUFG | pc/E_BUFG[0]         |                  |            12745 |          32768 |         2.57 |
+----------------+----------------------+------------------+------------------+----------------+--------------+


