--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.345ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.345ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y188.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y190.G1     net (fanout=2)        0.457   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y190.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X49Y190.F4     net (fanout=1)        0.517   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X49Y190.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X61Y193.G2     net (fanout=1)        0.610   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X61Y193.X      Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y195.F2     net (fanout=1)        0.595   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y195.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (3.166ns logic, 2.179ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.164ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y188.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y189.G2     net (fanout=2)        0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y189.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y188.BY     net (fanout=1)        0.358   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y188.CLK    Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (1.404ns logic, 0.760ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.599ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y188.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y189.G2     net (fanout=2)        0.402   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y189.CLK    Tgck                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (1.197ns logic, 0.402ns route)
                                                       (74.9% logic, 25.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.205ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y188.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y189.G2     net (fanout=2)        0.322   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y189.CLK    Tckg        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.883ns logic, 0.322ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.657ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y188.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y189.G2     net (fanout=2)        0.322   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y189.Y      Tilo                  0.449   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y188.BY     net (fanout=1)        0.287   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y188.CLK    Tckdi       (-Th)    -0.122   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.657ns (1.048ns logic, 0.609ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.191ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.191ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y188.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y190.G1     net (fanout=2)        0.366   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y190.Y      Tilo                  0.449   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X49Y190.F4     net (fanout=1)        0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X49Y190.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X61Y193.G2     net (fanout=1)        0.488   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X61Y193.X      Tif5x                 0.633   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y195.F2     net (fanout=1)        0.476   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y195.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (2.447ns logic, 1.744ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.245ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.245ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y179.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X68Y196.F3     net (fanout=2)        1.423   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X68Y196.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X50Y193.G1     net (fanout=10)       1.236   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (1.813ns logic, 3.432ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.578ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.578ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y195.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X60Y195.G2     net (fanout=4)        1.173   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X60Y195.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X50Y193.G3     net (fanout=9)        0.905   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (1.727ns logic, 2.851ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.417ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.417ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y197.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X51Y199.F1     net (fanout=4)        1.153   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X51Y199.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X50Y193.G4     net (fanout=10)       0.818   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (1.673ns logic, 2.744ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.300ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.300ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y195.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X60Y195.G4     net (fanout=3)        0.866   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X60Y195.Y      Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X50Y193.G3     net (fanout=9)        0.905   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (1.756ns logic, 2.544ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.183ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.183ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y196.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X54Y193.F1     net (fanout=10)       1.335   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X54Y193.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X50Y193.G2     net (fanout=1)        0.334   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (1.741ns logic, 2.442ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.115ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.115ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y198.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X54Y193.F2     net (fanout=10)       1.195   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X54Y193.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X50Y193.G2     net (fanout=1)        0.334   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.115ns (1.813ns logic, 2.302ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.090ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.090ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y198.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X54Y193.F3     net (fanout=10)       1.245   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X54Y193.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X50Y193.G2     net (fanout=1)        0.334   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (1.738ns logic, 2.352ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.043ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.043ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y196.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X54Y193.F4     net (fanout=10)       1.224   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X54Y193.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X50Y193.G2     net (fanout=1)        0.334   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (1.712ns logic, 2.331ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.799ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.799ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y198.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X51Y199.F3     net (fanout=5)        0.434   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X51Y199.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X50Y193.G4     net (fanout=10)       0.818   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.774ns logic, 2.025ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.795ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.795ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y197.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X51Y199.F2     net (fanout=5)        0.502   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X51Y199.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X50Y193.G4     net (fanout=10)       0.818   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.795ns (1.702ns logic, 2.093ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.729ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.729ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y198.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X51Y199.F4     net (fanout=5)        0.439   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X51Y199.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X50Y193.G4     net (fanout=10)       0.818   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X50Y193.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X47Y188.CLK    net (fanout=4)        0.773   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.699ns logic, 2.030ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.278ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y198.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X85Y198.BY     net (fanout=7)        0.507   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X85Y198.CLK    Tdick                 0.247   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.771ns logic, 0.507ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y198.YQ     Tcko                  0.419   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X85Y198.BY     net (fanout=7)        0.405   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X85Y198.CLK    Tckdi       (-Th)    -0.122   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.541ns logic, 0.405ns route)
                                                       (57.2% logic, 42.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y13.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y13.BX      net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X56Y13.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.060 - 0.076)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y12.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y13.G4      net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X56Y13.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.076 - 0.060)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y12.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X56Y13.G4      net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X56Y13.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y13.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X56Y13.BX      net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X56Y13.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X56Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X56Y13.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X65Y58.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y12.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 361502 paths analyzed, 4978 endpoints analyzed, 1710 failing endpoints
 1710 timing errors detected. (1700 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.185ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.558 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.G3      net (fanout=2)        0.346   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X79Y50.F2      net (fanout=68)       1.009   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X79Y50.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<2>_SW0
    SLICE_X85Y43.SR      net (fanout=1)        1.138   ftop/gbe0/dcp_dcp_dcpReqF/N106
    SLICE_X85Y43.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (5.823ns logic, 7.232ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.032ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.558 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.F3      net (fanout=2)        0.323   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X79Y50.F2      net (fanout=68)       1.009   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X79Y50.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<2>_SW0
    SLICE_X85Y43.SR      net (fanout=1)        1.138   ftop/gbe0/dcp_dcp_dcpReqF/N106
    SLICE_X85Y43.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     13.032ns (5.823ns logic, 7.209ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.233ns (Levels of Logic = 8)
  Clock Path Skew:      0.079ns (0.645 - 0.566)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_0 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y57.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_0
    SLICE_X88Y55.G1      net (fanout=2)        1.133   ftop/gbe0/dcp_dcp_lastTag<0>
    SLICE_X88Y55.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826
    SLICE_X88Y55.F1      net (fanout=1)        0.668   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826/O
    SLICE_X88Y55.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d7388136
    SLICE_X89Y52.G1      net (fanout=3)        0.404   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
    SLICE_X89Y52.X       Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.F2      net (fanout=1)        0.761   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<12>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y97.G3      net (fanout=17)       1.207   ila0_data0<12>
    SLICE_X95Y97.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X95Y97.F4      net (fanout=59)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y97.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X103Y97.G1     net (fanout=7)        0.879   ila0_data0<22>
    SLICE_X103Y97.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y93.F4     net (fanout=42)       1.022   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y93.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X98Y99.SR      net (fanout=1)        1.156   ftop/gbe0/dcp_dcp_dcpRespF/N50
    SLICE_X98Y99.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     13.233ns (5.851ns logic, 7.382ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.100ns (Levels of Logic = 8)
  Clock Path Skew:      0.038ns (0.645 - 0.607)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y48.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X88Y55.G2      net (fanout=4)        0.928   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X88Y55.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826
    SLICE_X88Y55.F1      net (fanout=1)        0.668   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826/O
    SLICE_X88Y55.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d7388136
    SLICE_X89Y52.G1      net (fanout=3)        0.404   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
    SLICE_X89Y52.X       Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.F2      net (fanout=1)        0.761   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<12>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y97.G3      net (fanout=17)       1.207   ila0_data0<12>
    SLICE_X95Y97.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X95Y97.F4      net (fanout=59)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y97.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X103Y97.G1     net (fanout=7)        0.879   ila0_data0<22>
    SLICE_X103Y97.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y93.F4     net (fanout=42)       1.022   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y93.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X98Y99.SR      net (fanout=1)        1.156   ftop/gbe0/dcp_dcp_dcpRespF/N50
    SLICE_X98Y99.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     13.100ns (5.923ns logic, 7.177ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.931ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.558 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y33.XQ      Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X95Y35.G1      net (fanout=33)       1.367   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X95Y35.Y       Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>151
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657_cmp_eq000011
    SLICE_X91Y39.F2      net (fanout=19)       1.198   ftop/gbe0/N31
    SLICE_X91Y39.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>151
    SLICE_X96Y34.F1      net (fanout=1)        0.848   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>151
    SLICE_X96Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>212
    SLICE_X95Y37.G1      net (fanout=1)        0.398   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>212
    SLICE_X95Y37.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<76>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>225
    SLICE_X91Y37.G2      net (fanout=6)        0.373   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X79Y50.F2      net (fanout=68)       1.009   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X79Y50.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<2>_SW0
    SLICE_X85Y43.SR      net (fanout=1)        1.138   ftop/gbe0/dcp_dcp_dcpReqF/N106
    SLICE_X85Y43.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     12.931ns (5.540ns logic, 7.391ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.565 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.G3      net (fanout=2)        0.346   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X78Y49.F2      net (fanout=68)       0.977   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X78Y49.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X84Y40.SR      net (fanout=1)        0.980   ftop/gbe0/dcp_dcp_dcpReqF/N110
    SLICE_X84Y40.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.904ns (5.862ns logic, 7.042ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.910ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.587 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.G3      net (fanout=2)        0.346   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X87Y45.G3      net (fanout=68)       1.029   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X87Y45.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X88Y43.SR      net (fanout=1)        0.974   ftop/gbe0/dcp_dcp_dcpReqF/N14
    SLICE_X88Y43.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     12.910ns (5.822ns logic, 7.088ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.881ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.565 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.F3      net (fanout=2)        0.323   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X78Y49.F2      net (fanout=68)       0.977   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X78Y49.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X84Y40.SR      net (fanout=1)        0.980   ftop/gbe0/dcp_dcp_dcpReqF/N110
    SLICE_X84Y40.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.881ns (5.862ns logic, 7.019ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.889ns (Levels of Logic = 8)
  Clock Path Skew:      -0.114ns (0.574 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.G3      net (fanout=2)        0.346   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X82Y45.F1      net (fanout=68)       0.887   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X82Y45.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N90
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<39>_SW0
    SLICE_X88Y45.SR      net (fanout=1)        1.055   ftop/gbe0/dcp_dcp_dcpReqF/N90
    SLICE_X88Y45.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     12.889ns (5.862ns logic, 7.027ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.887ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.587 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.F3      net (fanout=2)        0.323   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X87Y45.G3      net (fanout=68)       1.029   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X87Y45.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X88Y43.SR      net (fanout=1)        0.974   ftop/gbe0/dcp_dcp_dcpReqF/N14
    SLICE_X88Y43.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     12.887ns (5.822ns logic, 7.065ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.866ns (Levels of Logic = 8)
  Clock Path Skew:      -0.114ns (0.574 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.F3      net (fanout=2)        0.323   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X82Y45.F1      net (fanout=68)       0.887   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X82Y45.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF/N90
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<39>_SW0
    SLICE_X88Y45.SR      net (fanout=1)        1.055   ftop/gbe0/dcp_dcp_dcpReqF/N90
    SLICE_X88Y45.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     12.866ns (5.862ns logic, 7.004ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.043ns (Levels of Logic = 8)
  Clock Path Skew:      0.082ns (0.645 - 0.563)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y52.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X87Y50.G1      net (fanout=4)        1.054   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X87Y50.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/N28
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738853
    SLICE_X88Y55.F2      net (fanout=1)        0.540   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738853
    SLICE_X88Y55.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d7388136
    SLICE_X89Y52.G1      net (fanout=3)        0.404   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
    SLICE_X89Y52.X       Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.F2      net (fanout=1)        0.761   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<12>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y97.G3      net (fanout=17)       1.207   ila0_data0<12>
    SLICE_X95Y97.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X95Y97.F4      net (fanout=59)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y97.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X103Y97.G1     net (fanout=7)        0.879   ila0_data0<22>
    SLICE_X103Y97.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y93.F4     net (fanout=42)       1.022   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y93.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X98Y99.SR      net (fanout=1)        1.156   ftop/gbe0/dcp_dcp_dcpRespF/N50
    SLICE_X98Y99.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     13.043ns (5.868ns logic, 7.175ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_64 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.942ns (Levels of Logic = 17)
  Clock Path Skew:      -0.007ns (0.646 - 0.653)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_64 to ftop/gbe0/dcpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y58.YQ      Tcko                  0.524   ftop/gbe0/rxHdr_sV<65>
                                                       ftop/gbe0/rxHdr_sV_64
    SLICE_X95Y56.F2      net (fanout=3)        1.096   ftop/gbe0/rxHdr_sV<64>
    SLICE_X95Y56.COUT    Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<1>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_lut<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<0>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<1>
    SLICE_X95Y57.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<1>
    SLICE_X95Y57.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<3>
    SLICE_X95Y58.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<3>
    SLICE_X95Y58.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<5>
    SLICE_X95Y59.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<5>
    SLICE_X95Y59.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<7>
    SLICE_X95Y60.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<7>
    SLICE_X95Y60.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<9>
    SLICE_X95Y61.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<9>
    SLICE_X95Y61.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<11>
    SLICE_X95Y62.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<11>
    SLICE_X95Y62.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<13>
    SLICE_X95Y63.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<13>
    SLICE_X95Y63.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<15>
    SLICE_X95Y64.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<15>
    SLICE_X95Y64.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<17>
    SLICE_X95Y65.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<17>
    SLICE_X95Y65.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<19>
    SLICE_X95Y66.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<19>
    SLICE_X95Y66.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<21>
    SLICE_X95Y67.CIN     net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<21>
    SLICE_X95Y67.COUT    Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<23>
    SLICE_X94Y54.F4      net (fanout=3)        1.046   ftop/gbe0/Mcompar_rxHdr_sV_35_BITS_111_TO_64_40_EQ_macAddress_43___d244_cy<23>
    SLICE_X94Y54.X       Tilo                  0.601   U_ila_pro_0/U0/iTRIG_IN<0>
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X99Y83.G4      net (fanout=10)       1.103   ila0_data0<10>
    SLICE_X99Y83.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<15>
                                                       ftop/gbe0/WILL_FIRE_RL_tx_dcp117
    SLICE_X99Y83.F4      net (fanout=8)        0.065   ila0_data0<15>
    SLICE_X99Y83.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<15>
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X105Y94.G3     net (fanout=7)        0.845   ftop/gbe0/dcpRespF_DEQ
    SLICE_X105Y94.Y      Tilo                  0.561   ftop/gbe0/dcpRespF/N01
                                                       ftop/gbe0/dcpRespF/d0h1
    SLICE_X100Y99.F4     net (fanout=42)       1.542   ftop/gbe0/dcpRespF/d0h
    SLICE_X100Y99.X      Tilo                  0.601   ftop/gbe0/dcpRespF/N46
                                                       ftop/gbe0/dcpRespF/data0_reg_or0000<28>_SW0
    SLICE_X101Y101.SR    net (fanout=1)        0.946   ftop/gbe0/dcpRespF/N46
    SLICE_X101Y101.CLK   Tsrck                 0.433   ftop/gbe0/dcpRespF_D_OUT<28>
                                                       ftop/gbe0/dcpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     12.942ns (6.299ns logic, 6.643ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.949ns (Levels of Logic = 8)
  Clock Path Skew:      0.009ns (0.645 - 0.636)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y47.YQ      Tcko                  0.596   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X88Y55.G3      net (fanout=4)        0.777   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X88Y55.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826
    SLICE_X88Y55.F1      net (fanout=1)        0.668   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826/O
    SLICE_X88Y55.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d7388136
    SLICE_X89Y52.G1      net (fanout=3)        0.404   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
    SLICE_X89Y52.X       Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.F2      net (fanout=1)        0.761   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<12>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y97.G3      net (fanout=17)       1.207   ila0_data0<12>
    SLICE_X95Y97.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X95Y97.F4      net (fanout=59)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y97.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X103Y97.G1     net (fanout=7)        0.879   ila0_data0<22>
    SLICE_X103Y97.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X100Y93.F4     net (fanout=42)       1.022   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X100Y93.X      Tilo                  0.601   ftop/gbe0/dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X98Y99.SR      net (fanout=1)        1.156   ftop/gbe0/dcp_dcp_dcpRespF/N50
    SLICE_X98Y99.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     12.949ns (5.923ns logic, 7.026ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.815ns (Levels of Logic = 8)
  Clock Path Skew:      -0.114ns (0.574 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.G3      net (fanout=2)        0.346   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X86Y48.G4      net (fanout=68)       1.158   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X86Y48.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N102
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<40>_SW0
    SLICE_X89Y44.SR      net (fanout=1)        0.695   ftop/gbe0/dcp_dcp_dcpReqF/N86
    SLICE_X89Y44.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_40
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (5.877ns logic, 6.938ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.824ns (Levels of Logic = 8)
  Clock Path Skew:      -0.096ns (0.592 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.G3      net (fanout=2)        0.346   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X78Y50.F3      net (fanout=68)       0.943   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X78Y50.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<23>_SW0
    SLICE_X81Y41.SR      net (fanout=1)        0.934   ftop/gbe0/dcp_dcp_dcpReqF/N108
    SLICE_X81Y41.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (5.862ns logic, 6.962ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.792ns (Levels of Logic = 8)
  Clock Path Skew:      -0.114ns (0.574 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.F3      net (fanout=2)        0.323   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X86Y48.G4      net (fanout=68)       1.158   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X86Y48.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N102
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<40>_SW0
    SLICE_X89Y44.SR      net (fanout=1)        0.695   ftop/gbe0/dcp_dcp_dcpReqF/N86
    SLICE_X89Y44.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<40>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_40
    -------------------------------------------------  ---------------------------
    Total                                     12.792ns (5.877ns logic, 6.915ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.780ns (Levels of Logic = 8)
  Clock Path Skew:      -0.123ns (0.565 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y33.XQ      Tcko                  0.521   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X95Y35.G1      net (fanout=33)       1.367   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X95Y35.Y       Tilo                  0.561   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>151
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657_cmp_eq000011
    SLICE_X91Y39.F2      net (fanout=19)       1.198   ftop/gbe0/N31
    SLICE_X91Y39.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>151
    SLICE_X96Y34.F1      net (fanout=1)        0.848   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>151
    SLICE_X96Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>212
    SLICE_X95Y37.G1      net (fanout=1)        0.398   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>212
    SLICE_X95Y37.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/data1_reg<76>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>225
    SLICE_X91Y37.G2      net (fanout=6)        0.373   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<6>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X78Y49.F2      net (fanout=68)       0.977   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X78Y49.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<22>_SW0
    SLICE_X84Y40.SR      net (fanout=1)        0.980   ftop/gbe0/dcp_dcp_dcpReqF/N110
    SLICE_X84Y40.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<22>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.780ns (5.579ns logic, 7.201ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.801ns (Levels of Logic = 8)
  Clock Path Skew:      -0.096ns (0.592 - 0.688)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_2 to ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y33.XQ      Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<2>
                                                       ftop/gbe0/rxDCPMesgPos_2
    SLICE_X90Y40.F2      net (fanout=49)       1.509   ftop/gbe0/rxDCPMesgPos<2>
    SLICE_X90Y40.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<60>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.F2      net (fanout=1)        1.026   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>28
    SLICE_X96Y35.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.F3      net (fanout=2)        0.323   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>36
    SLICE_X99Y35.X       Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.F2      net (fanout=1)        0.288   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>79
    SLICE_X94Y34.X       Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
                                                       ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>225
    SLICE_X91Y37.G1      net (fanout=101)      0.856   ftop/gbe0/IF_rxDCPMesgPos_62_EQ_5_05_THEN_rxDCPMesg_70_B_ETC___d657<4>
    SLICE_X91Y37.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1
    SLICE_X91Y37.F4      net (fanout=1)        0.022   ftop/gbe0/dcp_dcp_dcpReqF_ENQ_SW1/O
    SLICE_X91Y37.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<20>
                                                       ftop/gbe0/dcp_dcp_dcpReqF_ENQ
    SLICE_X82Y46.G3      net (fanout=7)        1.038   ila0_data0<20>
    SLICE_X82Y46.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcp_dcpReqF/d0h1
    SLICE_X78Y50.F3      net (fanout=68)       0.943   ftop/gbe0/dcp_dcp_dcpReqF/d0h
    SLICE_X78Y50.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<57>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_or0000<23>_SW0
    SLICE_X81Y41.SR      net (fanout=1)        0.934   ftop/gbe0/dcp_dcp_dcpReqF/N108
    SLICE_X81Y41.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.801ns (5.862ns logic, 6.939ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_0 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.982ns (Levels of Logic = 8)
  Clock Path Skew:      0.087ns (0.653 - 0.566)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_0 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y57.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<1>
                                                       ftop/gbe0/dcp_dcp_lastTag_0
    SLICE_X88Y55.G1      net (fanout=2)        1.133   ftop/gbe0/dcp_dcp_lastTag<0>
    SLICE_X88Y55.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826
    SLICE_X88Y55.F1      net (fanout=1)        0.668   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738826/O
    SLICE_X88Y55.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d7388136
    SLICE_X89Y52.G1      net (fanout=3)        0.404   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d738
    SLICE_X89Y52.X       Tif5x                 0.791   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.F2      net (fanout=1)        0.761   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request16
    SLICE_X90Y61.X       Tilo                  0.601   U_ila_pro_0/U0/iDATA<12>
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request58
    SLICE_X95Y97.G3      net (fanout=17)       1.207   ila0_data0<12>
    SLICE_X95Y97.Y       Tilo                  0.561   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X95Y97.F4      net (fanout=59)       0.152   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X95Y97.X       Tilo                  0.562   U_ila_pro_0/U0/iDATA<22>
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X103Y97.G1     net (fanout=7)        0.879   ila0_data0<22>
    SLICE_X103Y97.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X101Y101.F1    net (fanout=42)       1.458   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X101Y101.X     Tilo                  0.562   ftop/gbe0/dcpRespF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<28>_SW0
    SLICE_X101Y103.SR    net (fanout=1)        0.508   ftop/gbe0/dcp_dcp_dcpRespF/N46
    SLICE_X101Y103.CLK   Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     12.982ns (5.812ns logic, 7.170ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -3.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.668ns (Levels of Logic = 0)
  Clock Path Skew:      6.271ns (6.898 - 0.627)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y144.BX     net (fanout=1)        1.416   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y144.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (1.252ns logic, 1.416ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 0)
  Clock Path Skew:      6.229ns (6.916 - 0.687)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y83.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X101Y145.BX    net (fanout=1)        1.457   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X101Y145.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (1.212ns logic, 1.457ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.760ns (Levels of Logic = 0)
  Clock Path Skew:      6.246ns (6.898 - 0.652)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y86.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X99Y144.BX     net (fanout=1)        1.548   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X99Y144.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (1.212ns logic, 1.548ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.820ns (Levels of Logic = 0)
  Clock Path Skew:      6.226ns (6.916 - 0.690)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y81.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X101Y144.BX    net (fanout=1)        1.608   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X101Y144.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (1.212ns logic, 1.608ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 0)
  Clock Path Skew:      6.243ns (6.898 - 0.655)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y80.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y144.BY     net (fanout=1)        1.607   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y144.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (1.287ns logic, 1.607ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 0)
  Clock Path Skew:      6.253ns (6.916 - 0.663)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y84.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X101Y144.BY    net (fanout=1)        1.646   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X101Y144.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (1.272ns logic, 1.646ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.874 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y76.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X97Y144.BX     net (fanout=1)        1.770   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X97Y144.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.212ns logic, 1.770ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.154ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.043ns (Levels of Logic = 0)
  Clock Path Skew:      6.197ns (6.874 - 0.677)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y77.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X97Y144.BY     net (fanout=1)        1.771   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X97Y144.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (1.272ns logic, 1.771ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.043ns (Levels of Logic = 0)
  Clock Path Skew:      6.184ns (6.916 - 0.732)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y77.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X101Y145.BY    net (fanout=1)        1.771   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X101Y145.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (1.272ns logic, 1.771ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 0)
  Clock Path Skew:      6.222ns (6.898 - 0.676)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y83.X       Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X99Y144.BY     net (fanout=1)        1.926   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X99Y144.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.272ns logic, 1.926ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.028 - 0.023)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y165.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<33>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[33].U_DQ
    SLICE_X70Y165.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<33>
    SLICE_X70Y165.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<33>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[29].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[29].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y174.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<29>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[29].U_DQ
    SLICE_X74Y175.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<29>
    SLICE_X74Y175.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<29>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[32].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.028 - 0.023)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[32].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y165.YQ     Tcko                  0.419   U_ila_pro_0/U0/iDATA<33>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[32].U_DQ
    SLICE_X70Y165.BY     net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<32>
    SLICE_X70Y165.CLK    Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<33>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.378 - 0.351)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y187.XQ     Tcko                  0.396   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    RAMB16_X3Y23.ADDRB7  net (fanout=3)        0.357   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<3>
    RAMB16_X3Y23.CLKB    Trckc_ADDRB (-Th)     0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.311ns logic, 0.357ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.378 - 0.351)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y187.YQ     Tcko                  0.419   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR
    RAMB16_X3Y23.ADDRB6  net (fanout=3)        0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<2>
    RAMB16_X3Y23.CLKB    Trckc_ADDRB (-Th)     0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.334ns logic, 0.337ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[28].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[28].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y174.YQ     Tcko                  0.477   U_ila_pro_0/U0/iDATA<29>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[28].U_DQ
    SLICE_X74Y175.BY     net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<28>
    SLICE_X74Y175.CLK    Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<29>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.347ns logic, 0.313ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.396 - 0.262)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y177.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<31>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[31].U_DQ
    SLICE_X70Y176.BX     net (fanout=1)        0.570   U_ila_pro_0/U0/iDATA<31>
    SLICE_X70Y176.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.244ns logic, 0.570ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_25 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.377 - 0.311)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_25 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y126.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<25>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_25
    SLICE_X97Y125.BX     net (fanout=2)        0.327   ftop/gbe0/dcp_cpRespAF_dD_OUT<25>
    SLICE_X97Y125.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<25>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.458ns logic, 0.327ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.746ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.378 - 0.351)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y187.YQ     Tcko                  0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<5>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB16_X3Y23.ADDRB8  net (fanout=3)        0.354   U_ila_pro_0/U0/I_YES_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB16_X3Y23.CLKB    Trckc_ADDRB (-Th)     0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s16_if.ram_rt1_s1_s16_i
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (0.392ns logic, 0.354ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_39 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.406 - 0.343)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_39 to ftop/gbe0/rxDCPMesg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y32.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<39>
                                                       ftop/gbe0/rxDCPMesg_39
    SLICE_X99Y33.BX      net (fanout=4)        0.315   ftop/gbe0/rxDCPMesg<39>
    SLICE_X99Y33.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<47>
                                                       ftop/gbe0/rxDCPMesg_47
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ila0_data0<11>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ila0_data0<11>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y50.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X96Y131.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X96Y131.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X94Y117.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dNotEmptyReg/SR
  Location pin: SLICE_X94Y117.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X100Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X100Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X68Y52.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X68Y52.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_2/SR
  Location pin: SLICE_X68Y52.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sGEnqPtr1_2/SR
  Location pin: SLICE_X68Y52.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/SR
  Location pin: SLICE_X72Y198.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT1/SR
  Location pin: SLICE_X72Y198.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/SR
  Location pin: SLICE_X72Y198.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>/SR
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0/SR
  Location pin: SLICE_X72Y198.SR
  Clock network: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X98Y131.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X98Y131.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X98Y131.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X98Y131.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2552 paths analyzed, 478 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.230ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.345 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y39.F3     net (fanout=11)       1.817   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y39.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X106Y54.BY     net (fanout=1)        1.297   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X106Y54.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      8.162ns (2.900ns logic, 5.262ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.161ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.345 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y39.F3     net (fanout=11)       1.817   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y39.X      Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>1
    SLICE_X106Y54.BY     net (fanout=1)        1.297   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
    SLICE_X106Y54.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      8.161ns (2.899ns logic, 5.262ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.927ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.634 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y23.CE     net (fanout=17)       1.916   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y23.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.927ns (3.091ns logic, 4.836ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.927ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.634 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y23.CE     net (fanout=17)       1.916   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y23.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.927ns (3.091ns logic, 4.836ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.695 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y30.CE     net (fanout=17)       1.907   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y30.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (3.091ns logic, 4.827ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.695 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y30.CE     net (fanout=17)       1.907   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y30.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_15
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (3.091ns logic, 4.827ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.695 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y31.CE     net (fanout=17)       1.907   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y31.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (3.091ns logic, 4.827ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.695 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y31.CE     net (fanout=17)       1.907   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y31.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (3.091ns logic, 4.827ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.828ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.358 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y39.G1     net (fanout=11)       1.515   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y39.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X108Y52.BY     net (fanout=1)        1.250   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X108Y52.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.828ns (2.915ns logic, 4.913ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.827ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.358 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y39.G1     net (fanout=11)       1.515   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y39.Y      Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<6>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X108Y52.BY     net (fanout=1)        1.250   ftop/gbe0/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X108Y52.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.827ns (2.914ns logic, 4.913ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.354 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y43.F3     net (fanout=11)       0.753   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y43.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y55.SR     net (fanout=17)       1.607   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y55.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (3.228ns logic, 4.508ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.357 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X113Y43.F3     net (fanout=11)       0.753   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X113Y43.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y50.SR     net (fanout=17)       1.605   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X106Y50.CLK    Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (3.228ns logic, 4.506ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.352 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y38.G2     net (fanout=11)       1.870   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y38.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X106Y53.BY     net (fanout=1)        0.821   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X106Y53.CLK    Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (2.860ns logic, 4.839ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.352 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.G4     net (fanout=2)        0.043   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y36.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<8>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X111Y38.G2     net (fanout=11)       1.870   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X111Y38.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<4>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X106Y53.BY     net (fanout=1)        0.821   ftop/gbe0/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X106Y53.CLK    Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (2.859ns logic, 4.839ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.646 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y24.CE     net (fanout=17)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y24.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (3.091ns logic, 4.583ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.646 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y24.CE     net (fanout=17)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y24.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (3.091ns logic, 4.583ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.646 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y25.CE     net (fanout=17)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y25.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (3.091ns logic, 4.583ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.646 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y25.CE     net (fanout=17)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y25.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (3.091ns logic, 4.583ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.660 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y26.CE     net (fanout=17)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y26.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (3.091ns logic, 4.583ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.674ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.660 - 0.708)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y65.YQ     Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y36.G3     net (fanout=20)       2.070   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y36.Y      Tilo                  0.616   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_119
    SLICE_X112Y36.X      Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.G3     net (fanout=2)        0.310   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X113Y35.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X113Y38.F3     net (fanout=34)       0.505   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X113Y38.X      Tilo                  0.562   ftop/gbe0/gmac/rxRS_rxAPipe<4>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y26.CE     net (fanout=17)       1.663   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y26.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.674ns (3.091ns logic, 4.583ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.019 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y51.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X107Y50.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X107Y50.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.095 - 0.084)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y39.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X111Y36.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X111Y36.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.458ns logic, 0.310ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.046 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y49.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y49.G1     net (fanout=10)       0.368   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y49.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.418ns logic, 0.368ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.046 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y49.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X110Y49.G1     net (fanout=10)       0.368   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X110Y49.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.418ns logic, 0.368ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.424 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y49.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y50.G2     net (fanout=13)       0.424   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y50.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.395ns logic, 0.424ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.424 - 0.403)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y49.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y50.G2     net (fanout=13)       0.424   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y50.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.395ns logic, 0.424ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y53.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X113Y52.BX     net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X113Y52.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.435 - 0.366)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y57.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X110Y55.BX     net (fanout=2)        0.359   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X110Y55.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.519ns logic, 0.359ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.071 - 0.053)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y47.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X113Y44.BY     net (fanout=1)        0.298   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X113Y44.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.019 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y51.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X107Y50.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X107Y50.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.858ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.095 - 0.084)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y39.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X111Y36.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X111Y36.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.541ns logic, 0.328ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y65.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X106Y65.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X106Y65.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.867ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y41.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X111Y40.BX     net (fanout=2)        0.419   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X111Y40.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.458ns logic, 0.419ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.069 - 0.056)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_24 to ftop/gbe0/gmac/rxRS_rxPipe_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y42.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    SLICE_X111Y41.BY     net (fanout=7)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<24>
    SLICE_X111Y41.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y41.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_32
    SLICE_X111Y40.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/rxRS_rxPipe<32>
    SLICE_X111Y40.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.541ns logic, 0.345ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.894ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.071 - 0.053)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y47.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X113Y44.BX     net (fanout=1)        0.454   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X113Y44.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.458ns logic, 0.454ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.895ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y46.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X110Y46.BX     net (fanout=6)        0.350   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X110Y46.CLK    Tckdi       (-Th)    -0.128   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (0.545ns logic, 0.350ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.435 - 0.366)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y57.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X110Y55.BY     net (fanout=2)        0.359   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X110Y55.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.614ns logic, 0.359ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.478 - 0.436)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y34.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X115Y36.BX     net (fanout=2)        0.508   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X115Y36.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.458ns logic, 0.508ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.069 - 0.056)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_25 to ftop/gbe0/gmac/rxRS_rxPipe_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y42.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    SLICE_X111Y41.BX     net (fanout=5)        0.487   ftop/gbe0/gmac/rxRS_rxPipe<25>
    SLICE_X111Y41.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.458ns logic, 0.487ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y28.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y28.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y46.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y46.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y46.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y46.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y49.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X112Y49.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y48.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X110Y48.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y46.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X112Y46.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X109Y24.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X109Y24.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X107Y51.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X107Y51.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X107Y51.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X107Y51.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2114534 paths analyzed, 12319 endpoints analyzed, 1396 failing endpoints
 1396 timing errors detected. (1396 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.688ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.508ns (Levels of Logic = 18)
  Clock Path Skew:      -0.180ns (0.548 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y140.G1     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X94Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X94Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.508ns (7.528ns logic, 7.980ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.311ns (Levels of Logic = 18)
  Clock Path Skew:      -0.195ns (0.548 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y126.XQ     Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X56Y127.F2     net (fanout=4)        0.625   ftop/cp/cpReq<27>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y140.G1     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X94Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X94Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.311ns (7.502ns logic, 7.809ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.271ns (Levels of Logic = 18)
  Clock Path Skew:      -0.156ns (0.548 - 0.704)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y125.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y127.F1     net (fanout=6)        0.559   ftop/cp/cpReq<26>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y140.G1     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X94Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X94Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.271ns (7.528ns logic, 7.743ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.329ns (Levels of Logic = 9)
  Clock Path Skew:      -0.092ns (0.363 - 0.455)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.YQ     Tcko                  0.596   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_20
    SLICE_X56Y126.G1     net (fanout=17)       1.017   ftop/cp/cpReq<20>
    SLICE_X56Y126.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/Msub_wn__h57541_xor<3>11
    SLICE_X56Y126.F1     net (fanout=1)        0.373   ftop/cp/Msub_wn__h57541_xor<3>11/O
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/_theResult_____1__h57542<3>1
    SLICE_X55Y121.G1     net (fanout=15)       1.860   ftop/cp/_theResult_____1__h57542<3>
    SLICE_X55Y121.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y115.G1     net (fanout=10)       1.290   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y115.Y      Tilo                  0.616   ftop/cp/N3211
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X59Y122.F1     net (fanout=8)        1.164   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X59Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
    SLICE_X63Y119.F3     net (fanout=1)        0.485   ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X65Y124.F1     net (fanout=1)        0.894   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X65Y124.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X65Y120.G2     net (fanout=13)       1.173   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X65Y120.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X67Y120.G3     net (fanout=4)        0.427   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X67Y120.Y      Tilo                  0.561   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X69Y128.CE     net (fanout=1)        0.693   ftop/cp/wci_respF_5_DEQ
    SLICE_X69Y128.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.329ns (5.953ns logic, 9.376ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.223ns (Levels of Logic = 18)
  Clock Path Skew:      -0.186ns (0.542 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y138.G3     net (fanout=40)       0.592   ftop/cp/cpRespF/d0h
    SLICE_X88Y138.Y      Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X88Y138.F1     net (fanout=1)        0.373   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X88Y138.CLK    Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     15.223ns (7.528ns logic, 7.695ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.239ns (Levels of Logic = 18)
  Clock Path Skew:      -0.156ns (0.548 - 0.704)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y125.YQ     Tcko                  0.596   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_24
    SLICE_X56Y127.F3     net (fanout=10)       0.452   ftop/cp/cpReq<24>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y140.G1     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X94Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X94Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.239ns (7.603ns logic, 7.636ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.154ns (Levels of Logic = 18)
  Clock Path Skew:      -0.180ns (0.548 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y141.G3     net (fanout=40)       0.875   ftop/cp/cpRespF/d0h
    SLICE_X94Y141.Y      Tilo                  0.616   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X94Y141.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<1>_SW0/O
    SLICE_X94Y141.CLK    Tfck                  0.656   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.154ns (7.528ns logic, 7.626ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.120ns (Levels of Logic = 18)
  Clock Path Skew:      -0.212ns (0.516 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X87Y140.G1     net (fanout=40)       0.950   ftop/cp/cpRespF/d0h
    SLICE_X87Y140.Y      Tilo                  0.561   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X87Y140.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<14>_SW0/O
    SLICE_X87Y140.CLK    Tfck                  0.602   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14_rstpot
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     15.120ns (7.419ns logic, 7.701ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_respF_4/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.286ns (Levels of Logic = 9)
  Clock Path Skew:      -0.033ns (0.422 - 0.455)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_respF_4/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.YQ     Tcko                  0.596   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_20
    SLICE_X56Y126.G1     net (fanout=17)       1.017   ftop/cp/cpReq<20>
    SLICE_X56Y126.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/Msub_wn__h57541_xor<3>11
    SLICE_X56Y126.F1     net (fanout=1)        0.373   ftop/cp/Msub_wn__h57541_xor<3>11/O
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/_theResult_____1__h57542<3>1
    SLICE_X55Y121.G1     net (fanout=15)       1.860   ftop/cp/_theResult_____1__h57542<3>
    SLICE_X55Y121.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y115.G1     net (fanout=10)       1.290   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y115.Y      Tilo                  0.616   ftop/cp/N3211
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X59Y122.F1     net (fanout=8)        1.164   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X59Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
    SLICE_X63Y119.F3     net (fanout=1)        0.485   ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X65Y124.F1     net (fanout=1)        0.894   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X65Y124.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X65Y120.G2     net (fanout=13)       1.173   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X65Y120.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X65Y106.F3     net (fanout=4)        0.562   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X65Y106.X      Tilo                  0.562   ftop/cp/wci_respF_4_DEQ
                                                       ftop/cp/wci_respF_4_DEQ1
    SLICE_X64Y107.CE     net (fanout=1)        0.514   ftop/cp/wci_respF_4_DEQ
    SLICE_X64Y107.CLK    Tceck                 0.155   ftop/cp/wci_respF_4_EMPTY_N
                                                       ftop/cp/wci_respF_4/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.286ns (5.954ns logic, 9.332ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.105ns (Levels of Logic = 18)
  Clock Path Skew:      -0.208ns (0.520 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X86Y139.G3     net (fanout=40)       0.826   ftop/cp/cpRespF/d0h
    SLICE_X86Y139.Y      Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X86Y139.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X86Y139.CLK    Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     15.105ns (7.528ns logic, 7.577ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.129ns (Levels of Logic = 18)
  Clock Path Skew:      -0.180ns (0.548 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X56Y116.F2     net (fanout=11)       0.606   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X56Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X65Y129.F4     net (fanout=3)        1.577   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X65Y129.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y140.G1     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X94Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X94Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.129ns (7.585ns logic, 7.544ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.171ns (Levels of Logic = 18)
  Clock Path Skew:      -0.137ns (0.591 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X90Y138.G2     net (fanout=40)       0.878   ftop/cp/cpRespF/d0h
    SLICE_X90Y138.Y      Tilo                  0.616   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X90Y138.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X90Y138.CLK    Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.171ns (7.528ns logic, 7.643ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.116ns (Levels of Logic = 18)
  Clock Path Skew:      -0.156ns (0.548 - 0.704)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y125.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X59Y125.F2     net (fanout=6)        0.520   ftop/cp/cpReq<26>
    SLICE_X59Y125.X      Tilo                  0.562   ftop/cp/N663
                                                       ftop/cp/_theResult_____1__h57560<2>1_SW1
    SLICE_X63Y124.F2     net (fanout=1)        0.801   ftop/cp/N663
    SLICE_X63Y124.X      Tilo                  0.562   ftop/cp/_theResult_____1__h57560<2>
                                                       ftop/cp/_theResult_____1__h57560<2>1
    SLICE_X60Y121.G2     net (fanout=23)       0.698   ftop/cp/_theResult_____1__h57560<2>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y140.G1     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X94Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X94Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.116ns (7.450ns logic, 7.666ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_busy_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.181ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (0.783 - 0.872)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_busy_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.YQ     Tcko                  0.596   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_20
    SLICE_X56Y126.G1     net (fanout=17)       1.017   ftop/cp/cpReq<20>
    SLICE_X56Y126.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/Msub_wn__h57541_xor<3>11
    SLICE_X56Y126.F1     net (fanout=1)        0.373   ftop/cp/Msub_wn__h57541_xor<3>11/O
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/_theResult_____1__h57542<3>1
    SLICE_X54Y120.G4     net (fanout=15)       1.805   ftop/cp/_theResult_____1__h57542<3>
    SLICE_X54Y120.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X52Y118.G3     net (fanout=11)       0.450   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X52Y118.Y      Tilo                  0.616   ftop/cp/wci_reqPend_10<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X50Y113.G4     net (fanout=7)        0.620   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X50Y113.Y      Tilo                  0.616   ftop/cp/wci_reqF_10_c_r_EN
                                                       ftop/cp/MUX_wci_busy_10_write_1__SEL_21
    SLICE_X20Y42.F3      net (fanout=5)        2.963   ftop/cp/MUX_wci_busy_10_write_1__SEL_2
    SLICE_X20Y42.X       Tilo                  0.601   ftop/cp/wci_busy_10_EN
                                                       ftop/cp/wci_busy_10_EN1
    SLICE_X42Y113.CE     net (fanout=1)        3.536   ftop/cp/wci_busy_10_EN
    SLICE_X42Y113.CLK    Tceck                 0.155   ftop/cp/wci_busy_10
                                                       ftop/cp/wci_busy_10
    -------------------------------------------------  ---------------------------
    Total                                     15.181ns (4.417ns logic, 10.764ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.107ns (Levels of Logic = 18)
  Clock Path Skew:      -0.156ns (0.548 - 0.704)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y125.YQ     Tcko                  0.596   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_24
    SLICE_X59Y125.F4     net (fanout=10)       0.436   ftop/cp/cpReq<24>
    SLICE_X59Y125.X      Tilo                  0.562   ftop/cp/N663
                                                       ftop/cp/_theResult_____1__h57560<2>1_SW1
    SLICE_X63Y124.F2     net (fanout=1)        0.801   ftop/cp/N663
    SLICE_X63Y124.X      Tilo                  0.562   ftop/cp/_theResult_____1__h57560<2>
                                                       ftop/cp/_theResult_____1__h57560<2>1
    SLICE_X60Y121.G2     net (fanout=23)       0.698   ftop/cp/_theResult_____1__h57560<2>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X94Y140.G1     net (fanout=40)       1.215   ftop/cp/cpRespF/d0h
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X94Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X94Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.107ns (7.525ns logic, 7.582ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/wci_respF_6/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.164ns (Levels of Logic = 9)
  Clock Path Skew:      -0.099ns (0.356 - 0.455)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/wci_respF_6/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y124.YQ     Tcko                  0.596   ftop/cp/cpReq<19>
                                                       ftop/cp/cpReq_20
    SLICE_X56Y126.G1     net (fanout=17)       1.017   ftop/cp/cpReq<20>
    SLICE_X56Y126.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/Msub_wn__h57541_xor<3>11
    SLICE_X56Y126.F1     net (fanout=1)        0.373   ftop/cp/Msub_wn__h57541_xor<3>11/O
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57542<3>
                                                       ftop/cp/_theResult_____1__h57542<3>1
    SLICE_X55Y121.G1     net (fanout=15)       1.860   ftop/cp/_theResult_____1__h57542<3>
    SLICE_X55Y121.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X50Y115.G1     net (fanout=10)       1.290   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X50Y115.Y      Tilo                  0.616   ftop/cp/N3211
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_T1
    SLICE_X59Y122.F1     net (fanout=8)        1.164   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_T_F_T
    SLICE_X59Y122.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
    SLICE_X63Y119.F3     net (fanout=1)        0.485   ftop/cp/WILL_FIRE_RL_completeWorkerWrite787
    SLICE_X63Y119.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X65Y124.F1     net (fanout=1)        0.894   ftop/cp/WILL_FIRE_RL_completeWorkerWrite838
    SLICE_X65Y124.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X65Y120.G2     net (fanout=13)       1.173   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X65Y120.Y      Tilo                  0.561   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X67Y120.F3     net (fanout=4)        0.404   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X67Y120.X      Tilo                  0.562   ftop/cp/wci_respF_6_DEQ
                                                       ftop/cp/wci_respF_6_DEQ1
    SLICE_X67Y119.CE     net (fanout=1)        0.550   ftop/cp/wci_respF_6_DEQ
    SLICE_X67Y119.CLK    Tceck                 0.155   ftop/cp/wci_respF_6_EMPTY_N
                                                       ftop/cp/wci_respF_6/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.164ns (5.954ns logic, 9.210ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.072ns (Levels of Logic = 18)
  Clock Path Skew:      -0.183ns (0.545 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y137.G3     net (fanout=40)       0.793   ftop/cp/cpRespF/d0h
    SLICE_X88Y137.Y      Tilo                  0.616   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_or0000<0>_SW0
    SLICE_X88Y137.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<0>_SW0/O
    SLICE_X88Y137.CLK    Tfck                  0.656   ftop/cp_server_response_get<0>
                                                       ftop/cp/cpRespF/data0_reg_0_rstpot
                                                       ftop/cp/cpRespF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.072ns (7.528ns logic, 7.544ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_27 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.026ns (Levels of Logic = 18)
  Clock Path Skew:      -0.201ns (0.542 - 0.743)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_27 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y126.XQ     Tcko                  0.495   ftop/cp/cpReq<27>
                                                       ftop/cp/cpReq_27
    SLICE_X56Y127.F2     net (fanout=4)        0.625   ftop/cp/cpReq<27>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X88Y138.G3     net (fanout=40)       0.592   ftop/cp/cpRespF/d0h
    SLICE_X88Y138.Y      Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X88Y138.F1     net (fanout=1)        0.373   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X88Y138.CLK    Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     15.026ns (7.502ns logic, 7.524ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.044ns (Levels of Logic = 18)
  Clock Path Skew:      -0.181ns (0.547 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X91Y145.G4     net (fanout=40)       0.544   ftop/cp/cpRespF/d0h
    SLICE_X91Y145.Y      Tilo                  0.561   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X91Y145.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X91Y145.CLK    Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     15.044ns (7.419ns logic, 7.625ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      14.999ns (Levels of Logic = 18)
  Clock Path Skew:      -0.206ns (0.522 - 0.728)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y127.XQ     Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y127.F4     net (fanout=8)        0.796   ftop/cp/cpReq<25>
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/N660
                                                       ftop/cp/_theResult_____1__h57560<3>1_SW1
    SLICE_X60Y126.F1     net (fanout=1)        0.587   ftop/cp/N660
    SLICE_X60Y126.X      Tilo                  0.601   ftop/cp/_theResult_____1__h57560<3>
                                                       ftop/cp/_theResult_____1__h57560<3>1
    SLICE_X60Y121.G3     net (fanout=23)       0.950   ftop/cp/_theResult_____1__h57560<3>
    SLICE_X60Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X61Y121.G3     net (fanout=11)       0.705   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X61Y121.Y      Tilo                  0.561   ftop/cp/N3971
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T1
    SLICE_X65Y129.G1     net (fanout=17)       1.914   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_T_F_F_T
    SLICE_X65Y129.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X65Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X65Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X65Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X65Y133.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X65Y134.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X65Y135.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X65Y136.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X65Y137.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X65Y138.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X78Y139.G4     net (fanout=14)       1.126   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X78Y139.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y141.G4     net (fanout=7)        0.652   ftop/cp/cpRespF_ENQ
    SLICE_X91Y141.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X87Y137.G4     net (fanout=40)       0.828   ftop/cp/cpRespF/d0h
    SLICE_X87Y137.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X87Y137.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X87Y137.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     14.999ns (7.419ns logic, 7.580ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.421 - 0.329)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y154.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X36Y157.BY     net (fanout=2)        0.334   ftop/cp/td<6>
    SLICE_X36Y157.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_6 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.421 - 0.329)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_6 to ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y154.YQ     Tcko                  0.419   ftop/cp/td<7>
                                                       ftop/cp/td_6
    SLICE_X36Y157.BY     net (fanout=2)        0.334   ftop/cp/td<6>
    SLICE_X36Y157.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<38>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem39.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_15 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.448 - 0.366)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_15 to ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y161.XQ     Tcko                  0.417   ftop/cp/td<15>
                                                       ftop/cp/td_15
    SLICE_X32Y163.BY     net (fanout=2)        0.330   ftop/cp/td<15>
    SLICE_X32Y163.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<47>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_15 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.448 - 0.366)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_15 to ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y161.XQ     Tcko                  0.417   ftop/cp/td<15>
                                                       ftop/cp/td_15
    SLICE_X32Y163.BY     net (fanout=2)        0.330   ftop/cp/td<15>
    SLICE_X32Y163.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<47>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem48.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.058 - 0.046)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_21 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y138.XQ     Tcko                  0.396   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    SLICE_X94Y137.BY     net (fanout=2)        0.295   ftop/cp_server_response_get<21>
    SLICE_X94Y137.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.058 - 0.046)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_21 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y138.XQ     Tcko                  0.396   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    SLICE_X94Y137.BY     net (fanout=2)        0.295   ftop/cp_server_response_get<21>
    SLICE_X94Y137.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpRespAF/_varindex0000<21>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_8 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.529 - 0.431)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_8 to ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y156.YQ     Tcko                  0.419   ftop/cp/td<9>
                                                       ftop/cp/td_8
    SLICE_X42Y156.BY     net (fanout=2)        0.371   ftop/cp/td<8>
    SLICE_X42Y156.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<40>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_8 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.529 - 0.431)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_8 to ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y156.YQ     Tcko                  0.419   ftop/cp/td<9>
                                                       ftop/cp/td_8
    SLICE_X42Y156.BY     net (fanout=2)        0.371   ftop/cp/td<8>
    SLICE_X42Y156.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<40>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem41.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.290ns logic, 0.371ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_10 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.417 - 0.358)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_10 to ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y159.YQ     Tcko                  0.419   ftop/cp/td<11>
                                                       ftop/cp/td_10
    SLICE_X32Y159.BY     net (fanout=2)        0.341   ftop/cp/td<10>
    SLICE_X32Y159.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<42>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_10 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.417 - 0.358)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_10 to ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y159.YQ     Tcko                  0.419   ftop/cp/td<11>
                                                       ftop/cp/td_10
    SLICE_X32Y159.BY     net (fanout=2)        0.341   ftop/cp/td<10>
    SLICE_X32Y159.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<42>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem43.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.009 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y155.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X34Y153.BY     net (fanout=2)        0.295   ftop/cp/td<5>
    SLICE_X34Y153.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.009 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y155.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X34Y153.BY     net (fanout=2)        0.295   ftop/cp/td<5>
    SLICE_X34Y153.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.095 - 0.081)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_23 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y139.XQ     Tcko                  0.396   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    SLICE_X92Y138.BY     net (fanout=2)        0.326   ftop/cp_server_response_get<23>
    SLICE_X92Y138.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpRespAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/cpRespF/data0_reg_23 (FF)
  Destination:          ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.095 - 0.081)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/cpRespF/data0_reg_23 to ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y139.XQ     Tcko                  0.396   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    SLICE_X92Y138.BY     net (fanout=2)        0.326   ftop/cp_server_response_get<23>
    SLICE_X92Y138.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpRespAF/_varindex0000<23>
                                                       ftop/gbe0/dcp_cpRespAF/Mram_fifoMem24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.422 - 0.352)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y55.YQ      Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X66Y56.BY      net (fanout=2)        0.382   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X66Y56.CLK     Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.289ns logic, 0.382ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.422 - 0.352)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y55.YQ      Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X66Y56.BY      net (fanout=2)        0.382   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X66Y56.CLK     Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.290ns logic, 0.382ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y154.XQ     Tcko                  0.396   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X34Y154.BY     net (fanout=2)        0.341   ftop/cp/td<7>
    SLICE_X34Y154.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_7 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_7 to ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y154.XQ     Tcko                  0.396   ftop/cp/td<7>
                                                       ftop/cp/td_7
    SLICE_X34Y154.BY     net (fanout=2)        0.341   ftop/cp/td<7>
    SLICE_X34Y154.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<39>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem40.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.434 - 0.366)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y161.YQ     Tcko                  0.477   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X32Y161.BY     net (fanout=2)        0.326   ftop/cp/td<14>
    SLICE_X32Y161.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.434 - 0.366)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y161.YQ     Tcko                  0.477   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X32Y161.BY     net (fanout=2)        0.326   ftop/cp/td<14>
    SLICE_X32Y161.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Location pin: SLICE_X24Y160.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Location pin: SLICE_X24Y160.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X104Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_11/SR
  Location pin: SLICE_X104Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X104Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<11>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_10/SR
  Location pin: SLICE_X104Y194.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_15/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_15/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_14/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<15>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_14/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/phyRst/rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Location pin: SLICE_X24Y159.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/sToggleReg/SR
  Location pin: SLICE_X24Y159.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_1/SR
  Location pin: SLICE_X20Y134.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_1/SR
  Location pin: SLICE_X20Y134.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_0/SR
  Location pin: SLICE_X20Y134.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dEnqPtr<1>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dEnqPtr_0/SR
  Location pin: SLICE_X20Y134.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rst/SR
  Logical resource: ftop/cp/wci_mReset_10/rst/SR
  Location pin: SLICE_X12Y127.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rst/SR
  Logical resource: ftop/cp/wci_mReset_10/rst/SR
  Location pin: SLICE_X12Y127.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X94Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/sGEnqPtr1_3/SR
  Location pin: SLICE_X94Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     15.688ns|            0|         1396|            2|      2114534|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|     15.688ns|          N/A|         1396|            0|      2114534|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.230|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.185|         |    3.828|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.688|         |         |         |
sys0_clkp      |   15.688|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.688|         |         |         |
sys0_clkp      |   15.688|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3110  Score: 6208421  (Setup/Max: 6175148, Hold: 33273)

Constraints cover 2478605 paths, 0 nets, and 33539 connections

Design statistics:
   Minimum period:  15.688ns{1}   (Maximum frequency:  63.743MHz)
   Maximum path delay from/to any node:   1.278ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 19 09:24:48 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 607 MB



