INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexp/Documents/GitHub/Vivado Projects/FIFO_RAM/FIFO-RAM/FIFO_RAM.srcs/sources_1/new/fifo_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexp/Documents/GitHub/Vivado Projects/FIFO_RAM/FIFO-RAM/FIFO_RAM.srcs/sim_1/new/fifo_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ram_tb
