// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_p_sum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        p_read24,
        diff_p,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read13;
input  [127:0] p_read24;
input  [1:0] diff_p;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_fu_302_p2;
reg   [31:0] reg_314;
wire    ap_CS_fsm_state8;
reg   [0:0] tmp_reg_874;
wire    ap_CS_fsm_state12;
wire   [95:0] empty_fu_323_p1;
reg   [95:0] empty_reg_831;
wire   [0:0] empty_83_fu_327_p1;
reg   [0:0] empty_83_reg_836;
wire   [31:0] c_p_fu_331_p1;
reg   [31:0] c_p_reg_841;
wire   [31:0] bitcast_ln111_fu_345_p1;
wire   [31:0] bitcast_ln111_3_fu_360_p1;
reg   [31:0] bitcast_ln111_3_reg_853;
wire   [31:0] bitcast_ln111_4_fu_374_p1;
reg   [31:0] bitcast_ln111_4_reg_859;
wire   [0:0] icmp_ln77_fu_378_p2;
reg   [0:0] icmp_ln77_reg_864;
wire   [31:0] bitcast_ln117_fu_394_p1;
wire   [0:0] tmp_fu_399_p3;
wire    ap_CS_fsm_state4;
wire   [31:0] trunc_ln117_5_fu_492_p1;
reg   [31:0] trunc_ln117_5_reg_878;
wire   [31:0] bitcast_ln117_3_fu_496_p1;
wire    ap_CS_fsm_state5;
wire   [31:0] trunc_ln117_6_fu_596_p1;
reg   [31:0] trunc_ln117_6_reg_888;
wire   [31:0] bitcast_ln117_4_fu_600_p1;
wire    ap_CS_fsm_state9;
wire   [0:0] and_ln77_4_fu_646_p2;
reg   [0:0] and_ln77_4_reg_898;
wire   [1:0] empty_84_fu_654_p1;
reg   [1:0] empty_84_reg_902;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln92_fu_659_p2;
reg   [0:0] icmp_ln92_reg_908;
wire   [1:0] xor_ln92_fu_665_p2;
reg   [1:0] xor_ln92_reg_912;
wire   [31:0] tmp_248_fu_706_p2;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln104_fu_711_p2;
reg   [0:0] icmp_ln104_reg_932;
wire   [2:0] select_ln104_fu_733_p3;
reg   [2:0] select_ln104_reg_936;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_ready;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din0;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din1;
wire   [4:0] grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_opcode;
wire    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_ce;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_ready;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out_ap_vld;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_idle;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_ready;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out_ap_vld;
wire   [31:0] grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out;
wire    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_140;
reg   [31:0] agg_result_num16_6_reg_150;
reg   [31:0] agg_result_num_3_reg_160;
reg   [31:0] agg_result_num16_2_reg_171;
reg   [31:0] agg_result_num2_2_reg_182;
reg   [1:0] ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4;
reg   [1:0] base_0_lcssa_i25_reg_192;
wire   [1:0] base_fu_689_p2;
reg   [31:0] agg_result_p_0_reg_204;
reg   [31:0] ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6;
reg   [31:0] this_num_0_write_assign_reg_215;
wire    ap_CS_fsm_state18;
reg   [31:0] ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6;
reg   [31:0] this_num_1_write_assign_reg_227;
reg   [31:0] ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6;
reg   [31:0] this_num_2_write_assign_reg_239;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_253_p6;
reg   [31:0] this_p_write_assign_reg_250;
reg    grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_302_p0;
reg   [31:0] grp_fu_302_p1;
reg   [31:0] grp_fu_308_p0;
reg   [31:0] grp_fu_308_p1;
wire   [31:0] trunc_ln111_4_fu_335_p4;
wire   [31:0] trunc_ln111_5_fu_350_p4;
wire   [31:0] trunc_ln111_6_fu_364_p4;
wire   [31:0] trunc_ln_fu_384_p4;
wire   [0:0] xor_ln117_fu_406_p2;
wire   [5:0] shl_ln_fu_411_p3;
wire   [6:0] zext_ln117_fu_419_p1;
wire   [6:0] add_ln117_fu_423_p2;
wire   [6:0] or_ln_fu_437_p4;
wire   [96:0] zext_ln117_13_fu_447_p1;
wire   [96:0] shl_ln117_fu_451_p2;
wire   [64:0] zext_ln117_12_fu_433_p1;
wire   [64:0] shl_ln117_7_fu_461_p2;
wire   [95:0] trunc_ln117_fu_457_p1;
wire   [95:0] zext_ln117_14_fu_467_p1;
wire   [95:0] sub_ln117_fu_471_p2;
wire   [95:0] and_ln117_fu_477_p2;
wire   [127:0] zext_ln117_15_fu_482_p1;
wire   [127:0] zext_ln117_8_fu_429_p1;
wire   [127:0] lshr_ln117_fu_486_p2;
wire   [1:0] sub_ln117_2_fu_500_p2;
wire   [6:0] shl_ln117_s_fu_505_p3;
wire   [6:0] add_ln117_5_fu_513_p2;
wire   [6:0] add_ln117_6_fu_519_p2;
wire   [7:0] zext_ln117_17_fu_533_p1;
wire   [7:0] add_ln117_7_fu_537_p2;
wire   [127:0] zext_ln117_18_fu_543_p1;
wire   [0:0] tmp_246_fu_553_p3;
wire   [127:0] shl_ln117_8_fu_547_p2;
wire   [96:0] zext_ln117_16_fu_529_p1;
wire   [96:0] shl_ln117_9_fu_569_p2;
wire   [127:0] select_ln117_fu_561_p3;
wire   [127:0] zext_ln117_19_fu_575_p1;
wire   [127:0] sub_ln117_3_fu_579_p2;
wire   [127:0] and_ln117_3_fu_585_p2;
wire   [127:0] zext_ln117_11_fu_525_p1;
wire   [127:0] lshr_ln117_3_fu_590_p2;
wire   [31:0] bitcast_ln77_fu_604_p1;
wire   [7:0] tmp_s_fu_608_p4;
wire   [22:0] trunc_ln77_fu_618_p1;
wire   [0:0] icmp_ln77_12_fu_628_p2;
wire   [0:0] icmp_ln77_11_fu_622_p2;
wire   [0:0] or_ln77_fu_634_p2;
wire   [0:0] grp_fu_308_p2;
wire   [0:0] and_ln77_fu_640_p2;
wire   [1:0] sub_ln92_fu_684_p2;
wire   [1:0] xor_ln100_fu_696_p2;
wire  signed [31:0] sext_ln100_fu_702_p1;
wire   [2:0] zext_ln104_fu_717_p1;
wire   [0:0] icmp_ln104_9_fu_721_p2;
wire   [2:0] add_ln104_fu_727_p2;
reg    grp_fu_308_ce;
reg   [4:0] grp_fu_308_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg = 1'b0;
#0 grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg = 1'b0;
#0 grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_p_sum_Pipeline_VITIS_LOOP_84_1 grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_140),
    .agg_result_num16_6(agg_result_num16_6_reg_150),
    .tmp_317(reg_314),
    .idx_tmp_out(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out_ap_vld),
    .grp_fu_308_p_din0(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din0),
    .grp_fu_308_p_din1(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din1),
    .grp_fu_308_p_opcode(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_opcode),
    .grp_fu_308_p_dout0(grp_fu_308_p2),
    .grp_fu_308_p_ce(grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_ce)
);

ban_interface_p_sum_Pipeline_VITIS_LOOP_92_2 grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_140),
    .agg_result_num16_6(agg_result_num16_6_reg_150),
    .tmp_317(reg_314),
    .zext_ln92(empty_84_reg_902),
    .xor_ln92(xor_ln92_reg_912),
    .agg_result_num_1_out(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out_ap_vld),
    .agg_result_num16_0_out(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out),
    .agg_result_num16_0_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out_ap_vld),
    .agg_result_num2_0_out(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out_ap_vld)
);

ban_interface_p_sum_Pipeline_VITIS_LOOP_104_3 grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start),
    .ap_done(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done),
    .ap_idle(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_idle),
    .ap_ready(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_160),
    .agg_result_num16_2(agg_result_num16_2_reg_171),
    .agg_result_num2_2(agg_result_num2_2_reg_182),
    .zext_ln104(base_0_lcssa_i25_reg_192),
    .zext_ln104_18(select_ln104_reg_936),
    .agg_result_num_4_out(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out_ap_vld),
    .agg_result_num16_3_out(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out),
    .agg_result_num16_3_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out_ap_vld),
    .agg_result_num2_3_out(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out),
    .agg_result_num2_3_out_ap_vld(grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out_ap_vld)
);

ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U582(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_302_p0),
    .din1(grp_fu_302_p1),
    .ce(1'b1),
    .dout(grp_fu_302_p2)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U583(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_308_p0),
    .din1(grp_fu_308_p1),
    .ce(grp_fu_308_ce),
    .opcode(grp_fu_308_opcode),
    .dout(grp_fu_308_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_253_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_1_preg <= ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_2_preg <= ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_3_preg <= ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) & ((icmp_ln104_fu_711_p2 == 1'd0) | (icmp_ln92_reg_908 == 1'd0)))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln77_4_reg_898) & (1'b1 == ap_CS_fsm_state12))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd1))) begin
            grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_ready == 1'b1)) begin
            grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd0) & (icmp_ln92_reg_908 == 1'd1))) begin
        agg_result_num16_2_reg_171 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd0))) begin
        agg_result_num16_2_reg_171 <= agg_result_num16_6_reg_150;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_num16_6_reg_150 <= bitcast_ln111_3_reg_853;
    end else if (((tmp_reg_874 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num16_6_reg_150 <= grp_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd0) & (icmp_ln92_reg_908 == 1'd1))) begin
        agg_result_num2_2_reg_182 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd0))) begin
        agg_result_num2_2_reg_182 <= reg_314;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_378_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        agg_result_num_0_reg_140 <= bitcast_ln111_fu_345_p1;
    end else if (((icmp_ln77_reg_864 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        agg_result_num_0_reg_140 <= grp_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd0) & (icmp_ln92_reg_908 == 1'd1))) begin
        agg_result_num_3_reg_160 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd0))) begin
        agg_result_num_3_reg_160 <= agg_result_num_0_reg_140;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd0) & (icmp_ln92_reg_908 == 1'd1))) begin
        agg_result_p_0_reg_204 <= tmp_248_fu_706_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd0))) begin
        agg_result_p_0_reg_204 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd0) & (icmp_ln92_reg_908 == 1'd1))) begin
        base_0_lcssa_i25_reg_192 <= base_fu_689_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd0))) begin
        base_0_lcssa_i25_reg_192 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_4_reg_898) & (1'b1 == ap_CS_fsm_state12))) begin
        this_num_0_write_assign_reg_215 <= agg_result_num_0_reg_140;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd1) & (icmp_ln92_reg_908 == 1'd1))) begin
        this_num_0_write_assign_reg_215 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        this_num_0_write_assign_reg_215 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_4_reg_898) & (1'b1 == ap_CS_fsm_state12))) begin
        this_num_1_write_assign_reg_227 <= agg_result_num16_6_reg_150;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd1) & (icmp_ln92_reg_908 == 1'd1))) begin
        this_num_1_write_assign_reg_227 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        this_num_1_write_assign_reg_227 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_4_reg_898) & (1'b1 == ap_CS_fsm_state12))) begin
        this_num_2_write_assign_reg_239 <= grp_fu_302_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd1) & (icmp_ln92_reg_908 == 1'd1))) begin
        this_num_2_write_assign_reg_239 <= grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        this_num_2_write_assign_reg_239 <= grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_4_reg_898) & (1'b1 == ap_CS_fsm_state12))) begin
        this_p_write_assign_reg_250 <= c_p_reg_841;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd1) & (icmp_ln92_reg_908 == 1'd1))) begin
        this_p_write_assign_reg_250 <= tmp_248_fu_706_p2;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        this_p_write_assign_reg_250 <= agg_result_p_0_reg_204;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        and_ln77_4_reg_898 <= and_ln77_4_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bitcast_ln111_3_reg_853 <= bitcast_ln111_3_fu_360_p1;
        bitcast_ln111_4_reg_859 <= bitcast_ln111_4_fu_374_p1;
        c_p_reg_841 <= c_p_fu_331_p1;
        empty_83_reg_836 <= empty_83_fu_327_p1;
        empty_reg_831 <= empty_fu_323_p1;
        icmp_ln77_reg_864 <= icmp_ln77_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_84_reg_902 <= empty_84_fu_654_p1;
        icmp_ln92_reg_908 <= icmp_ln92_fu_659_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln92_reg_908 == 1'd1))) begin
        icmp_ln104_reg_932 <= icmp_ln104_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((tmp_reg_874 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        reg_314 <= grp_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & ((icmp_ln104_fu_711_p2 == 1'd0) | (icmp_ln92_reg_908 == 1'd0)))) begin
        select_ln104_reg_936 <= select_ln104_fu_733_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_reg_874 <= diff_p[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_399_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        trunc_ln117_5_reg_878 <= trunc_ln117_5_fu_492_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln117_6_reg_888 <= trunc_ln117_6_fu_596_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd1))) begin
        xor_ln92_reg_912 <= xor_ln92_fu_665_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd0) & (icmp_ln92_reg_908 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4 = base_fu_689_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4 = base_0_lcssa_i25_reg_192;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6 = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num_4_out;
    end else begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6 = this_num_0_write_assign_reg_215;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6 = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num16_3_out;
    end else begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6 = this_num_1_write_assign_reg_227;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6 = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_agg_result_num2_3_out;
    end else begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6 = this_num_2_write_assign_reg_239;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd1 == and_ln77_4_reg_898) & (icmp_ln104_reg_932 == 1'd0)) | ((1'd1 == and_ln77_4_reg_898) & (icmp_ln92_reg_908 == 1'd0))))) begin
        ap_phi_mux_this_p_write_assign_phi_fu_253_p6 = agg_result_p_0_reg_204;
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_253_p6 = this_p_write_assign_reg_250;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_253_p6;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_1 = ap_phi_mux_this_num_0_write_assign_phi_fu_218_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_2 = ap_phi_mux_this_num_1_write_assign_phi_fu_230_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_3 = ap_phi_mux_this_num_2_write_assign_phi_fu_242_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_302_p0 = bitcast_ln111_4_reg_859;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_302_p0 = bitcast_ln111_3_reg_853;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_302_p0 = bitcast_ln111_fu_345_p1;
    end else begin
        grp_fu_302_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_302_p1 = bitcast_ln117_4_fu_600_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_302_p1 = bitcast_ln117_3_fu_496_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_302_p1 = bitcast_ln117_fu_394_p1;
    end else begin
        grp_fu_302_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_308_ce = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_ce;
    end else begin
        grp_fu_308_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_308_opcode = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_308_opcode = 5'd1;
    end else begin
        grp_fu_308_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_308_p0 = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_308_p0 = agg_result_num_0_reg_140;
    end else begin
        grp_fu_308_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_308_p1 = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_grp_fu_308_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_308_p1 = 32'd0;
    end else begin
        grp_fu_308_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln77_fu_378_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln77_fu_378_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_fu_399_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'd0 == and_ln77_4_reg_898) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln92_fu_659_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_711_p2 == 1'd1) & (icmp_ln92_reg_908 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_727_p2 = (zext_ln104_fu_717_p1 + 3'd1);

assign add_ln117_5_fu_513_p2 = (shl_ln117_s_fu_505_p3 + 7'd32);

assign add_ln117_6_fu_519_p2 = (shl_ln117_s_fu_505_p3 + 7'd63);

assign add_ln117_7_fu_537_p2 = (zext_ln117_17_fu_533_p1 + 8'd1);

assign add_ln117_fu_423_p2 = (zext_ln117_fu_419_p1 + 7'd32);

assign and_ln117_3_fu_585_p2 = (sub_ln117_3_fu_579_p2 & p_read24);

assign and_ln117_fu_477_p2 = (sub_ln117_fu_471_p2 & empty_reg_831);

assign and_ln77_4_fu_646_p2 = (icmp_ln77_reg_864 & and_ln77_fu_640_p2);

assign and_ln77_fu_640_p2 = (or_ln77_fu_634_p2 & grp_fu_308_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_689_p2 = (sub_ln92_fu_684_p2 + 2'd1);

assign bitcast_ln111_3_fu_360_p1 = trunc_ln111_5_fu_350_p4;

assign bitcast_ln111_4_fu_374_p1 = trunc_ln111_6_fu_364_p4;

assign bitcast_ln111_fu_345_p1 = trunc_ln111_4_fu_335_p4;

assign bitcast_ln117_3_fu_496_p1 = trunc_ln117_5_reg_878;

assign bitcast_ln117_4_fu_600_p1 = trunc_ln117_6_reg_888;

assign bitcast_ln117_fu_394_p1 = trunc_ln_fu_384_p4;

assign bitcast_ln77_fu_604_p1 = agg_result_num_0_reg_140;

assign c_p_fu_331_p1 = p_read13[31:0];

assign empty_83_fu_327_p1 = diff_p[0:0];

assign empty_84_fu_654_p1 = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out[1:0];

assign empty_fu_323_p1 = p_read24[95:0];

assign grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_104_3_fu_286_ap_start_reg;

assign grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_ap_start_reg;

assign grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start = grp_p_sum_Pipeline_VITIS_LOOP_92_2_fu_272_ap_start_reg;

assign icmp_ln104_9_fu_721_p2 = ((ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_711_p2 = ((base_fu_689_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_11_fu_622_p2 = ((tmp_s_fu_608_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_12_fu_628_p2 = ((trunc_ln77_fu_618_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_378_p2 = ((diff_p == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_659_p2 = ((grp_p_sum_Pipeline_VITIS_LOOP_84_1_fu_262_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign lshr_ln117_3_fu_590_p2 = and_ln117_3_fu_585_p2 >> zext_ln117_11_fu_525_p1;

assign lshr_ln117_fu_486_p2 = zext_ln117_15_fu_482_p1 >> zext_ln117_8_fu_429_p1;

assign or_ln77_fu_634_p2 = (icmp_ln77_12_fu_628_p2 | icmp_ln77_11_fu_622_p2);

assign or_ln_fu_437_p4 = {{{{1'd1}, {xor_ln117_fu_406_p2}}}, {5'd0}};

assign select_ln104_fu_733_p3 = ((icmp_ln104_9_fu_721_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_727_p2);

assign select_ln117_fu_561_p3 = ((tmp_246_fu_553_p3[0:0] == 1'b1) ? 128'd0 : shl_ln117_8_fu_547_p2);

assign sext_ln100_fu_702_p1 = $signed(xor_ln100_fu_696_p2);

assign shl_ln117_7_fu_461_p2 = 65'd1 << zext_ln117_12_fu_433_p1;

assign shl_ln117_8_fu_547_p2 = 128'd1 << zext_ln117_18_fu_543_p1;

assign shl_ln117_9_fu_569_p2 = 97'd1 << zext_ln117_16_fu_529_p1;

assign shl_ln117_fu_451_p2 = 97'd1 << zext_ln117_13_fu_447_p1;

assign shl_ln117_s_fu_505_p3 = {{sub_ln117_2_fu_500_p2}, {5'd0}};

assign shl_ln_fu_411_p3 = {{xor_ln117_fu_406_p2}, {5'd0}};

assign sub_ln117_2_fu_500_p2 = ($signed(2'd2) - $signed(diff_p));

assign sub_ln117_3_fu_579_p2 = (select_ln117_fu_561_p3 - zext_ln117_19_fu_575_p1);

assign sub_ln117_fu_471_p2 = (trunc_ln117_fu_457_p1 - zext_ln117_14_fu_467_p1);

assign sub_ln92_fu_684_p2 = ($signed(2'd2) - $signed(empty_84_reg_902));

assign tmp_246_fu_553_p3 = add_ln117_7_fu_537_p2[32'd7];

assign tmp_248_fu_706_p2 = ($signed(sext_ln100_fu_702_p1) + $signed(c_p_reg_841));

assign tmp_fu_399_p3 = diff_p[32'd1];

assign tmp_s_fu_608_p4 = {{bitcast_ln77_fu_604_p1[30:23]}};

assign trunc_ln111_4_fu_335_p4 = {{p_read13[63:32]}};

assign trunc_ln111_5_fu_350_p4 = {{p_read13[95:64]}};

assign trunc_ln111_6_fu_364_p4 = {{p_read13[127:96]}};

assign trunc_ln117_5_fu_492_p1 = lshr_ln117_fu_486_p2[31:0];

assign trunc_ln117_6_fu_596_p1 = lshr_ln117_3_fu_590_p2[31:0];

assign trunc_ln117_fu_457_p1 = shl_ln117_fu_451_p2[95:0];

assign trunc_ln77_fu_618_p1 = bitcast_ln77_fu_604_p1[22:0];

assign trunc_ln_fu_384_p4 = {{p_read24[63:32]}};

assign xor_ln100_fu_696_p2 = (sub_ln92_fu_684_p2 ^ 2'd2);

assign xor_ln117_fu_406_p2 = (empty_83_reg_836 ^ 1'd1);

assign xor_ln92_fu_665_p2 = (empty_84_fu_654_p1 ^ 2'd3);

assign zext_ln104_fu_717_p1 = ap_phi_mux_base_0_lcssa_i25_phi_fu_196_p4;

assign zext_ln117_11_fu_525_p1 = add_ln117_5_fu_513_p2;

assign zext_ln117_12_fu_433_p1 = add_ln117_fu_423_p2;

assign zext_ln117_13_fu_447_p1 = or_ln_fu_437_p4;

assign zext_ln117_14_fu_467_p1 = shl_ln117_7_fu_461_p2;

assign zext_ln117_15_fu_482_p1 = and_ln117_fu_477_p2;

assign zext_ln117_16_fu_529_p1 = add_ln117_5_fu_513_p2;

assign zext_ln117_17_fu_533_p1 = add_ln117_6_fu_519_p2;

assign zext_ln117_18_fu_543_p1 = add_ln117_7_fu_537_p2;

assign zext_ln117_19_fu_575_p1 = shl_ln117_9_fu_569_p2;

assign zext_ln117_8_fu_429_p1 = add_ln117_fu_423_p2;

assign zext_ln117_fu_419_p1 = shl_ln_fu_411_p3;

endmodule //ban_interface_p_sum
