//###############################################################################
//# WbXbc - Manual - Fast to Slow Bus Gasket                                    #
//###############################################################################
//#    Copyright 2018 Dirk Heisswolf                                            #
//#    This file is part of the WbXbc project.                                  #
//#                                                                             #
//#    WbXbc is free software: you can redistribute it and/or modify            #
//#    it under the terms of the GNU General Public License as published by     #
//#    the Free Software Foundation, either version 3 of the License, or        #
//#    (at your option) any later version.                                      #
//#                                                                             #
//#    WbXbc is distributed in the hope that it will be useful,                 #
//#    but WITHOUT ANY WARRANTY; without even the implied warranty of           #
//#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            #
//#    GNU General Public License for more details.                             #
//#                                                                             #
//#    You should have received a copy of the GNU General Public License        #
//#    along with WbXbc.  If not, see <http://www.gnu.org/licenses/>.           #
//###############################################################################
//# Version History:                                                            #
//#   August 10, 2018                                                           #
//#      - Initial release                                                      #
//###############################################################################

== WbXbc Decelerator

[ditaa, WbXbc_decelerator, svg]
....
               +-------------------+            
               |                   |            
               |                   |            
   Fast        |       WbXbc       |     Slow   
 Initiator --->|    Decelerator    |---> Target 
    Bus        |                   |      Bus   
               |                   |            
               |                   |            
               +-------------------+            
....

This module connects a pipelined Wishbone initiator, running at a higher
frequency to a target, running at a lower frequency:.                   

=== Integration Parameters
[cols="4,2,8",options="header"]
|=====================================================
|Parameter   |Default Value |Description
|ADDR_WIDTH >|16            |width of the address bus
|DATA_WIDTH >|16            |width of each data bus
|SEL_WIDTH  >|2             |number of data select lines
|TGA_WIDTH  >|1             |number of address tags
|TGC_WIDTH  >|1             |number of cycle tags
|TGRD_WIDTH >|1             |number of read data tags
|TGWD_WIDTH >|1             |number of write data tags
|REG_ITR    >|0             |register initiator bus inputs
|REG_TGT    >|0             |register target bus inputs
|=====================================================

Section <<parameters>> gives a detailed description of each parameter listed above.

=== Interface Signals
[cols="6,2,2,10v",options="header"]
|=====================================================
|Signal   |Range |Direction |Description
4+h|Clock and Reset
|itr_clk_i         >|                         |input  |initiator clock	
|itr2tgt_sync_i    >|                         |input  |clock sync signal	
|async_rst_i       >|                         |input  |asynchronous reset	
|sync_rst_i        >|                         |input  |synchronous reset  
4+h|Initiator Interface
|itr_cyc_i         >|                         |input  |bus cycle indicator
|itr_stb_i         >|                         |input  |access request
|itr_we_i          >|                         |input  |write enable
|itr_lock_i        >|                         |input  |uninterruptable bus cycle
|itr_sel_i         >|SEL_WIDTH-1:0            |input  |write data selects
|itr_adr_i         >|ADDR_WIDTH-1:0           |input  |address bus
|itr_dat_i         >|DATA_WIDTH-1:0           |input  |write data bus
|itr_tga_i         >|TGA_WIDTH-1:0            |input  |address tags
|itr_tgc_i         >|TGC_WIDTH-1:0            |input  |bus cycle tags
|itr_tgd_i         >|TGWD_WIDTH-1:0           |input  |write data tags
|itr_ack_o         >|                         |output |bus cycle acknowledge
|itr_err_o         >|                         |output |error indicator
|itr_rty_o         >|                         |output |retry request
|itr_stall_o       >|                         |output |access delay
|itr_dat_o         >|DATA_WIDTH-1:0           |output |read data bus
|itr_tgd_o         >|TGRD_WIDTH-1:0           |output |read data tags
4+h|Target Interface
|tgt_cyc_o         >|                         |output |bus cycle indicator
|tgt_stb_o         >|                         |output |access request
|tgt_we_o          >|                         |output |write enable
|tgt_lock_o        >|                         |output |uninterruptable bus cycle
|tgt_sel_o         >|SEL_WIDTH-1:0            |output |write data selects
|tgt_adr_o         >|ADDR_WIDTH-1:0           |output |write data selects
|tgt_dat_o         >|DATA_WIDTH-1:0           |output |write data bus
|tgt_tga_o         >|TGA_WIDTH-1:0            |output |address tags
|tgt_tgc_o         >|TGC_WIDTH-1:0            |output |bus cycle tags
|tgt_tgd_o         >|TGWD_WIDTH-1:0           |output |write data tags
|tgt_ack_i         >|                         |input  |bus cycle acknowledge
|tgt_err_i         >|                         |input  |error indicator
|tgt_rty_i         >|                         |input  |retry request
|tgt_stall_i       >|                         |input  |access delay
|tgt_dat_i         >|DATA_WIDTH-1:0           |input  |read data bus
|tgt_tgd_i         >|TGRD_WIDTH-1:0           |input  |read data tags
|=====================================================

Section <<signals>> gives a detailed description of each slignal listed above.

=== Verification Status
[cols="2v,>1,4*3v",options="header"]
|=====================================================
2+<|Configuration <|Linting <|Simulation <|Formal <|FPGA
//Default configuration
6+h|Default Configuration
|ADDR_WIDTH >|16            
//Liniting
.9+^.^| iVerilog,
Yosys
//Simulation
.9+^.^|
//Formal
.9+^.^|
//FPGA
.9+^.^|         
|DATA_WIDTH >|16             
|SEL_WIDTH  >|2             
|TGA_WIDTH  >|1             
|TGC_WIDTH  >|1             
|TGRD_WIDTH >|1             
|TGWD_WIDTH >|1             
|REG_ITR    >|0             
|REG_TGT    >|0             
|=====================================================

All lint checks have been done with the Icarus Verilog simulator cite:[IVerilog]
and the Yosys synthesis tool cite:[Yosys].

