============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:52:27 am
  Module:                 UART_TX
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin                Type       Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)             launch                                    0 R 
U0_parity_calc
  DATA_V_reg[5]/CK                                100    +0       0 R 
  DATA_V_reg[5]/Q       SDFFRHQX1         2  0.8   31  +288     288 R 
  g380__7482/B                                           +0     288   
  g380__7482/Y          XNOR2X1           1  0.4   28  +128     415 F 
  g375__5115/B                                           +0     415   
  g375__5115/Y          XNOR2X1           1  0.4   26  +162     577 R 
  g370__1881/B                                           +0     577   
  g370__1881/Y          XNOR2X1           1  0.4   28  +126     703 F 
  g369__6131/B                                           +0     703   
  g369__6131/Y          XNOR2X1           1  0.4   26  +162     864 R 
  g368__7098/B                                           +0     864   
  g368__7098/Y          XNOR2X1           1  0.4   28  +126     990 F 
  g367__8246/B                                           +0     990   
  g367__8246/Y          XNOR2X1           1  0.4   26  +162    1152 R 
  g366__5122/B                                           +0    1152   
  g366__5122/Y          XNOR2X1           1  0.4   28  +126    1278 F 
  g365__1705/B                                           +0    1278   
  g365__1705/Y          XNOR2X1           1  0.4   26  +162    1440 R 
  parity_reg/SI    <<<  SDFFRHQX1                        +0    1440   
  parity_reg/CK         setup                     100  +173    1612 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)             capture                                2500 R 
                        uncertainty                     -10    2490 R 
----------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :     878ps 
Start-point  : U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_parity_calc/parity_reg/SI

