<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/cranelift-codegen-0.112.3/src/binemit/mod.rs`."><title>mod.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="cranelift_codegen" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../static.files/storage-3a5871a4.js"></script><script defer src="../../../static.files/src-script-b8d3f215.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">cranelift_codegen/binemit/</div>mod.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! Binary machine code emission.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! The `binemit` module contains code for translating Cranelift's intermediate representation into
<a href=#4 id=4 data-nosnippet>4</a>//! binary machine code.
<a href=#5 id=5 data-nosnippet>5</a>
<a href=#6 id=6 data-nosnippet>6</a></span><span class="kw">use </span>core::fmt;
<a href=#7 id=7 data-nosnippet>7</a><span class="attr">#[cfg(feature = <span class="string">"enable-serde"</span>)]
<a href=#8 id=8 data-nosnippet>8</a></span><span class="kw">use </span>serde_derive::{Deserialize, Serialize};
<a href=#9 id=9 data-nosnippet>9</a>
<a href=#10 id=10 data-nosnippet>10</a><span class="doccomment">/// Offset in bytes from the beginning of the function.
<a href=#11 id=11 data-nosnippet>11</a>///
<a href=#12 id=12 data-nosnippet>12</a>/// Cranelift can be used as a cross compiler, so we don't want to use a type like `usize` which
<a href=#13 id=13 data-nosnippet>13</a>/// depends on the *host* platform, not the *target* platform.
<a href=#14 id=14 data-nosnippet>14</a></span><span class="kw">pub type </span>CodeOffset = u32;
<a href=#15 id=15 data-nosnippet>15</a>
<a href=#16 id=16 data-nosnippet>16</a><span class="doccomment">/// Addend to add to the symbol value.
<a href=#17 id=17 data-nosnippet>17</a></span><span class="kw">pub type </span>Addend = i64;
<a href=#18 id=18 data-nosnippet>18</a>
<a href=#19 id=19 data-nosnippet>19</a><span class="doccomment">/// Relocation kinds for every ISA
<a href=#20 id=20 data-nosnippet>20</a></span><span class="attr">#[derive(Copy, Clone, Debug, PartialEq, Eq)]
<a href=#21 id=21 data-nosnippet>21</a>#[cfg_attr(feature = <span class="string">"enable-serde"</span>, derive(Serialize, Deserialize))]
<a href=#22 id=22 data-nosnippet>22</a></span><span class="kw">pub enum </span>Reloc {
<a href=#23 id=23 data-nosnippet>23</a>    <span class="doccomment">/// absolute 4-byte
<a href=#24 id=24 data-nosnippet>24</a>    </span>Abs4,
<a href=#25 id=25 data-nosnippet>25</a>    <span class="doccomment">/// absolute 8-byte
<a href=#26 id=26 data-nosnippet>26</a>    </span>Abs8,
<a href=#27 id=27 data-nosnippet>27</a>    <span class="doccomment">/// x86 PC-relative 4-byte
<a href=#28 id=28 data-nosnippet>28</a>    </span>X86PCRel4,
<a href=#29 id=29 data-nosnippet>29</a>    <span class="doccomment">/// x86 call to PC-relative 4-byte
<a href=#30 id=30 data-nosnippet>30</a>    </span>X86CallPCRel4,
<a href=#31 id=31 data-nosnippet>31</a>    <span class="doccomment">/// x86 call to PLT-relative 4-byte
<a href=#32 id=32 data-nosnippet>32</a>    </span>X86CallPLTRel4,
<a href=#33 id=33 data-nosnippet>33</a>    <span class="doccomment">/// x86 GOT PC-relative 4-byte
<a href=#34 id=34 data-nosnippet>34</a>    </span>X86GOTPCRel4,
<a href=#35 id=35 data-nosnippet>35</a>    <span class="doccomment">/// The 32-bit offset of the target from the beginning of its section.
<a href=#36 id=36 data-nosnippet>36</a>    /// Equivalent to `IMAGE_REL_AMD64_SECREL`.
<a href=#37 id=37 data-nosnippet>37</a>    /// See: [PE Format](https://docs.microsoft.com/en-us/windows/win32/debug/pe-format)
<a href=#38 id=38 data-nosnippet>38</a>    </span>X86SecRel,
<a href=#39 id=39 data-nosnippet>39</a>    <span class="doccomment">/// Arm32 call target
<a href=#40 id=40 data-nosnippet>40</a>    </span>Arm32Call,
<a href=#41 id=41 data-nosnippet>41</a>    <span class="doccomment">/// Arm64 call target. Encoded as bottom 26 bits of instruction. This
<a href=#42 id=42 data-nosnippet>42</a>    /// value is sign-extended, multiplied by 4, and added to the PC of
<a href=#43 id=43 data-nosnippet>43</a>    /// the call instruction to form the destination address.
<a href=#44 id=44 data-nosnippet>44</a>    </span>Arm64Call,
<a href=#45 id=45 data-nosnippet>45</a>    <span class="doccomment">/// s390x PC-relative 4-byte offset
<a href=#46 id=46 data-nosnippet>46</a>    </span>S390xPCRel32Dbl,
<a href=#47 id=47 data-nosnippet>47</a>    <span class="doccomment">/// s390x PC-relative 4-byte offset to PLT
<a href=#48 id=48 data-nosnippet>48</a>    </span>S390xPLTRel32Dbl,
<a href=#49 id=49 data-nosnippet>49</a>
<a href=#50 id=50 data-nosnippet>50</a>    <span class="doccomment">/// Elf x86_64 32 bit signed PC relative offset to two GOT entries for GD symbol.
<a href=#51 id=51 data-nosnippet>51</a>    </span>ElfX86_64TlsGd,
<a href=#52 id=52 data-nosnippet>52</a>
<a href=#53 id=53 data-nosnippet>53</a>    <span class="doccomment">/// Mach-O x86_64 32 bit signed PC relative offset to a `__thread_vars` entry.
<a href=#54 id=54 data-nosnippet>54</a>    </span>MachOX86_64Tlv,
<a href=#55 id=55 data-nosnippet>55</a>
<a href=#56 id=56 data-nosnippet>56</a>    <span class="doccomment">/// Mach-O Aarch64 TLS
<a href=#57 id=57 data-nosnippet>57</a>    /// PC-relative distance to the page of the TLVP slot.
<a href=#58 id=58 data-nosnippet>58</a>    </span>MachOAarch64TlsAdrPage21,
<a href=#59 id=59 data-nosnippet>59</a>
<a href=#60 id=60 data-nosnippet>60</a>    <span class="doccomment">/// Mach-O Aarch64 TLS
<a href=#61 id=61 data-nosnippet>61</a>    /// Offset within page of TLVP slot.
<a href=#62 id=62 data-nosnippet>62</a>    </span>MachOAarch64TlsAdrPageOff12,
<a href=#63 id=63 data-nosnippet>63</a>
<a href=#64 id=64 data-nosnippet>64</a>    <span class="doccomment">/// Aarch64 TLSDESC Adr Page21
<a href=#65 id=65 data-nosnippet>65</a>    /// This is equivalent to `R_AARCH64_TLSDESC_ADR_PAGE21` in the [aaelf64](https://github.com/ARM-software/abi-aa/blob/2bcab1e3b22d55170c563c3c7940134089176746/aaelf64/aaelf64.rst#57105thread-local-storage-descriptors)
<a href=#66 id=66 data-nosnippet>66</a>    </span>Aarch64TlsDescAdrPage21,
<a href=#67 id=67 data-nosnippet>67</a>
<a href=#68 id=68 data-nosnippet>68</a>    <span class="doccomment">/// Aarch64 TLSDESC Ld64 Lo12
<a href=#69 id=69 data-nosnippet>69</a>    /// This is equivalent to `R_AARCH64_TLSDESC_LD64_LO12` in the [aaelf64](https://github.com/ARM-software/abi-aa/blob/2bcab1e3b22d55170c563c3c7940134089176746/aaelf64/aaelf64.rst#57105thread-local-storage-descriptors)
<a href=#70 id=70 data-nosnippet>70</a>    </span>Aarch64TlsDescLd64Lo12,
<a href=#71 id=71 data-nosnippet>71</a>
<a href=#72 id=72 data-nosnippet>72</a>    <span class="doccomment">/// Aarch64 TLSDESC Add Lo12
<a href=#73 id=73 data-nosnippet>73</a>    /// This is equivalent to `R_AARCH64_TLSGD_ADD_LO12` in the [aaelf64](https://github.com/ARM-software/abi-aa/blob/2bcab1e3b22d55170c563c3c7940134089176746/aaelf64/aaelf64.rst#57105thread-local-storage-descriptors)
<a href=#74 id=74 data-nosnippet>74</a>    </span>Aarch64TlsDescAddLo12,
<a href=#75 id=75 data-nosnippet>75</a>
<a href=#76 id=76 data-nosnippet>76</a>    <span class="doccomment">/// Aarch64 TLSDESC Call
<a href=#77 id=77 data-nosnippet>77</a>    /// This is equivalent to `R_AARCH64_TLSDESC_CALL` in the [aaelf64](https://github.com/ARM-software/abi-aa/blob/2bcab1e3b22d55170c563c3c7940134089176746/aaelf64/aaelf64.rst#57105thread-local-storage-descriptors)
<a href=#78 id=78 data-nosnippet>78</a>    </span>Aarch64TlsDescCall,
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a>    <span class="doccomment">/// AArch64 GOT Page
<a href=#81 id=81 data-nosnippet>81</a>    /// Set the immediate value of an ADRP to bits 32:12 of X; check that â€“2^32 &lt;= X &lt; 2^32
<a href=#82 id=82 data-nosnippet>82</a>    /// This is equivalent to `R_AARCH64_ADR_GOT_PAGE` (311) in the  [aaelf64](https://github.com/ARM-software/abi-aa/blob/2bcab1e3b22d55170c563c3c7940134089176746/aaelf64/aaelf64.rst#static-aarch64-relocations)
<a href=#83 id=83 data-nosnippet>83</a>    </span>Aarch64AdrGotPage21,
<a href=#84 id=84 data-nosnippet>84</a>
<a href=#85 id=85 data-nosnippet>85</a>    <span class="doccomment">/// AArch64 GOT Low bits
<a href=#86 id=86 data-nosnippet>86</a>
<a href=#87 id=87 data-nosnippet>87</a>    /// Set the LD/ST immediate field to bits 11:3 of X. No overflow check; check that X&amp;7 = 0
<a href=#88 id=88 data-nosnippet>88</a>    /// This is equivalent to `R_AARCH64_LD64_GOT_LO12_NC` (312) in the  [aaelf64](https://github.com/ARM-software/abi-aa/blob/2bcab1e3b22d55170c563c3c7940134089176746/aaelf64/aaelf64.rst#static-aarch64-relocations)
<a href=#89 id=89 data-nosnippet>89</a>    </span>Aarch64Ld64GotLo12Nc,
<a href=#90 id=90 data-nosnippet>90</a>
<a href=#91 id=91 data-nosnippet>91</a>    <span class="doccomment">/// RISC-V Call PLT: 32-bit PC-relative function call, macros call, tail (PIC)
<a href=#92 id=92 data-nosnippet>92</a>    ///
<a href=#93 id=93 data-nosnippet>93</a>    /// Despite having PLT in the name, this relocation is also used for normal calls.
<a href=#94 id=94 data-nosnippet>94</a>    /// The non-PLT version of this relocation has been deprecated.
<a href=#95 id=95 data-nosnippet>95</a>    ///
<a href=#96 id=96 data-nosnippet>96</a>    /// This is the `R_RISCV_CALL_PLT` relocation from the RISC-V ELF psABI document.
<a href=#97 id=97 data-nosnippet>97</a>    /// &lt;https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc#procedure-calls&gt;
<a href=#98 id=98 data-nosnippet>98</a>    </span>RiscvCallPlt,
<a href=#99 id=99 data-nosnippet>99</a>
<a href=#100 id=100 data-nosnippet>100</a>    <span class="doccomment">/// RISC-V TLS GD: High 20 bits of 32-bit PC-relative TLS GD GOT reference,
<a href=#101 id=101 data-nosnippet>101</a>    ///
<a href=#102 id=102 data-nosnippet>102</a>    /// This is the `R_RISCV_TLS_GD_HI20` relocation from the RISC-V ELF psABI document.
<a href=#103 id=103 data-nosnippet>103</a>    /// &lt;https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc#global-dynamic&gt;
<a href=#104 id=104 data-nosnippet>104</a>    </span>RiscvTlsGdHi20,
<a href=#105 id=105 data-nosnippet>105</a>
<a href=#106 id=106 data-nosnippet>106</a>    <span class="doccomment">/// Low 12 bits of a 32-bit PC-relative relocation (I-Type instruction)
<a href=#107 id=107 data-nosnippet>107</a>    ///
<a href=#108 id=108 data-nosnippet>108</a>    /// This is the `R_RISCV_PCREL_LO12_I` relocation from the RISC-V ELF psABI document.
<a href=#109 id=109 data-nosnippet>109</a>    /// &lt;https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc#pc-relative-symbol-addresses&gt;
<a href=#110 id=110 data-nosnippet>110</a>    </span>RiscvPCRelLo12I,
<a href=#111 id=111 data-nosnippet>111</a>
<a href=#112 id=112 data-nosnippet>112</a>    <span class="doccomment">/// High 20 bits of a 32-bit PC-relative GOT offset relocation
<a href=#113 id=113 data-nosnippet>113</a>    ///
<a href=#114 id=114 data-nosnippet>114</a>    /// This is the `R_RISCV_GOT_HI20` relocation from the RISC-V ELF psABI document.
<a href=#115 id=115 data-nosnippet>115</a>    /// &lt;https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc#pc-relative-symbol-addresses&gt;
<a href=#116 id=116 data-nosnippet>116</a>    </span>RiscvGotHi20,
<a href=#117 id=117 data-nosnippet>117</a>
<a href=#118 id=118 data-nosnippet>118</a>    <span class="doccomment">/// s390x TLS GD64 - 64-bit offset of tls_index for GD symbol in GOT
<a href=#119 id=119 data-nosnippet>119</a>    </span>S390xTlsGd64,
<a href=#120 id=120 data-nosnippet>120</a>    <span class="doccomment">/// s390x TLS GDCall - marker to enable optimization of TLS calls
<a href=#121 id=121 data-nosnippet>121</a>    </span>S390xTlsGdCall,
<a href=#122 id=122 data-nosnippet>122</a>}
<a href=#123 id=123 data-nosnippet>123</a>
<a href=#124 id=124 data-nosnippet>124</a><span class="kw">impl </span>fmt::Display <span class="kw">for </span>Reloc {
<a href=#125 id=125 data-nosnippet>125</a>    <span class="doccomment">/// Display trait implementation drops the arch, since its used in contexts where the arch is
<a href=#126 id=126 data-nosnippet>126</a>    /// already unambiguous, e.g. clif syntax with isa specified. In other contexts, use Debug.
<a href=#127 id=127 data-nosnippet>127</a>    </span><span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter) -&gt; fmt::Result {
<a href=#128 id=128 data-nosnippet>128</a>        <span class="kw">match </span><span class="kw-2">*</span><span class="self">self </span>{
<a href=#129 id=129 data-nosnippet>129</a>            <span class="self">Self</span>::Abs4 =&gt; <span class="macro">write!</span>(f, <span class="string">"Abs4"</span>),
<a href=#130 id=130 data-nosnippet>130</a>            <span class="self">Self</span>::Abs8 =&gt; <span class="macro">write!</span>(f, <span class="string">"Abs8"</span>),
<a href=#131 id=131 data-nosnippet>131</a>            <span class="self">Self</span>::S390xPCRel32Dbl =&gt; <span class="macro">write!</span>(f, <span class="string">"PCRel32Dbl"</span>),
<a href=#132 id=132 data-nosnippet>132</a>            <span class="self">Self</span>::S390xPLTRel32Dbl =&gt; <span class="macro">write!</span>(f, <span class="string">"PLTRel32Dbl"</span>),
<a href=#133 id=133 data-nosnippet>133</a>            <span class="self">Self</span>::X86PCRel4 =&gt; <span class="macro">write!</span>(f, <span class="string">"PCRel4"</span>),
<a href=#134 id=134 data-nosnippet>134</a>            <span class="self">Self</span>::X86CallPCRel4 =&gt; <span class="macro">write!</span>(f, <span class="string">"CallPCRel4"</span>),
<a href=#135 id=135 data-nosnippet>135</a>            <span class="self">Self</span>::X86CallPLTRel4 =&gt; <span class="macro">write!</span>(f, <span class="string">"CallPLTRel4"</span>),
<a href=#136 id=136 data-nosnippet>136</a>            <span class="self">Self</span>::X86GOTPCRel4 =&gt; <span class="macro">write!</span>(f, <span class="string">"GOTPCRel4"</span>),
<a href=#137 id=137 data-nosnippet>137</a>            <span class="self">Self</span>::X86SecRel =&gt; <span class="macro">write!</span>(f, <span class="string">"SecRel"</span>),
<a href=#138 id=138 data-nosnippet>138</a>            <span class="self">Self</span>::Arm32Call | <span class="self">Self</span>::Arm64Call =&gt; <span class="macro">write!</span>(f, <span class="string">"Call"</span>),
<a href=#139 id=139 data-nosnippet>139</a>            <span class="self">Self</span>::RiscvCallPlt =&gt; <span class="macro">write!</span>(f, <span class="string">"RiscvCallPlt"</span>),
<a href=#140 id=140 data-nosnippet>140</a>            <span class="self">Self</span>::RiscvTlsGdHi20 =&gt; <span class="macro">write!</span>(f, <span class="string">"RiscvTlsGdHi20"</span>),
<a href=#141 id=141 data-nosnippet>141</a>            <span class="self">Self</span>::RiscvGotHi20 =&gt; <span class="macro">write!</span>(f, <span class="string">"RiscvGotHi20"</span>),
<a href=#142 id=142 data-nosnippet>142</a>            <span class="self">Self</span>::RiscvPCRelLo12I =&gt; <span class="macro">write!</span>(f, <span class="string">"RiscvPCRelLo12I"</span>),
<a href=#143 id=143 data-nosnippet>143</a>            <span class="self">Self</span>::ElfX86_64TlsGd =&gt; <span class="macro">write!</span>(f, <span class="string">"ElfX86_64TlsGd"</span>),
<a href=#144 id=144 data-nosnippet>144</a>            <span class="self">Self</span>::MachOX86_64Tlv =&gt; <span class="macro">write!</span>(f, <span class="string">"MachOX86_64Tlv"</span>),
<a href=#145 id=145 data-nosnippet>145</a>            <span class="self">Self</span>::MachOAarch64TlsAdrPage21 =&gt; <span class="macro">write!</span>(f, <span class="string">"MachOAarch64TlsAdrPage21"</span>),
<a href=#146 id=146 data-nosnippet>146</a>            <span class="self">Self</span>::MachOAarch64TlsAdrPageOff12 =&gt; <span class="macro">write!</span>(f, <span class="string">"MachOAarch64TlsAdrPageOff12"</span>),
<a href=#147 id=147 data-nosnippet>147</a>            <span class="self">Self</span>::Aarch64TlsDescAdrPage21 =&gt; <span class="macro">write!</span>(f, <span class="string">"Aarch64TlsDescAdrPage21"</span>),
<a href=#148 id=148 data-nosnippet>148</a>            <span class="self">Self</span>::Aarch64TlsDescLd64Lo12 =&gt; <span class="macro">write!</span>(f, <span class="string">"Aarch64TlsDescLd64Lo12"</span>),
<a href=#149 id=149 data-nosnippet>149</a>            <span class="self">Self</span>::Aarch64TlsDescAddLo12 =&gt; <span class="macro">write!</span>(f, <span class="string">"Aarch64TlsDescAddLo12"</span>),
<a href=#150 id=150 data-nosnippet>150</a>            <span class="self">Self</span>::Aarch64TlsDescCall =&gt; <span class="macro">write!</span>(f, <span class="string">"Aarch64TlsDescCall"</span>),
<a href=#151 id=151 data-nosnippet>151</a>            <span class="self">Self</span>::Aarch64AdrGotPage21 =&gt; <span class="macro">write!</span>(f, <span class="string">"Aarch64AdrGotPage21"</span>),
<a href=#152 id=152 data-nosnippet>152</a>            <span class="self">Self</span>::Aarch64Ld64GotLo12Nc =&gt; <span class="macro">write!</span>(f, <span class="string">"Aarch64AdrGotLo12Nc"</span>),
<a href=#153 id=153 data-nosnippet>153</a>            <span class="self">Self</span>::S390xTlsGd64 =&gt; <span class="macro">write!</span>(f, <span class="string">"TlsGd64"</span>),
<a href=#154 id=154 data-nosnippet>154</a>            <span class="self">Self</span>::S390xTlsGdCall =&gt; <span class="macro">write!</span>(f, <span class="string">"TlsGdCall"</span>),
<a href=#155 id=155 data-nosnippet>155</a>        }
<a href=#156 id=156 data-nosnippet>156</a>    }
<a href=#157 id=157 data-nosnippet>157</a>}
<a href=#158 id=158 data-nosnippet>158</a>
<a href=#159 id=159 data-nosnippet>159</a><span class="doccomment">/// Container for information about a vector of compiled code and its supporting read-only data.
<a href=#160 id=160 data-nosnippet>160</a>///
<a href=#161 id=161 data-nosnippet>161</a>/// The code starts at offset 0 and is followed optionally by relocatable jump tables and copyable
<a href=#162 id=162 data-nosnippet>162</a>/// (raw binary) read-only data.  Any padding between sections is always part of the section that
<a href=#163 id=163 data-nosnippet>163</a>/// precedes the boundary between the sections.
<a href=#164 id=164 data-nosnippet>164</a></span><span class="attr">#[derive(Debug, PartialEq)]
<a href=#165 id=165 data-nosnippet>165</a></span><span class="kw">pub struct </span>CodeInfo {
<a href=#166 id=166 data-nosnippet>166</a>    <span class="doccomment">/// Number of bytes in total.
<a href=#167 id=167 data-nosnippet>167</a>    </span><span class="kw">pub </span>total_size: CodeOffset,
<a href=#168 id=168 data-nosnippet>168</a>}</code></pre></div></section></main></body></html>