<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/BO-YU TSENG/Documents/FPGA/Xilinx/ATLYS/Prj/processors/Data_Path/CPU_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cpu_test" />
            <top_module name="glbl" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="vl_types" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="15" />
   <wvobject fp_name="/cpu_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/led" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">led[7:0]</obj_property>
      <obj_property name="ObjectShortName">led[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/cclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cclk</obj_property>
      <obj_property name="ObjectShortName">cclk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/mclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mclk</obj_property>
      <obj_property name="ObjectShortName">mclk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/pcin" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pcin[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcin[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/pcout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pcout[31:0]</obj_property>
      <obj_property name="ObjectShortName">pcout[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/zero_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">zero_out</obj_property>
      <obj_property name="ObjectShortName">zero_out</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/branch_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">branch_n</obj_property>
      <obj_property name="ObjectShortName">branch_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/ALU_map/alu_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_a[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/ALU_map/alu_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_b[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/ALU_map/slt_result" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">slt_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">slt_result[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/memwrite" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">memwrite</obj_property>
      <obj_property name="ObjectShortName">memwrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rom[0:15]</obj_property>
      <obj_property name="ObjectShortName">rom[0:15]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[0]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[0]</obj_property>
         <obj_property name="ObjectShortName">rom[0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[1]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[1]</obj_property>
         <obj_property name="ObjectShortName">rom[1]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[2]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[2]</obj_property>
         <obj_property name="ObjectShortName">rom[2]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[3]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[3]</obj_property>
         <obj_property name="ObjectShortName">rom[3]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[4]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[4]</obj_property>
         <obj_property name="ObjectShortName">rom[4]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[5]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[5]</obj_property>
         <obj_property name="ObjectShortName">rom[5]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[6]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[6]</obj_property>
         <obj_property name="ObjectShortName">rom[6]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[7]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[7]</obj_property>
         <obj_property name="ObjectShortName">rom[7]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[8]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[8]</obj_property>
         <obj_property name="ObjectShortName">rom[8]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[9]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[9]</obj_property>
         <obj_property name="ObjectShortName">rom[9]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[10]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[10]</obj_property>
         <obj_property name="ObjectShortName">rom[10]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[11]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[11]</obj_property>
         <obj_property name="ObjectShortName">rom[11]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[12]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[12]</obj_property>
         <obj_property name="ObjectShortName">rom[12]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[13]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[13]</obj_property>
         <obj_property name="ObjectShortName">rom[13]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[14]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[14]</obj_property>
         <obj_property name="ObjectShortName">rom[14]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_test/uut/Inst_MEM_map/rom[15]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[15]</obj_property>
         <obj_property name="ObjectShortName">rom[15]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
