# 8-Bit-Serial-Adder-Design-using-Mealy-machine
It incorporates Shift registers , counter and Adder FSM logic Unit which generates the sum output signal based upon the input carry and data from shift registers then computes the result in sum register . it was designed in Quartus Prime Lite using Verilog HDL and verified in Modedlsim. Learnt about the FSM based Design techniques in RTL design FLOW
![RTL_serial_add](https://user-images.githubusercontent.com/98607828/156332347-f62012e6-4440-433c-9c10-11717b16a800.jpg)
![seradder](https://user-images.githubusercontent.com/98607828/159898916-862a791f-1ea9-471f-9799-67931db1d259.jpg)

![Simulation_Serial_adder](https://user-images.githubusercontent.com/98607828/156332379-45c7c2c7-28cf-4a99-b981-82879af14bd1.jpg)
![simseradd](https://user-images.githubusercontent.com/98607828/159898960-d341076d-e577-4c3f-a2fb-efc62504fca1.jpg)
