
*** Running vivado
    with args -log design_1_ultra_cv_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ultra_cv_0_3.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ultra_cv_0_3.tcl -notrace
Command: synth_design -top design_1_ultra_cv_0_3 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10526 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1345.336 ; gain = 78.871 ; free physical = 18152 ; free virtual = 22259
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ultra_cv_0_3' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/synth/design_1_ultra_cv_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv.v:12]
	Parameter C_S_AXI_CTRL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_s_axi' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_CTRL_BUS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_RXC_BASE bound to: 5'b10000 
	Parameter ADDR_RXC_HIGH bound to: 5'b10111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_CTRL_BUS_s_axi_ram' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_CTRL_BUS_s_axi.v:411]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_s_axi_ram' (1#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_CTRL_BUS_s_axi.v:411]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_CTRL_BUS_s_axi.v:234]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_CTRL_BUS_s_axi' (2#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_CTRL_BUS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit412_pr' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit412_pr.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit412_pr.v:95]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit412_pr' (3#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit412_pr.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/AXIvideo2Mat.v:117]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (4#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/CvtColor.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/CvtColor.v:80]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mul_mul_bkb' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mul_mul_bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 22 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mul_mul_bkb_DSP48_0' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mul_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mul_mul_bkb_DSP48_0' (5#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mul_mul_bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mul_mul_bkb' (6#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mul_mul_bkb.v:14]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_mulacud' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_mulacud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 23 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_mulacud_DSP48_1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_mulacud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_mulacud_DSP48_1' (7#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_mulacud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_mulacud' (8#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_mulacud.v:34]
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_muladEe' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_muladEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter din2_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ultra_cv_mac_muladEe_DSP48_2' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_muladEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_muladEe_DSP48_2' (9#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_muladEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv_mac_muladEe' (10#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_mac_muladEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/CvtColor.v:504]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor' (11#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/CvtColor.v:10]
INFO: [Synth 8-6157] synthesizing module 'CvtColor_1' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/CvtColor_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/CvtColor_1.v:80]
INFO: [Synth 8-6155] done synthesizing module 'CvtColor_1' (12#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/CvtColor_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit41216_s' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit41216_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit41216_s.v:95]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Mat2AXIvideo.v:78]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Mat2AXIvideo.v:263]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Mat2AXIvideo.v:289]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Mat2AXIvideo.v:315]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Mat2AXIvideo.v:377]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (13#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit41216_s' (14#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit41216_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (15#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (16#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A_shiftReg' (17#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A' (18#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A_shiftReg' (19#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A' (20#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (21#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (22#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColoeOg.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColoeOg_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColoeOg.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg_shiftReg' (23#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColoeOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColoeOg' (24#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColoeOg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MfYi' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_Block_MfYi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_MfYi_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_Block_MfYi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MfYi_shiftReg' (25#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_Block_MfYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_MfYi' (26#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_Block_MfYi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColog8j' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColog8j.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_CvtColog8j_shiftReg' [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColog8j.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColog8j_shiftReg' (27#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColog8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_CvtColog8j' (28#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_CvtColog8j.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv.v:742]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit412_pr_U0_ap_ready_count_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv.v:750]
INFO: [Synth 8-6155] done synthesizing module 'ultra_cv' (29#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ultra_cv_0_3' (30#1) [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/synth/design_1_ultra_cv_0_3.v:58]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_rows_V_read[12]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[15]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[14]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[13]
WARNING: [Synth 8-3331] design Mat2AXIvideo has unconnected port img_cols_V_read[12]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.961 ; gain = 132.496 ; free physical = 18028 ; free virtual = 22152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.961 ; gain = 132.496 ; free physical = 18022 ; free virtual = 22146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1398.961 ; gain = 132.496 ; free physical = 18022 ; free virtual = 22146
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/constraints/ultra_cv_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ip/design_1_ultra_cv_0_3/constraints/ultra_cv_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2306.703 ; gain = 0.000 ; free physical = 16218 ; free virtual = 20504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2306.703 ; gain = 1040.238 ; free physical = 16292 ; free virtual = 20579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2306.703 ; gain = 1040.238 ; free physical = 16292 ; free virtual = 20579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 2306.703 ; gain = 1040.238 ; free physical = 16294 ; free virtual = 20581
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_rxc_shift_reg was removed.  [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/ultra_cv_CTRL_BUS_s_axi.v:367]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/fifo_w16_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/start_for_Block_MfYi.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 2306.703 ; gain = 1040.238 ; free physical = 16191 ; free virtual = 20479
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 11    
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 16    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 12    
	                8 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 124   
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 28    
	   4 Input      2 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 153   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ultra_cv_CTRL_BUS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module ultra_cv_CTRL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Block_Mat_exit412_pr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 25    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 26    
Module CvtColor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CvtColor_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
Module Block_Mat_exit41216_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w16_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_CvtColoeOg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Block_MfYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_CvtColog8j 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ultra_cv 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/m, operation Mode is: (A:0x74bc6)*B.
DSP Report: operator ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/m is absorbed into DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/m.
DSP Report: Generating DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p, operation Mode is: PCIN+(A:0x1322d0)*B.
DSP Report: operator ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p is absorbed into DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p.
DSP Report: operator ultra_cv_mul_mul_bkb_U22/ultra_cv_mul_mul_bkb_DSP48_0_U/p is absorbed into DSP ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/p.
DSP Report: Generating DSP ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/p, operation Mode is: C+(A:0x259168)*B.
DSP Report: operator ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/p is absorbed into DSP ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/p.
DSP Report: operator ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/m is absorbed into DSP ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/p.
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_op_cols_V_read_reg_183_reg' and it is trimmed from '16' to '12' bits. [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit41216_s.v:262]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_op_rows_V_read_reg_178_reg' and it is trimmed from '16' to '12' bits. [/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.srcs/sources_1/bd/design_1/ipshared/d1ab/hdl/verilog/Block_Mat_exit41216_s.v:261]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[15]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[14]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[13]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_rows_V_dout[12]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[15]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[14]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[13]
WARNING: [Synth 8-3331] design Block_Mat_exit41216_s has unconnected port rgb_op_cols_V_dout[12]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[3]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port in_stream_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\CvtColor_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit412_pr_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[24]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[24]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[25]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[25]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[26]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[26]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[27]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[27]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[28]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[28]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[29]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[29]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[30]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[30]' (FDE) to 'inst/Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit41216_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_dest_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_dest_V_1_payload_A_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_id_V_1_payload_B_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_id_V_1_payload_A_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[0]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[0]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[1]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[1]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[2]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[2]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[0]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[0]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[1]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[1]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[2]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[2]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[24]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[24]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[25]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[25]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[26]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[26]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[27]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[27]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[28]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[28]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[29]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[29]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[30]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[30]' (FDE) to 'inst/Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit412_pr_U0/ap_done_reg_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[30]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[29]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[28]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[27]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[26]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[25]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[24]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[30]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[29]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[28]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[27]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[26]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[25]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_B_reg[24]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[30]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[29]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[28]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[27]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[26]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[25]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_3_i_reg_377_reg[24]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[30]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[29]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[28]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[27]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[26]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[25]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/tmp_data_V_reg_497_reg[24]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[30]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[29]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[28]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[27]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[26]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[25]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V1_i_reg_263_reg[24]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[30]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[29]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[28]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[27]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[26]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[25]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2Mat_U0/axi_data_V_1_i_reg_318_reg[24]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (CvtColor_U0/ap_done_reg_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (CvtColor_1_U0/ap_done_reg_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/ap_done_reg_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_A_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/grp_Mat2AXIvideo_fu_133/AXI_video_strm_V_data_V_1_payload_B_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_A_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_data_V_1_payload_B_reg[31]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_keep_V_1_sel_rd_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_keep_V_1_sel_wr_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_A_reg[3]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_keep_V_1_payload_B_reg[3]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_strb_V_1_sel_rd_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_strb_V_1_sel_wr_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_A_reg[3]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_strb_V_1_payload_B_reg[3]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_id_V_1_sel_rd_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_id_V_1_sel_wr_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_id_V_1_payload_A_reg[0]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_id_V_1_payload_B_reg[0]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_dest_V_1_sel_rd_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_dest_V_1_sel_wr_reg) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_dest_V_1_payload_A_reg[0]) is unused and will be removed from module ultra_cv.
WARNING: [Synth 8-3332] Sequential element (Block_Mat_exit41216_U0/op_stream_V_dest_V_1_payload_B_reg[0]) is unused and will be removed from module ultra_cv.
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_1_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2306.703 ; gain = 1040.238 ; free physical = 15880 ; free virtual = 20174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ultra_cv_CTRL_BUS_s_axi_ram: | gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      |                 | 
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultra_cv_mac_muladEe_DSP48_2 | (A:0x74bc6)*B       | 20     | 9      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_cv_mac_muladEe_DSP48_2 | PCIN+(A:0x1322d0)*B | 21     | 8      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultra_cv_mac_mulacud_DSP48_1 | C+(A:0x259168)*B    | 23     | 9      | 30     | -      | 30     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_0/ultra_cv_CTRL_BUS_s_axi_U/int_rxc/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/ultra_cv_CTRL_BUS_s_axi_U/int_rxc/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:22 . Memory (MB): peak = 2534.539 ; gain = 1268.074 ; free physical = 14563 ; free virtual = 18925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:24 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14375 ; free virtual = 18738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|ultra_cv_CTRL_BUS_s_axi_ram: | gen_write[1].mem_reg | 2 x 32(READ_FIRST)     | W | R | 2 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      |                 | 
+-----------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_cols_V_c22_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_16_reg_492_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][8]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][9]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][11]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_rows_V_c21_U/U_fifo_w16_d2_A_ram/SRL_SIG_reg[0][10]' (FDE) to 'inst/AXIvideo2Mat_U0/tmp_reg_487_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][2]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][3]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][4]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][5]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][6]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/rgb_op_data_stream_0_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][7]' (FDE) to 'inst/rgb_op_data_stream_2_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][7]'
INFO: [Synth 8-4480] The timing for the instance inst/ultra_cv_CTRL_BUS_s_axi_U/int_rxc/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/ultra_cv_CTRL_BUS_s_axi_U/int_rxc/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14326 ; free virtual = 18687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14293 ; free virtual = 18655
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14290 ; free virtual = 18652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14285 ; free virtual = 18647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14284 ; free virtual = 18646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14283 ; free virtual = 18645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14282 ; free virtual = 18645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[4] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |     6|
|2     |DSP_ALU         |     3|
|3     |DSP_A_B_DATA    |     3|
|4     |DSP_C_DATA      |     2|
|5     |DSP_C_DATA_1    |     1|
|6     |DSP_MULTIPLIER  |     3|
|7     |DSP_M_DATA      |     3|
|8     |DSP_OUTPUT      |     3|
|9     |DSP_PREADD      |     3|
|10    |DSP_PREADD_DATA |     3|
|11    |LUT1            |    40|
|12    |LUT2            |    72|
|13    |LUT3            |   208|
|14    |LUT4            |   266|
|15    |LUT5            |   178|
|16    |LUT6            |   148|
|17    |RAMB36E2        |     1|
|18    |SRL16E          |    56|
|19    |FDRE            |  1006|
|20    |FDSE            |    55|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------+----------------------------------------------------------------------------------+------+
|      |Instance                               |Module                                                                            |Cells |
+------+---------------------------------------+----------------------------------------------------------------------------------+------+
|1     |top                                    |                                                                                  |  2060|
|2     |  inst                                 |ultra_cv                                                                          |  2060|
|3     |    AXIvideo2Mat_U0                    |AXIvideo2Mat                                                                      |   457|
|4     |    Block_Mat_exit41216_U0             |Block_Mat_exit41216_s                                                             |   476|
|5     |      grp_Mat2AXIvideo_fu_133          |Mat2AXIvideo                                                                      |   306|
|6     |    Block_Mat_exit412_pr_U0            |Block_Mat_exit412_pr                                                              |    28|
|7     |    CvtColor_1_U0                      |CvtColor_1                                                                        |   148|
|8     |    CvtColor_U0                        |CvtColor                                                                          |   183|
|9     |      ultra_cv_mac_mulacud_U23         |ultra_cv_mac_mulacud                                                              |    18|
|10    |        ultra_cv_mac_mulacud_DSP48_1_U |ultra_cv_mac_mulacud_DSP48_1                                                      |    18|
|11    |          p                            |\CvtColor_U0/ultra_cv_mac_mulacud_U23/ultra_cv_mac_mulacud_DSP48_1_U/p_funnel     |     8|
|12    |      ultra_cv_mac_muladEe_U24         |ultra_cv_mac_muladEe                                                              |    16|
|13    |        ultra_cv_mac_muladEe_DSP48_2_U |ultra_cv_mac_muladEe_DSP48_2                                                      |    16|
|14    |          m                            |\CvtColor_U0/ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/m_funnel     |     8|
|15    |          p                            |\CvtColor_U0/ultra_cv_mac_muladEe_U24/ultra_cv_mac_muladEe_DSP48_2_U/m_funnel__1  |     8|
|16    |    gray_cols_V_c_U                    |fifo_w16_d4_A                                                                     |    29|
|17    |      U_fifo_w16_d4_A_ram              |fifo_w16_d4_A_shiftReg_19                                                         |    18|
|18    |    gray_data_stream_0_s_U             |fifo_w8_d2_A                                                                      |    32|
|19    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_18                                                          |    24|
|20    |    gray_rows_V_c_U                    |fifo_w16_d4_A_0                                                                   |    29|
|21    |      U_fifo_w16_d4_A_ram              |fifo_w16_d4_A_shiftReg                                                            |    18|
|22    |    rgb_cols_V_c22_U                   |fifo_w16_d2_A                                                                     |    44|
|23    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_17                                                         |    36|
|24    |    rgb_cols_V_c_U                     |fifo_w16_d2_A_1                                                                   |    56|
|25    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_16                                                         |    48|
|26    |    rgb_data_stream_0_V_U              |fifo_w8_d2_A_2                                                                    |    32|
|27    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_15                                                          |    24|
|28    |    rgb_data_stream_1_V_U              |fifo_w8_d2_A_3                                                                    |    32|
|29    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_14                                                          |    24|
|30    |    rgb_data_stream_2_V_U              |fifo_w8_d2_A_4                                                                    |    32|
|31    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg_13                                                          |    24|
|32    |    rgb_op_cols_V_c_U                  |fifo_w16_d5_A                                                                     |    29|
|33    |      U_fifo_w16_d5_A_ram              |fifo_w16_d5_A_shiftReg_12                                                         |    15|
|34    |    rgb_op_data_stream_0_U             |fifo_w8_d2_A_5                                                                    |     8|
|35    |    rgb_op_data_stream_1_U             |fifo_w8_d2_A_6                                                                    |     8|
|36    |    rgb_op_data_stream_2_U             |fifo_w8_d2_A_7                                                                    |    48|
|37    |      U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg                                                             |    40|
|38    |    rgb_op_rows_V_c_U                  |fifo_w16_d5_A_8                                                                   |    28|
|39    |      U_fifo_w16_d5_A_ram              |fifo_w16_d5_A_shiftReg                                                            |    15|
|40    |    rgb_rows_V_c21_U                   |fifo_w16_d2_A_9                                                                   |    44|
|41    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg_11                                                         |    36|
|42    |    rgb_rows_V_c_U                     |fifo_w16_d2_A_10                                                                  |    64|
|43    |      U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg                                                            |    49|
|44    |    start_for_Block_MfYi_U             |start_for_Block_MfYi                                                              |    14|
|45    |    start_for_CvtColoeOg_U             |start_for_CvtColoeOg                                                              |    12|
|46    |    start_for_CvtColog8j_U             |start_for_CvtColog8j                                                              |    17|
|47    |    ultra_cv_CTRL_BUS_s_axi_U          |ultra_cv_CTRL_BUS_s_axi                                                           |   142|
|48    |      int_rxc                          |ultra_cv_CTRL_BUS_s_axi_ram                                                       |    38|
+------+---------------------------------------+----------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.484 ; gain = 1340.020 ; free physical = 14282 ; free virtual = 18645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 2606.484 ; gain = 432.277 ; free physical = 14322 ; free virtual = 18685
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.492 ; gain = 1340.020 ; free physical = 14322 ; free virtual = 18685
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/ultra_cv_CTRL_BUS_s_axi_U/int_rxc/gen_write[1].mem_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:27 . Memory (MB): peak = 2638.500 ; gain = 1383.617 ; free physical = 14277 ; free virtual = 18640
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/shwetashob/workspace/hls/xilinx-vivado/ultra96_opencv.runs/design_1_ultra_cv_0_3_synth_1/design_1_ultra_cv_0_3.dcp' has been generated.
