
---------- Begin Simulation Statistics ----------
final_tick                                  610576500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214182                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880600                       # Number of bytes of host memory used
host_op_rate                                   230266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.67                       # Real time elapsed on the host
host_tick_rate                              130769249                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1075135                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000611                       # Number of seconds simulated
sim_ticks                                   610576500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.935313                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  131390                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               135544                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5121                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            225235                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2302                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1001                       # Number of indirect misses.
system.cpu.branchPred.lookups                  309214                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30369                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          510                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    529146                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   464778                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3454                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     250422                       # Number of branches committed
system.cpu.commit.bw_lim_events                 60705                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             540                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          164989                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1003357                       # Number of instructions committed
system.cpu.commit.committedOps                1078492                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1082076                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.996688                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.115269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       768730     71.04%     71.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       100610      9.30%     80.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        70722      6.54%     86.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        25948      2.40%     89.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        29008      2.68%     91.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         8540      0.79%     92.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        10469      0.97%     93.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7344      0.68%     94.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        60705      5.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1082076                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                24973                       # Number of function calls committed.
system.cpu.commit.int_insts                    934829                       # Number of committed integer instructions.
system.cpu.commit.loads                        104843                       # Number of loads committed
system.cpu.commit.membars                         532                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           12      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           870934     80.75%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40054      3.71%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               22      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              38      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              49      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     84.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             47      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          104843      9.72%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          62445      5.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1078492                       # Class of committed instruction
system.cpu.commit.refs                         167288                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       699                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1075135                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.221154                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.221154                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                629315                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1685                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               128802                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1267644                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   219029                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    211511                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3510                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  7361                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 41123                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      309214                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232866                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        788115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2821                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1221166                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   10354                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253215                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             311059                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             164061                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.000010                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1104488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.191630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.328374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   791207     71.64%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    51689      4.68%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66640      6.03%     82.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30395      2.75%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    28725      2.60%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    32707      2.96%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19388      1.76%     92.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    24672      2.23%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    59065      5.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1104488                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          116666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3870                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   278182                       # Number of branches executed
system.cpu.iew.exec_nop                          4050                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.974161                       # Inst execution rate
system.cpu.iew.exec_refs                       186176                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67952                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  255945                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                121392                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                585                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               575                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                71872                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1243797                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                118224                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4819                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1189601                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1417                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1073                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3510                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5438                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           219                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             7089                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2767                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        16546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         9427                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             34                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2564                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1306                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1260058                       # num instructions consuming a value
system.cpu.iew.wb_count                       1179813                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.517926                       # average fanout of values written-back
system.cpu.iew.wb_producers                    652617                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.966146                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1182660                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1342523                       # number of integer regfile reads
system.cpu.int_regfile_writes                  880121                       # number of integer regfile writes
system.cpu.ipc                               0.818898                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.818898                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                965485     80.83%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40060      3.35%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    26      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   50      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   61      0.01%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   61      0.01%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  54      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               119643     10.02%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               68965      5.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1194421                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       12067                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010103                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9693     80.33%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.02%     80.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.03%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    677      5.61%     85.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1691     14.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1205519                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3503819                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1178995                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1402947                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1239162                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1194421                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 585                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          164597                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               378                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        98219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1104488                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.081425                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.692956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              634605     57.46%     57.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              169883     15.38%     72.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              122419     11.08%     83.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65560      5.94%     89.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               45414      4.11%     93.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               23538      2.13%     96.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               24664      2.23%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11550      1.05%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6855      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1104488                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.978108                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    954                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1955                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          818                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1431                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              7142                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6021                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               121392                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               71872                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  739256                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2121                       # number of misc regfile writes
system.cpu.numCycles                          1221154                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  408709                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1228037                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 118623                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   231148                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3432                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5126                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1994216                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1258066                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1428197                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    233031                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5745                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3510                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                144567                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   200132                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1416897                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          83523                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               2133                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    214810                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            585                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1254                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2264462                       # The number of ROB reads
system.cpu.rob.rob_writes                     2509405                       # The number of ROB writes
system.cpu.timesIdled                            2373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      930                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     265                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5663                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1031                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5663                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           148                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       428416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  428416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6843                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8108000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35338250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3603                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3731                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4948                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          149                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          149                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        17371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 28436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       469376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       454400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 923776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             9864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000101                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010069                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9863     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14008000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           9047500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5596500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  795                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3020                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2225                       # number of overall hits
system.l2.overall_hits::.cpu.data                 795                       # number of overall hits
system.l2.overall_hits::total                    3020                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1506                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5189                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6695                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1506                       # number of overall misses
system.l2.overall_misses::.cpu.data              5189                       # number of overall misses
system.l2.overall_misses::total                  6695                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    116679500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    389856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        506535500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    116679500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    389856000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       506535500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5984                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9715                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5984                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9715                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.403645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.867146                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.689141                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.403645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.867146                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.689141                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77476.427623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75131.239160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75658.775205                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77476.427623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75131.239160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75658.775205                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6695                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6695                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    101619500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    337976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    439595500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    101619500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    337976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    439595500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.403645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.867146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.689141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.403645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.867146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.689141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67476.427623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65133.166313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65660.268857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67476.427623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65133.166313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65660.268857                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1118                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3602                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3602                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3602                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3602                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1032                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     80039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77557.170543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77557.170543                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     69729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     69729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996139                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67566.860465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67566.860465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    116679500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116679500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.403645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.403645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77476.427623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77476.427623                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    101619500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    101619500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.403645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.403645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67476.427623                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67476.427623                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    309817000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    309817000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.840137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.840137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74528.987250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74528.987250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    268247000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    268247000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.840137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64528.987250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64528.987250                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           149                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.993289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2820000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2820000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.993289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19054.054054                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19054.054054                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3465.446794                       # Cycle average of tags in use
system.l2.tags.total_refs                       18424                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6843                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.692386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      90.206517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1241.167798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2134.072478                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.037877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.065127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.105757                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5689                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208801                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    155427                       # Number of tag accesses
system.l2.tags.data_accesses                   155427                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          96384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         332032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             428416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        96384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         96384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6694                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         157857369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         543800818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             701658187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    157857369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        157857369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        157857369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        543800818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            701658187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13490                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6695                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6695                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     39511250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   33475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               165042500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5901.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24651.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6695                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          831                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    515.080626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   331.506664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.197851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          152     18.29%     18.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          157     18.89%     37.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           87     10.47%     47.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      7.10%     54.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           52      6.26%     61.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      2.65%     63.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      2.89%     66.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      2.29%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          259     31.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          831                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 428480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  428480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       701.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    701.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     610560000                       # Total gap between requests
system.mem_ctrls.avgGap                      91196.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        96384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       332096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 157857369.224003881216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 543905636.722015976906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5189                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39656000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    125386500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26332.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24163.90                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2963100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1571130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            24490200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        176987850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         85419360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          339373560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.824798                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    219598000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    370698500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2977380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1582515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23312100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     47941920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        164293950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         96108960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          336216825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.654709                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247465500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     20280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    342831000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       228186                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           228186                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       228186                       # number of overall hits
system.cpu.icache.overall_hits::total          228186                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4679                       # number of overall misses
system.cpu.icache.overall_misses::total          4679                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    189151499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189151499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189151499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189151499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232865                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232865                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232865                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232865                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 40425.624920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40425.624920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 40425.624920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40425.624920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          805                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3603                       # number of writebacks
system.cpu.icache.writebacks::total              3603                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          948                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          948                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          948                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          948                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148942499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148942499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148942499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148942499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39920.262396                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39920.262396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39920.262396                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39920.262396                       # average overall mshr miss latency
system.cpu.icache.replacements                   3603                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       228186                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          228186                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4679                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189151499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189151499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232865                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 40425.624920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40425.624920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148942499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148942499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39920.262396                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39920.262396                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.713242                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              231917                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3731                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             62.159475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.713242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            469461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           469461                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       147512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       147522                       # number of overall hits
system.cpu.dcache.overall_hits::total          147522                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21625                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21627                       # number of overall misses
system.cpu.dcache.overall_misses::total         21627                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1368214328                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1368214328                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1368214328                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1368214328                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       169137                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       169137                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       169149                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       169149                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.127855                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.127855                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.127858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.127858                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63270.026728                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63270.026728                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63264.175706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63264.175706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8207                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               241                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.053942                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1118                       # number of writebacks
system.cpu.dcache.writebacks::total              1118                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15497                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6128                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6128                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6130                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    411461393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    411461393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    411645893                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    411645893                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036231                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036231                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036240                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036240                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67144.483192                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67144.483192                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67152.674225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67152.674225                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5107                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89324                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1129829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1129829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107211                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.166839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.166839                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63164.840387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63164.840387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    325194000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    325194000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.046105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65788.792231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65788.792231                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    233935921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    233935921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61775                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65000.255904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65000.255904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2553                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2553                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1046                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     81957486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     81957486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78353.237094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78353.237094                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           12                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           12                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          139                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4448907                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4448907                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          151                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.920530                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32006.525180                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32006.525180                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          139                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4309907                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4309907                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.920530                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31006.525180                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31006.525180                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       287000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.007181                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007181                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005386                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          530                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           832.831456                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              154736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.238297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   832.831456                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.813312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.813312                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          587                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            346603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           346603                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    610576500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    610576500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
