<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<module id="DSS" XML_version="1" HW_revision="Unknown" description="ipxact12_to_ccs_generated">
    <register id="__ALL___PID" description="ECD5 PID" width="32" offset="0x0" acronym="__ALL___PID">
        <bitfield id="PID" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SYSCONFIG" description="SYSCONFIG" width="32" offset="0x4" page = "0" acronym="__ALL___SYSCONFIG">
        <bitfield id="FREE_EMU" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="SOFT_RESET" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="IDLE_MODE" rwaccess="RW" range="" description="" resetval="0" end="2" begin="3" width="2"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW_INT0" description="Raw status of sources for interrupt INT0.&#xA;Raw status is set even if the interrupt is not enabled;&#xA;Write 1 to set the raw status (mostly for debug)&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Set event (for debug)&#xA;  Read 0:  No event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x8" page = "0" acronym="__ALL___IRQ_STATUS_RAW_INT0">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Status." resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="DMA of first page of bitstream fetch from DDR to SL2 completed in decode status. This bit is valid only in CAVLC decode." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search done. This  bit is valid only in CAVLC decode." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done status" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Status." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed status. This  bit is valid only in CAVLC decode." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Status." resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) Status." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Status." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Status." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Status." resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) Status." resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW_INT_ERR0" description="Raw status of sources for interrupt INT_ERR0&#xA;Raw status is set even if the interrupt is not enabled;&#xA;Write 1 to set the raw status (mostly for debug)&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Set event (for debug)&#xA;  Read 0:  No event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0xC" page = "0" acronym="__ALL___IRQ_STATUS_RAW_INT_ERR0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set, if during MB decoding, bit pointer overruns the position of end of slice. &#xA;Byte stream format :  &#xA;  If the bit pointer overruns the start code of the next slice, this status bit is set. &#xA;NALU or fragmented NALU format :&#xA;  If the bit counter reaches the programmed size (BITSTRMx_CTRL.SBC_NALU_CFG.SIZE)  of NALU and slice data decode is not completed, this status bit is set" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing a startcode search after EOS." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CAVLC_DEC_ERR" rwaccess="RW" range="" description="CAVLC Decoder Error. This bit is valid only in CAVLC decode.&#xA;Tthe exact source of error is reflected in BE_STAT.CAVLC_ERR_STATUS" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set if Temporal B Direct decode is disabled (by setting BE_FUNC.CAVLC_CFG.TEMPORAL_B_DIRECT_ERROR_ENABLE to 1) and a Temporal B Direct MB is detected in the decoded (CAVLC) bit stream" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set if the corresponding error enable bit (BE_FUNC.CAVLC_CFG.EOF_NOT_EOS_ERROR_ENABLE)  is set&#xA;and the following condition is true :&#xA;- End of slice is not detected in the CAVLC bitstream, but all MBs in the picture have been decoded." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream descriptors were not programmed when bit stream DMA was initialized, error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set when bit-stream DMA is triggered (internally by the HW, or externally through SW programmation) but the bit-stream descriptors have not been programmed before this happens." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="During decode, underflow in bitstream during MB decode error. This bit is valid only in CAVLC decode or encode.&#xA;This error status bit is set when the ECD5 reached the end of the provided bitstream during macroblock decode.&#xA;During encode, overflow in bitstream during MB encode error. This error status bit is set when the ECD5 reached the end of the provided DDR buffer during macroblock encode." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FE_DETECTED_ERR" rwaccess="RW" range="" description="BE error due to error detected in FE. This bit is valid only in CABAC decode , in both frame decoupled and non-frame-decoupled modes.&#xA;This error status bit is set when the ECD5 detects an error in the BE, due to an error indication from the FE. &#xA;The error indication from the FE is obtained as follows :&#xA;  - in frame decoupled mode, when the BE reaches an MB programmed as an error MB in BE_ERROR_MB_CFG&#xA;  - in non-frame decoupled mode, when the  BE reaches an MB indicated as an error MB through internal signalling from the BE" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="BE_DEC_ERR" rwaccess="RW" range="" description="BE Decoder Error.&#xA;Tthe exact source of error is reflected in BE_STATUS.BE_CORE_ERR_STATUS" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing This bit is valid only in CAVLC decode.&#xA;This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing startcode search unit processing." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW_INT_STRM0" description="Raw status of sources for interrupt INT_STRM0&#xA;Raw status is set even if the interrupt is not enabled;&#xA;Write 1 to set the raw status (mostly for debug)&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Set event (for debug)&#xA;  Read 0:  No event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x10" page = "0" acronym="__ALL___IRQ_STATUS_RAW_INT_STRM0">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Status bit indicating completion of &#xA;- in decode, DMA of 1 page of bitstream fetch from DDR to SL2 &#xA;- in encode, DMA of 1 page of bitstream write from SL2 to DDR" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR  or SL2 bitstream data descriptor loaded status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES in the BITSTRM0_CTRL register set are copied into the corresponding shadow register, when the DDR_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when DDR_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES in the BITSTRM0_CTRL register set are copied into the corresponding shadow register, when the SL2_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when SL2_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR or SL2 bitstream data descriptor underflow status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM0_CTRL register set  transitions to 0, and the corresponding non-shadow register -  DDR_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value.&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM0_CTRL register set  transitions to 0, and the corresponding non-shadow register -  SL2_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="DMA request status. This bit is valid only in SW interactive mode of bitstream DMA&#xA;- if &quot;1&quot; indicates that a request for DMA of 1 page of bitstream data is pending" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW_INT1" description="Raw status of sources for interrupt INT1;&#xA;Raw status is set even if the interrupt is not enabled;&#xA;Write 1 to set the raw status (mostly for debug)&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Set event (for debug)&#xA;  Read 0:  No event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x14" page = "0" acronym="__ALL___IRQ_STATUS_RAW_INT1">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Status" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="DMA of first page of bitstream fetch from DDR to SL2 completed in decode status. This bit is valid only in CABAC decode." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search done. This  bit is valid only in CABAC decode." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done status" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Status" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed status. This  bit is valid only in CABAC decode." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Status" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) Status." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Status" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Status" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Status" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) Status." resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW_INT_ERR1" description="Raw status of sources for interrupt INT_ERR1&#xA;Raw status is set even if the interrupt is not enabled;&#xA;Write 1 to set the raw status (mostly for debug)&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Set event (for debug)&#xA;  Read 0:  No event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x18" page = "0" acronym="__ALL___IRQ_STATUS_RAW_INT_ERR1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="EOS_MISMATCH_ERR" rwaccess="RW" range="" description="End of slice mismatch error. This bit is valid only in CABAC decode.&#xA;This error status bit is set if the corresponding error enable bit (FE_FUNC.CABAC_CFG.EOS_MISMATCH_ERROR_ENABLE)  is set and one of the following conditions is true :&#xA;* There is no more data in the CABAC bitstream (more_rbsp_data() is false), but end of slice is not detected in the bitstream&#xA;* End of slice is detected in the CABAC bitstream, but there is still more data to be decoded in the slice (more_rbsp_data() is true)" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error. This bit is valid only in CABAC decode.&#xA;This error status bit is set, if during MB decoding, bit pointer overruns the position of end of slice. &#xA;Byte stream format :  &#xA;  If the bit pointer overruns the start code of the next slice, this status bit is set. &#xA;NALU or fragmented NALU format :&#xA;  If the bit counter reaches the programmed size  (BITSTRMx_CTRL.SBC_NALU_CFG.SIZE) of NALU and slice data decode  is not completed, this status bit is set" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error. This bit is valid only in CABAC decode.&#xA;This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing a startcode search after EOS." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CABAC_DEC_ERR" rwaccess="RW" range="" description="CABAC Decoder Error; the exact source of error is reflected in &#xA;FE_STATUS.CABAC_ERR_STATUS" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error. This error status bit is set if Temporal B Direct decode is disabled (by setting FE_FUNC.CABAC_CFG.TEMPORAL_B_DIRECT_ERROR_ENABLE to 1) and a Temporal B Direct MB is detected in the decoded (CABAC) bit stream" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error. This bit is valid only in CABAC decode.&#xA;This error status bit is set if the corresponding error enable bit (FE_FUNC.CABAC_CFG.EOF_NOT_EOS_ERROR_ENABLE) is set and &#xA;if the following conditions is true :&#xA;- End of slice is not detected in the CABAC bitstream, but all MBs in the picture have been decoded." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream descriptors were not programmed when bit stream DMA was initialized, error. This bit is valid only in CABAC decode.&#xA;This error status bit is set when bit-stream DMA is triggered (internally by the HW, or externally through SW programmation) but the bit-stream descriptors have not been programmed before this happens." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="During decode, underflow in bitstream during MB decode error. This bit is valid only in CABAC decode.&#xA;This error status bit is set when the ECD5 reached the end of the provided bitstream during macroblock decode." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="BE_DETECTED_ERR" rwaccess="RW" range="" description="FE error due to error detected in BE. This bit is valid only in CABAC decode in non-frame decoupled mode, or in CAVLC decode.&#xA;This error status bit is set when the ECD5 detects an error in the FE, due to an error indication from the BE  through internal signalling." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing startcode search unit processing." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW_INT_STRM1" description="Raw status of sources for interrupt INT_STRM1&#xA;Raw status is set even if the interrupt is not enabled;&#xA;Write 1 to set the raw status (mostly for debug)&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Set event (for debug)&#xA;  Read 0:  No event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x1C" page = "0" acronym="__ALL___IRQ_STATUS_RAW_INT_STRM1">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Status bit indicating completion of &#xA;- in decode, DMA of 1 page of bitstream fetch from DDR to SL2 &#xA;- in encode, DMA of 1 page of bitstream write from SL2 to DDR" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR  or SL2 bitstream data descriptor loaded status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES in the BITSTRM1_CTRL register set are copied into the corresponding shadow register, when the DDR_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when DDR_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES in the BITSTRM1_CTRL register set are copied into the corresponding shadow register, when the SL2_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when SL2_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR or SL2 bitstream data descriptor underflow status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM1_CTRL register set  transitions to 0, and the corresponding non-shadow register -  DDR_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value.&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM1_CTRL register set  transitions to 0, and the corresponding non-shadow register -  SL2_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="DMA request status. This bit is valid only in SW interactive mode of bitstream DMA&#xA;- if &quot;1&quot; indicates that a request for DMA of 1 page of bitstream data is pending" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_INT0" description="Status of enabled sources for interrupt INT0.&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xA;  Read 0:  No enabled event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x2C" page = "0" acronym="__ALL___IRQ_STATUS_INT0">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Status" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="DMA of first page of bitstream fetch from DDR to SL2 completed in decode status. This bit is valid only in CAVLC decode." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search done. This  bit is valid only in CAVLC decode." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done status" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Status" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed status. This  bit is valid only in CAVLC decode." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Status" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) Status." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Status" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Status" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Status" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) Status." resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_INT_ERR0" description="Status of enabled sources for interrupt INT_ERR0.&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xA;  Read 0:  No enabled event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x30" page = "0" acronym="__ALL___IRQ_STATUS_INT_ERR0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set, if during MB decoding, bit pointer overruns the position of end of slice. &#xA;Byte stream format :  &#xA;  If the bit pointer overruns the start code of the next slice, this status bit is set. &#xA;NALU or fragmented NALU format :&#xA;  If the bit counter reaches the programmed size (BITSTRMx_CTRL.SBC_NALU_CFG.SIZE)  of NALU and slice data decode is not completed, this status bit is set" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing a startcode search after EOS." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CAVLC_DEC_ERR" rwaccess="RW" range="" description="CAVLC Decoder Error. This bit is valid only in CAVLC decode.&#xA;Tthe exact source of error is reflected in BE_STAT.CAVLC_ERR_STATUS" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set if Temporal B Direct decode is disabled (by setting BE_FUNC.CAVLC_CFG.TEMPORAL_B_DIRECT_ERROR_ENABLE to 1) and a Temporal B Direct MB is detected in the decoded (CAVLC) bit stream" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set if the corresponding error enable bit (BE_FUNC.CAVLC_CFG.EOF_NOT_EOS_ERROR_ENABLE)  is set&#xA;and the following condition is true :&#xA;- End of slice is not detected in the CAVLC bitstream, but all MBs in the picture have been decoded." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream descriptors were not programmed when bit stream DMA was initialized, error. This bit is valid only in CAVLC decode.&#xA;This error status bit is set when bit-stream DMA is triggered (internally by the HW, or externally through SW programmation) but the bit-stream descriptors have not been programmed before this happens." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="During decode, underflow in bitstream during MB decode error. This bit is valid only in CAVLC decode or encode.&#xA;This error status bit is set when the ECD5 reached the end of the provided bitstream during macroblock decode.&#xA;During encode, overflow in bitstream during MB encode error. This error status bit is set when the ECD5 reached the end of the provided DDR buffer during macroblock encode." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FE_DETECTED_ERR" rwaccess="RW" range="" description="BE error due to error detected in FE. This bit is valid only in CABAC decode , in both frame decoupled and non-frame-decoupled modes.&#xA;This error status bit is set when the ECD5 detects an error in the BE, due to an error indication from the FE. &#xA;The error indication from the FE is obtained as follows :&#xA;  - in frame decoupled mode, when the BE reaches an MB programmed as an error MB in ECD5_BE_ERROR_MB_CFG&#xA;  - in non-frame decoupled mode, when the  BE reaches an MB indicated as an error MB through internal signalling from the BE (TBD)" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="BE_DEC_ERR" rwaccess="RW" range="" description="BE Decoder Error.&#xA;Tthe exact source of error is reflected in BE_STATUS.BE_CORE_ERR_STATUS" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing. This bit is valid only in CAVLC decode.&#xA;This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing startcode search unit processing." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_INT_STRM0" description="Status of enabled sources for interrupt INT_STRM0.&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xA;  Read 0:  No enabled event pending  &#xA;  Read 1:  Event pending " width="32" offset="0x34" page = "0" acronym="__ALL___IRQ_STATUS_INT_STRM0">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Status bit indicating completion of &#xA;- in decode, DMA of 1 page of bitstream fetch from DDR to SL2 &#xA;- in encode, DMA of 1 page of bitstream write from SL2 to DDR" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR  or SL2 bitstream data descriptor loaded status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES in the BITSTRM0_CTRL register set are copied into the corresponding shadow register, when the DDR_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when DDR_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES in the BITSTRM0_CTRL register set are copied into the corresponding shadow register, when the SL2_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when SL2_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR or SL2 bitstream data descriptor underflow status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM0_CTRL register set  transitions to 0, and the corresponding non-shadow register -  DDR_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value.&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM0_CTRL register set  transitions to 0, and the corresponding non-shadow register -  SL2_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="DMA request status. This bit is valid only in SW interactive mode of bitstream DMA&#xA;- if &quot;1&quot; indicates that a request for DMA of 1 page of bitstream data is pending&#xA;Clearing this bit signals completion of DMA of the pag eto the H/W" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_INT1" description="Status of enabled sources for interrupt INT1.&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xA;  Read 0:  No enabled event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x38" page = "0" acronym="__ALL___IRQ_STATUS_INT1">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Status" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="DMA of first page of bitstream fetch from DDR to SL2 completed in decode status. This bit is valid only in CABAC decode." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search done. This  bit is valid only in CABAC decode." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done status" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Status" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed status. This  bit is valid only in CABAC decode." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Status" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) Status." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Status" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Status" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Status" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) Status." resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_INT_ERR1" description="Status of enabled sources for interrupt INT_ERR1.&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xA;  Read 0:  No enabled event pending  &#xA;  Read 1:  Event pending &#xA;&#xA;" width="32" offset="0x3C" page = "0" acronym="__ALL___IRQ_STATUS_INT_ERR1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="EOS_MISMATCH_ERR" rwaccess="RW" range="" description="End of slice mismatch error. This bit is valid only in CABAC decode.&#xA;This error status bit is set if the corresponding error enable bit (FE_FUNC.CABAC_CFG.EOS_MISMATCH_ERROR_ENABLE)  is set and one of the following conditions is true :&#xA;* There is no more data in the CABAC bitstream (more_rbsp_data() is false), but end of slice is not detected in the bitstream&#xA;* End of slice is detected in the CABAC bitstream, but there is still more data to be decoded in the slice (more_rbsp_data() is true)" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error. This bit is valid only in CABAC decode.&#xA;This error status bit is set if the corresponding error enable bit (FE_FUNC.CABAC_CFG.EOF_NOT_EOS_ERROR_ENABLE) is set and &#xA;if the following conditions is true :&#xA;- End of slice is not detected in the CABAC bitstream, but all MBs in the picture have been decoded." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error. This bit is valid only in CABAC decode.&#xA;This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing a startcode search after EOS." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CABAC_DEC_ERR" rwaccess="RW" range="" description="CABAC Decoder Error; the exact source of error is reflected in &#xA;FE_STATUS.CABAC_ERR_STATUS" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error. This error status bit is set if Temporal B Direct decode is disabled (by setting FE_FUNC.CABAC_CFG.TEMPORAL_B_DIRECT_ERROR_ENABLE to 1) and a Temporal B Direct MB is detected in the decoded (CABAC) bit stream" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error. This bit is valid only in CABAC decode.&#xA;This error status bit is set if the corresponding error enable bit (FE_FUNC.CABAC_CFG.EOF_NOT_EOS_ERROR_ENABLE) is set and &#xA;if the following conditions is true :&#xA;- End of slice is not detected in the CABAC bitstream, but all MBs in the picture have been decoded." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream descriptors were not programmed when bit stream DMA was initialized, error. This bit is valid only in CABAC decode.&#xA;This error status bit is set when bit-stream DMA is triggered (internally by the HW, or externally through SW programmation) but the bit-stream descriptors have not been programmed before this happens." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="During decode, underflow in bitstream during MB decode error. This bit is valid only in CABAC decode.&#xA;This error status bit is set when the ECD5 reached the end of the provided bitstream during macroblock decode." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="BE_DETECTED_ERR" rwaccess="RW" range="" description="FE error due to error detected in BE. This bit is valid only in CABAC decode in non-frame decoupled mode, or in CAVLC decode.&#xA;This error status bit is set when the ECD5 detects an error in the FE, due to an error indication from the BE  through internal signalling." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing. This error status bit is set when the ECD5 does not detect startcode even after decoding all the bitstream data provided, while doing startcode search unit processing." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS_INT_STRM1" description="Status of enabled sources for interrupt INT_STRM1.&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xA;  Read 0:  No enabled event pending  &#xA;  Read 1:  Event pending " width="32" offset="0x40" page = "0" acronym="__ALL___IRQ_STATUS_INT_STRM1">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Status bit indicating completion of &#xA;- in decode, DMA of 1 page of bitstream fetch from DDR to SL2 &#xA;- in encode, DMA of 1 page of bitstream write from SL2 to DDR" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR or SL2 bitstream data descriptor loaded status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES in the BITSTRM1_CTRL register set are copied into the corresponding shadow register, when the DDR_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when DDR_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES in the BITSTRM1_CTRL register set are copied into the corresponding shadow register, when the SL2_BITSTRM_INC_VALID_PAGES_SHADOW register contents transition to 0&#xA;Note that this bit is not set when the shadow registers are updated for the first time (i.e. when SL2_BITSTRM_INC_VALID_PAGES is  written for the first time (and the corresponding shadow register is empty)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR or SL2 bitstream data descriptor underflow status. &#xA;&#xA;In regular mode of bitstream DRM operation, this bit is set when contents of DDR_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM1_CTRL register set  transitions to 0, and the corresponding non-shadow register -  DDR_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value.&#xA;&#xA;In DMSP mode of bitstream DRM operation, this bit is set when contents of SL2_BITSTRM_INC_VALID_PAGES_SHADOW in the BITSTRM1_CTRL register set  transitions to 0, and the corresponding non-shadow register -  SL2_BITSTRM_INC_VALID_PAGES - has not yet been programmed with new value." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="DMA request status. This bit is valid only in SW interactive mode of bitstream DMA&#xA;- if &quot;1&quot; indicates that a request for DMA of 1 page of bitstream data is pending&#xA;Clearing this bit signals completion of DMA of the pag eto the H/W" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET_INT0" description="Interrupt enable for each of the sources for interrupt INT0&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Enable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled &#xA;" width="32" offset="0x50" page = "0" acronym="__ALL___IRQ_ENABLE_SET_INT0">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Interrupt enable" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="First bitstream page DMA done interrupt enable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search interrupt enable." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done interrupt enable" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Interrupt enable" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed interrupt enable." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Interrupt enable" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) interrupt enable." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Interrupt enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Interrupt Enable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Interrupt enable" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) interrupt enable" resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET_INT_ERR0" description="Interrupt enable for each of the sources for interrupt INT_ERR0&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Enable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x54" page = "0" acronym="__ALL___IRQ_ENABLE_SET_INT_ERR0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error interrupt enable" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error interrupt enable." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CAVLC_DEC_ERR" rwaccess="RW" range="" description="CAVLC Decoder Error Interrupt Enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error Interrupt Enable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error interrupt enable" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream initialization without bitstream descriptor programmation error interrupt enable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="Underflow/overflow in bitstream during MB decode/encode error interrupt enable." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FE_DETECTED_ERR" rwaccess="RW" range="" description="BE error due to error detected in FE interrupt enable." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="BE_DEC_ERR" rwaccess="RW" range="" description="BE Decoder Error interrupt enable" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET_INT_STRM0" description="Interrupt enable for each of the sources for interrupt INT_STRM0&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Enable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled &#xA;" width="32" offset="0x58" page = "0" acronym="__ALL___IRQ_ENABLE_SET_INT_STRM0">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Page of Bitstream DMA done interrupt enable. " resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor loaded interrupt enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor underflow interrupt enable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="S/W interactive DMA request interrupt enable" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET_INT1" description="Interrupt enable for each of the sources for interrupt INT1&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Enable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled &#xA;" width="32" offset="0x5C" page = "0" acronym="__ALL___IRQ_ENABLE_SET_INT1">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Interrupt enable" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="First bitstream page DMA done interrupt enable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search interrupt enable." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done interrupt enable" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Interrupt enable" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed interrupt enable." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Interrupt enable" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) interrupt enable." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Interrupt enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Interrupt Enable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Interrupt enable" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) interrupt enable" resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET_INT_ERR1" description="Interrupt enable for each of the sources for interrupt INT_ERR1&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Enable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x60" page = "0" acronym="__ALL___IRQ_ENABLE_SET_INT_ERR1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="EOS_MISMATCH_ERR" rwaccess="RW" range="" description="End of slice mismatch error interrupt enable." resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error interrupt enable" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error interrupt enable." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CABAC_DEC_ERR" rwaccess="RW" range="" description="CABAC Decoder Error Interrupt Enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error Interrupt Enable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error interrupt enable" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream initialization without bitstream descriptor programmation error interrupt enable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during MB decode error interrupt enable." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="BE_DETECTED_ERR" rwaccess="RW" range="" description="FE error due to error detected in BE interrupt enable." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET_INT_STRM1" description="Interrupt enable for each of the sources for interrupt INT_STRM1&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Enable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled &#xA;" width="32" offset="0x64" page = "0" acronym="__ALL___IRQ_ENABLE_SET_INT_STRM1">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Page of Bitstream DMA done interrupt enable. " resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor loaded interrupt enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor underflow interrupt enable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="S/W interactive DMA request interrupt enable" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR_INT0" description="Interrupt disable for each of the sources for interrupt INT0&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Disable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled &#xA;" width="32" offset="0x74" page = "0" acronym="__ALL___IRQ_ENABLE_CLR_INT0">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Interrupt disable" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="First bitstream page DMA done interrupt disable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search interrupt disable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done interrupt disable" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Interrupt disable" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed interrupt disable." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Interrupt disable" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) interrupt disable" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Interrupt disable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Interrupt disable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Interrupt disable" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) interrupt disable" resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR_INT_ERR0" description="Interrupt disable for each of the sources for interrupt INT_ERR0&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Disable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x78" page = "0" acronym="__ALL___IRQ_ENABLE_CLR_INT_ERR0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error interrupt disable" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error interrupt disable." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CAVLC_DEC_ERR" rwaccess="RW" range="" description="CAVLC Decoder Error Interrupt disable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error Interrupt disable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error interrupt disable" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream initialization without bitstream descriptor programmation error interrupt disable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="Underflow/overflow in bitstream during MB decode/encode error interrupt disable." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FE_DETECTED_ERR" rwaccess="RW" range="" description="BE error due to error detected in FE interrupt disable." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="BE_DEC_ERR" rwaccess="RW" range="" description="BE Decoder Error interrupt disable" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing" resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR_INT_STRM0" description="Interrupt disable for each of the sources for interrupt INT_STRM0&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Disable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x7C" page = "0" acronym="__ALL___IRQ_ENABLE_CLR_INT_STRM0">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Page of Bitstream DMA done interrupt disable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor loaded interrupt disable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor underflow interrupt disable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="S/W interactive DMA request interrupt disable" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR_INT1" description="Interrupt disable for each of the sources for interrupt INT1&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Disable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled &#xA;" width="32" offset="0x80" page = "0" acronym="__ALL___IRQ_ENABLE_CLR_INT1">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Interrupt disable" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="First bitstream page DMA done interrupt disable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search interrupt disable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done interrupt disable" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Interrupt disable" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed interrupt disable." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Interrupt disable" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) interrupt disable" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Interrupt disable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Interrupt disable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Interrupt disable" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) interrupt disable" resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR_INT_ERR1" description="Interrupt disable for each of the sources for interrupt INT_ERR1&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Disable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x84" page = "0" acronym="__ALL___IRQ_ENABLE_CLR_INT_ERR1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="EOS_MISMATCH_ERR" rwaccess="RW" range="" description="End of slice mismatch error interrupt disable." resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error interrupt enable" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error interrupt disable." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CABAC_DEC_ERR" rwaccess="RW" range="" description="CABAC Decoder Error Interrupt disable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error Interrupt disable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error interrupt disable" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream initialization without bitstream descriptor programmation error interrupt disable" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during MB decode error interrupt disable." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="BE_DETECTED_ERR" rwaccess="RW" range="" description="FE error due to error detected in BE interrupt disable." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR_INT_STRM1" description="Interrupt disable for each of the sources for interrupt INT_STRM1&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Disable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x88" page = "0" acronym="__ALL___IRQ_ENABLE_CLR_INT_STRM1">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Page of Bitstream DMA done interrupt disable" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor loaded interrupt disable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor underflow interrupt disable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="RW" range="" description="S/W interactive DMA request interrupt disable" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG_INT0" description="Interrupt blocking configuration for interrupt INT0&#xA;&#xA;If a bit in this register is set to &quot;1&quot;, the ECD5 halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xA;&#xA;If a bit in this register is set to &quot;0&quot;, the ECD5 does not halt after it generates an interrupt for the corresponding interrupt source&#xA;&#xA;The configuration in this register only apply to enabled interrupt sources&#xA;&#xA;Note : The halt on blocking interrupt is independent for FE and BE; i.e. if BE generates a blocking interrupt, only the BE is halted until ack is received; the FE continues processing." width="32" offset="0x98" page = "0" acronym="__ALL___IRQ_BLOCKING_CFG_INT0">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row Interrupt blocking configuration" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="First bitstream page DMA done interrupt blocking configuration" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search interrupt blocking configuration" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done interrupt blocking configuration" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame Interrupt blocking configuration" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed interrupt blocking configuration." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock Interrupt blocking configuration" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) interrupt blocking configuration" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe Interrupt blocking configuration" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done Interrupt blocking configuration" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice Interrupt blocking configuration" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) interrupt blocking configuration" resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG_INT_ERR0" description="Interrupt blocking configuration for interrupt INT_ERR0&#xA;&#xA;If a bit in this register is set to &quot;1&quot;, the ECD5 halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xA;&#xA;If a bit in this register is set to &quot;0&quot;, the ECD5 does not halt after it generates an interrupt for the corresponding interrupt source&#xA;&#xA;The configuration in this register only apply to enabled interrupt sources&#xA;&#xA;Note : The halt on blocking interrupt is independent for FE and BE; i.e. if BE generates a blocking interrupt, only the BE is halted until ack is received; the FE continues processing." width="32" offset="0x9C" page = "0" acronym="__ALL___IRQ_BLOCKING_CFG_INT_ERR0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error interrupt blocking configuration" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error interrupt blocking configuration." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CAVLC_DEC_ERR" rwaccess="RW" range="" description="CAVLC Decoder Error interrupt blocking configuration" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error interrupt blocking configuration" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error interrupt blocking configuration" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream initialization without bitstream descriptor programmation error interrupt blocking configuration." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="Underflow/overflow in bitstream during MB decode/encode error interrupt blocking configuration." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="FE_DETECTED_ERR" rwaccess="RW" range="" description="BE error due to error detected in FE interrupt blocking configuration." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="BE_DEC_ERR" rwaccess="RW" range="" description="BE Decoder Error interrupt blocking configuration" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing interrupt blocking configuration." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG_INT_STRM0" description="Interrupt blocking configuration for interrupt INT_STRM0&#xA;&#xA;If a bit in this register is set to &quot;1&quot;, the ECD5 halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xA;&#xA;If a bit in this register is set to &quot;0&quot;, the ECD5 does not halt after it generates an interrupt for the corresponding interrupt source&#xA;&#xA;The configuration in this register only apply to enabled interrupt sources&#xA;&#xA;Note : The halt on blocking interrupt is independent for FE and BE; i.e. if BE generates a blocking interrupt, only the BE is halted until ack is received; the FE continues processing." width="32" offset="0xA0" page = "0" acronym="__ALL___IRQ_BLOCKING_CFG_INT_STRM0">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Page of Bitstream DMA done interrupt blocking configuration" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor loaded interrupt blocking configuration" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor underflow interrupt blocking configuration" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="R" range="" description="S/W interactive DMA request interrupt blocking configuration. This interrupt is always blocking." resetval="1" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG_INT1" description="Interrupt blocking configuration for interrupt INT1&#xA;&#xA;If a bit in this register is set to &quot;1&quot;, the ECD5 halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xA;&#xA;If a bit in this register is set to &quot;0&quot;, the ECD5 does not halt after it generates an interrupt for the corresponding interrupt source&#xA;&#xA;The configuration in this register only apply to enabled interrupt sources&#xA;&#xA;Note : The halt on blocking interrupt is independent for FE and BE; i.e. if BE generates a blocking interrupt, only the BE is halted until ack is received; the FE continues processing." width="32" offset="0xA4" page = "0" acronym="__ALL___IRQ_BLOCKING_CFG_INT1">
        <bitfield id="EOR" rwaccess="RW" range="" description="End of Row interrupt blocking configuration" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="24" width="20"/>
        <bitfield id="FIRST_BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="First bitstream page DMA done interrupt blocking configuration" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_DONE" rwaccess="RW" range="" description="Unit processing startcode search interrupt blocking configuration" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SLICE_INIT_DONE" rwaccess="RW" range="" description="Slice init done interrupt blocking configuration" resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="EOF" rwaccess="RW" range="" description="End of Frame interrupt blocking configuration" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="BITSTRM_DMA_TERM_DONE" rwaccess="RW" range="" description="Bitstream DMA termination completed interrupt blocking configuration." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOMB" rwaccess="RW" range="" description="End of Macroblock interrupt blocking configuration" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="EONMB_1" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 1 expired) interrupt blocking configuration" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="EOP" rwaccess="RW" range="" description="End of Pipe interrupt blocking configuration" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="AUTO_LD_DONE" rwaccess="RW" range="" description="Auto Load Done interrupt blocking configuration" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOS" rwaccess="RW" range="" description="End of Slice interrupt blocking configuration" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="EONMB_0" rwaccess="RW" range="" description="End of N Macroblock (i.e. counter 0 expired) interrupt blocking configuration" resetval="0" end="25" begin="25" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG_INT_ERR1" description="Interrupt blocking configuration for interrupt INT_ERR1&#xA;&#xA;If a bit in this register is set to &quot;1&quot;, the ECD5 halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xA;&#xA;If a bit in this register is set to &quot;0&quot;, the ECD5 does not halt after it generates an interrupt for the corresponding interrupt source&#xA;&#xA;The configuration in this register only apply to enabled interrupt sources&#xA;&#xA;Note : The halt on blocking interrupt is independent for FE and BE; i.e. if BE generates a blocking interrupt, only the BE is halted until ack is received; the FE continues processing." width="32" offset="0xA8" page = "0" acronym="__ALL___IRQ_BLOCKING_CFG_INT_ERR1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="EOS_MISMATCH_ERR" rwaccess="RW" range="" description="End of slice mismatch error interrupt blocking configuration." resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="RW" range="" description="End of slice overrun error interrupt enable" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SCS_ON_EOS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search after EOS error interrupt blocking configuration." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="CABAC_DEC_ERR" rwaccess="RW" range="" description="CABAC Decoder Error interrupt blocking configuration" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERR" rwaccess="RW" range="" description="Temporal B Direct Detected Error interrupt blocking configuration" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOF_NOT_EOS_ERR" rwaccess="RW" range="" description="End of frame is not end of slice error interrupt blocking configuration" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="BITSTREAM_UNINIT_ERR" rwaccess="RW" range="" description="Bitstream initialization without bitstream descriptor programmation error interrupt blocking configuration." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="MB_BITSTRM_FLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during MB decode error interrupt blocking configuration." resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="BE_DETECTED_ERR" rwaccess="RW" range="" description="FE error due to error detected in BE interrupt blocking configuration." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="UP_SCS_BITSTRM_UNDERFLOW_ERR" rwaccess="RW" range="" description="Underflow in bitstream during startcode search unit processing interrupt blocking configuration." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG_INT_STRM1" description="Interrupt blocking configuration for interrupt INT_STRM1&#xA;&#xA;If a bit in this register is set to &quot;1&quot;, the ECD5 halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xA;&#xA;If a bit in this register is set to &quot;0&quot;, the ECD5 does not halt after it generates an interrupt for the corresponding interrupt source&#xA;&#xA;The configuration in this register only apply to enabled interrupt sources&#xA;&#xA;Note : The halt on blocking interrupt is independent for FE and BE; i.e. if BE generates a blocking interrupt, only the BE is halted until ack is received; the FE continues processing." width="32" offset="0xAC" page = "0" acronym="__ALL___IRQ_BLOCKING_CFG_INT_STRM1">
        <bitfield id="BITSTRM_PAGE_DONE" rwaccess="RW" range="" description="Page of Bitstream DMA done interrupt blocking configuration" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="BITSTRM_DESCR_LOADED" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor loaded interrupt blocking configuration" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="BITSTRM_DESCR_UNDERFLOW" rwaccess="RW" range="" description="DDR/SL2 bitstream data descriptor underflow interrupt blocking configuration" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="BITSTRM_DMA_REQ" rwaccess="R" range="" description="S/W interactive DMA request interrupt blocking configuration. This interrupt is always blocking." resetval="1" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___ECD5_COMMON_CFG" description="ECD5 Common configuration - common for FE and BE" width="32" offset="0xC0" page = "0" acronym="__ALL___ECD5_COMMON_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="CABAC_FRAME_DECOUPLING_EN" rwaccess="RW" range="" description="Specifies if frame level decoupling is enabled for CABAC&#xA;0 - No frame level decoupling&#xA;1 - Frame level decoupling enabled" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___ECD5_CHANNEL_SWITCH_CTRL" description="ECD5 Channel switching control &#xA;&#xA;This register controls the channel switching behaviour of ECD5. This register is used for both FE and BE switching.&#xA;This register is used only in decode mode (since in encode, the ECD5 is not the head of the pipe)&#xA;Note : Channel switching has to be disabled in frame decoupling mode (ECD5_COMMON_CFG.CABAC_FRAME_DECOUPLING_EN = 1), since channel switching is not specified in this mode" width="32" offset="0xC4" page = "0" acronym="__ALL___ECD5_CHANNEL_SWITCH_CTRL">
        <bitfield id="MB_Y" rwaccess="RW" range="" description="Specifies the Y position in the frame, of the MB, after which, switching happens , i.e. end of pipe will be asserted on reaching end of slice" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="30" width="6"/>
        <bitfield id="MB_X" rwaccess="RW" range="" description="Specifies the X position in the frame, of the MB, after which, switching happens , i.e. end of pipe will be asserted on reaching end of slice" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Specifies if channel switching is enabled&#xA;0 - Disabled; 1 - Enabled" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___ECD5_ICONT_INTF_CTRL" description="ECD5 Control for direct bitstream communication interface with iCont" width="32" offset="0xC8" page = "0" acronym="__ALL___ECD5_ICONT_INTF_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Specifies if direct bitstream communication interface with iCont is enabled&#xA;0 - Disable  interface &#xA;1 - Enable  interface " resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___ECD5_BIN_SBC_CFG" description="ECD5 Bin SBC configuration" width="32" offset="0xCC" page = "0" acronym="__ALL___ECD5_BIN_SBC_CFG">
        <bitfield id="WORD_MODE_BYPASS_EN" rwaccess="RW" range="" description="If 1, enables the bypass mode for all the bin SBCs in word mode; debug only" resetval="1" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___FE_ENABLE" description="FE Enable" width="32" offset="0xE0" page = "0" acronym="__ALL___FE_ENABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Setting this bit enables the FE Engine. This bit is cleared on end of frame/sub-frame." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___FE_UNIT_ENABLE" description="FE Unit Enable" width="32" offset="0xE4" page = "0" acronym="__ALL___FE_UNIT_ENABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="26" width="26"/>
        <bitfield id="UP_FUNC" rwaccess="RW" range="" description="Specifies the function to trigger in unit processing mode (MODE == 0). Irrelevant in frame mode (MODE == 1)&#xA; 0x00 - Slice Data Processing&#xA; 0x01 - Startcode Search &#xA; 0x02 - Bitstream DMA Initialization&#xA; 0x03 - Bitstream DMA termination&#xA; 0x04 - End of Pipe Processing &#xA; Other values are unsupported" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Setting this bit triggers the selected engine/flow. For slice data processing, this bit needs to be set to trigger the slice data processing flow, after the slice header decoding is complete.&#xA;This bit is cleared on completion of the selected engine/flow processing.&#xA;Writing '0' is ignored. Setting to '1' while already set is also ignored. The bit should be set only when it is '0', i.e. no processing function is currently active" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___FE_MB_ENABLE" description="FE MB Enable" width="32" offset="0xE8" page = "0" acronym="__ALL___FE_MB_ENABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Triggers the FE MB processing engine, when MB level control is enabled (FUNC_MMR.FE_L1_CFG_0.SDP_MB_MODE == 1 )&#xA;This bit is cleared on completion of MB processing" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___FE_PROGRAM_AUTO_LOAD" description="Enable and SL2 location of the Auto Load MMR Image" width="32" offset="0xEC" page = "0" acronym="__ALL___FE_PROGRAM_AUTO_LOAD">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="AUTO_PROGRAM_ADDR" rwaccess="RW" range="" description="Program Auto Load SL2 Base Address; the last 4 bits are ignored and are assumed 0" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="AUTO_PROGRAM_LOAD_EN" rwaccess="RW" range="" description="1 =&gt; Program Auto Load Enabled" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___FE_CONTEXT_AUTO_LOAD_STORE" description="Enable and SL2 location of the Context MMR Image&#xA;Note : Currently unused; reserved for future use." width="32" offset="0xF0" page = "0" acronym="__ALL___FE_CONTEXT_AUTO_LOAD_STORE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="29" width="8"/>
        <bitfield id="AUTO_CONTEXT_LOAD_EN" rwaccess="RW" range="" description="1 =&gt; Context Auto Load Enabled" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="AUTO_CONTEXT_ADDR" rwaccess="RW" range="" description="Context Auto Load / Store SL2 Base Address" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="AUTO_CONTEXT_STORE_EN" rwaccess="RW" range="" description="1 =&gt; Context Auto Store Enabled" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___FE_MB_COUNT_CTRL_0" description="Control for FE N-MB Interrupt 0" width="32" offset="0xF4" page = "0" acronym="__ALL___FE_MB_COUNT_CTRL_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of MBs, after which FE N-MB interrupt 0 needs to be generated. If 1, interrupt generated every MB.&#xA;MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Enable/disable counter to generate FE N-MB interrupt 0" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___FE_MB_COUNTER_0" description="Count of number of MBs completed, for controlling FE N-MB interrupt 0" width="32" offset="0xF8" page = "0" acronym="__ALL___FE_MB_COUNTER_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="COUNTER" rwaccess="RW" range="" description="If FE_MB_COUNT_CTRL_0.EN == 1, this field is incremented, and then compared against FE_MB_COUNT_CTRL_0.MAX_COUNT, for each MB executed.&#xA;If compare matches (and FE_MB_COUNT_CTRL_0.EN == 1 ), FE N-MB  interrupt 0 is generated (if the interrupt is enabled), and the field is reset to 0." resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___FE_MB_COUNT_CTRL_1" description="Control for FE N-MB Interrupt 1" width="32" offset="0xFC" page = "0" acronym="__ALL___FE_MB_COUNT_CTRL_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of MBs, after which FE N-MB interrupt 1 needs to be generated. If 1, interrupt generated every MB. &#xA;MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Enable/disable counter to generate FE N-MB interrupt 1" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___FE_MB_COUNTER_1" description="Count of number of MBs completed, for controlling FE N-MB interrupt 1" width="32" offset="0x100" page = "0" acronym="__ALL___FE_MB_COUNTER_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="COUNTER" rwaccess="RW" range="" description="If FE_MB_COUNT_CTRL_1.EN == 1, this field is incremented, and then compared against FE_MB_COUNT_CTRL_1.MAX_COUNT, for each MB executed.&#xA;If compare matches ( and FE_MB_COUNT_CTRL_1.EN == 1 ), FE N-MB  interrupt 1 is generated (if the interrupt is enabled), and the field is reset to 0." resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___BE_ENABLE" description="BE Enable" width="32" offset="0x120" page = "0" acronym="__ALL___BE_ENABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Setting this bit enables the BE Engine. This bit is cleared on end of frame/sub-frame." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___BE_UNIT_ENABLE" description="BE Unit Enable&#xA;This register is valid only in encode and CAVLC decode. It is unused in CABAC decode." width="32" offset="0x124" page = "0" acronym="__ALL___BE_UNIT_ENABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="26" width="11"/>
        <bitfield id="UP_FUNC" rwaccess="RW" range="" description="Specifies the function to trigger for encode and CAVLC decode.&#xA; 0x00 - Slice Data Processing&#xA; 0x01 - Startcode Search&#xA; 0x02 - Bitstream DMA initialization&#xA; 0x03 - Bitstream DMA termination&#xA; 0x04 - End of Pipe Processing &#xA; Other values are unsupported" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="1" begin="15" width="15"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Setting this bit triggers the selected engine/flow. For slice data processing, this bit needs to be set to trigger the slice data processing flow, after the slice header decoding is complete.&#xA;This bit is cleared on completion of the selected engine/flow processing.&#xA;Writing '0' is ignored. Setting to '1' while already set is also ignored. The bit should be set only when it is '0', i.e. no processing function is currently active" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___BE_MB_ENABLE" description="BE MB Enable" width="32" offset="0x128" page = "0" acronym="__ALL___BE_MB_ENABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Triggers the BE MB processing engine, when MB level control is enabled (FUNC_MMR.BE_L1_CFG_0.SDP_MB_MODE == 1 )&#xA;This bit is cleared on completion of MB processing" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___BE_ENTROPY_MODE" description="BE Entropy Coding mode" width="32" offset="0x12C" page = "0" acronym="__ALL___BE_ENTROPY_MODE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="VALID" rwaccess="RW" range="" description="1 =&gt; The entropy mode setting is valid&#xA;0 =&gt; The entropy coding mode is not valid&#xA;  The ECD5 BE logic waits until this bit is set, before it starts the actual processing of data." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="ENTROPY_CODING_MODE" rwaccess="RW" range="" description="Specifies the entropy coding scheme for the BE logic&#xA; 0 - CAVLC&#xA; 1 - CABAC" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="1" begin="15" width="15"/>
    </register>
    <register id="__ALL___BE_PROGRAM_AUTO_LOAD" description="Enable and SL2 location of the Auto Load MMR Image" width="32" offset="0x130" page = "0" acronym="__ALL___BE_PROGRAM_AUTO_LOAD">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="AUTO_PROGRAM_ADDR" rwaccess="RW" range="" description="Program Auto Load SL2 Base Address" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="AUTO_PROGRAM_LOAD_EN" rwaccess="RW" range="" description="1 =&gt; Program Auto Load Enabled" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___BE_CONTEXT_AUTO_LOAD_STORE" description="Enable and SL2 location of the Context MMR Image&#xA;Note : Currently unused; reserved for future use." width="32" offset="0x134" page = "0" acronym="__ALL___BE_CONTEXT_AUTO_LOAD_STORE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="29" width="8"/>
        <bitfield id="AUTO_CONTEXT_LOAD_EN" rwaccess="RW" range="" description="1 =&gt; Context Auto Load Enabled" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="AUTO_CONTEXT_ADDR" rwaccess="RW" range="" description="Context Auto Load / Store SL2 Base Address" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="AUTO_CONTEXT_STORE_EN" rwaccess="RW" range="" description="1 =&gt; Context Auto Store Enabled" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___BE_ERROR_MB_CFG" description="ECD5 BE Error MB configuration&#xA;This register is to be written by SW only  in frame decoupled mode for CABAC decode in the BE. This register specifies if an erroneous MB was decoded in the FE in the current frame (when it was decoded earlier in the FE), and if so the address of the next MB that has the error. &#xA;In non-frame decoupled mode and in CABAC decode, this register is set by the FE H/W to indicate to the BE if an error was detected by the FE, and the MB in which the error was detected." width="32" offset="0x138" page = "0" acronym="__ALL___BE_ERROR_MB_CFG">
        <bitfield id="MB_Y" rwaccess="RW" range="" description="Specifies the Y position of the next MB that is erroneous (detected to be in error by the FE) in the current frame" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="30" width="6"/>
        <bitfield id="MB_X" rwaccess="RW" range="" description="Specifies the X position of the next MB that is erroneous (detected to be in error by the FE) in the current frame" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
        <bitfield id="ERR_MB_PRESENT" rwaccess="RW" range="" description="Specifies if an erroneous MB is present in the current frame, in the future, from the current point of decoding. &#xA;If there is no other MB that is erroneous in the current frame, this bit will have to be reset, before re-enabling the BE after the previous error.&#xA;This bit should be written by SW only in the frame decoupled configuration, and when the BE is triggered for CABAC decoding.&#xA;In non-frame decoupled mode CABAC decode, this bit will be set by the H/W if an error is detected by the FE." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___BE_MB_COUNT_CTRL_0" description="Control forBFE N-MB Interrupt 0" width="32" offset="0x13C" page = "0" acronym="__ALL___BE_MB_COUNT_CTRL_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of MBs, after which BE N-MB interrupt 0 needs to be generated. If 1, interrupt generated every MB.&#xA;MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Enable/disable counter to generate BE N-MB interrupt 0" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___BE_MB_COUNTER_0" description="Count of number of MBs completed, for controlling BE N-MB interrupt 0" width="32" offset="0x140" page = "0" acronym="__ALL___BE_MB_COUNTER_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="COUNTER" rwaccess="RW" range="" description="If BE_MB_COUNT_CTRL_0.EN == 1, this field is incremented, and then compared against BE_MB_COUNT_CTRL_0.MAX_COUNT, for each MB executed.&#xA;If compare matches ( and BE_MB_COUNT_CTRL_0.EN == 1 ), BE N-MB  interrupt 0 is generated (if the interrupt is enabled), and the field is reset to 0." resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___BE_MB_COUNT_CTRL_1" description="Control for BE N-MB Interrupt 1" width="32" offset="0x144" page = "0" acronym="__ALL___BE_MB_COUNT_CTRL_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="30" width="13"/>
        <bitfield id="MAX_COUNT" rwaccess="RW" range="" description="Number of MBs, after which BE N-MB interrupt 1 needs to be generated. If 1, interrupt generated every MB.&#xA;MAX_COUNT of 0 is illegal; EN bit should be 0 if MAX_COUNT = 0." resetval="0" end="0" begin="17" width="18"/>
        <bitfield id="EN" rwaccess="RW" range="" description="Enable/disable counter to generate BE N-MB interrupt 1" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___BE_MB_COUNTER_1" description="Count of number of MBs completed, for controlling BE N-MB interrupt 1" width="32" offset="0x148" page = "0" acronym="__ALL___BE_MB_COUNTER_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="COUNTER" rwaccess="RW" range="" description="If BE_MB_COUNT_CTRL_1.EN == 1, this field is incremented, and then compared against BE_MB_COUNT_CTRL_1.MAX_COUNT, for each MB executed.&#xA;If compare matches ( and BE_MB_COUNT_CTRL_1.EN == 1 ), BE N-MB  interrupt 1 is generated (if the interrupt is enabled), and the field is reset to 0." resetval="0" end="0" begin="17" width="18"/>
    </register>
    <register id="__ALL___BE_SPARE_BC_ENABLE" description="Enable for dependency on spare BCs" width="32" offset="0x14C" page = "0" acronym="__ALL___BE_SPARE_BC_ENABLE">
        <bitfield id="PROD_0" rwaccess="RW" range="" description="1 - Enable dependency on spare producer SL2BC" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="1" begin="15" width="15"/>
        <bitfield id="CONS_0" rwaccess="RW" range="" description="1 - Enable dependency on spare consumer SL2BC" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___FE_BC_CLEAR" description="BC Clear Register for FE in frame decoupled mode&#xA;Setting a bit initializes the corresponding BC (if buffer controller present) and/or the corresponding BC write interface (if present)&#xA;The bits are auto-cleared   " width="32" offset="0x160" page = "0" acronym="__ALL___FE_BC_CLEAR">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="30" width="31"/>
        <bitfield id="SLICEINFO_BC_CLEAR" rwaccess="W" range="" description="BC Clear for sliceInfo BC; Setting this bit to &quot;1&quot; &#xA;  - Initializes the input sliceInfo BC" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___BC_CLEAR" description="BC Clear Register&#xA;Setting a bit initializes the corresponding BC (if buffer controller present) and/or the corresponding BC write interface (if present)&#xA;The bits are auto-cleared   " width="32" offset="0x164" page = "0" acronym="__ALL___BC_CLEAR">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="28" width="13"/>
        <bitfield id="TOP_NEIGHB_MVDATA_BC_CLEAR" rwaccess="W" range="" description="BC Clear for Top_Neighb_MVData  BC; Setting this bit to &quot;1&quot;&#xA;  - Initializes the output Top_Neighb_MVData BC interface" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SLICEINFO_BC_CLEAR" rwaccess="W" range="" description="BC Clear for sliceInfo BC; Setting this bit to &quot;1&quot; &#xA;  - Initializes the input sliceInfo BC&#xA;  - Initializes the output sliceInfo BC interface&#xA;  - Initializes the internal sliceInfo BC between FE and BE" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="SPARE_PROD_BC_0_CLEAR" rwaccess="W" range="" description="BC Clear for iCONT BC# 0; Setting this bit to &quot;1&quot;&#xA;  - Initializes the input spare BC #0" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="SPARE_CONSM_BC_0_CLEAR" rwaccess="W" range="" description="BC Clear for iCONT BC#; Setting this bit to &quot;1&quot;&#xA;  - Initializes the input spare BC #1" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="RESIDUAL_BC_CLEAR" rwaccess="W" range="" description="BC Clear for Residual BC; Setting this bit to &quot;1&quot;&#xA;  - Initializes the input residual BC&#xA;  - Initializes the output residual BC interface" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="MBINFO_BC_CLEAR" rwaccess="W" range="" description="BC Clear for MBInfo BC; Setting this bit to &quot;1&quot;&#xA;  - Initializes the input MBInfo BC&#xA;  - Initializes the output MBInfo top BC interface&#xA;  - Initializes the output MBInfo bottom BC interface&#xA;  - Initializes the internal MB level BC between FE and BE" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="5" begin="15" width="11"/>
        <bitfield id="REMBINFO_BC_CLEAR" rwaccess="W" range="" description="BC Clear for refLayer ECd MBInfo BC; Setting this bit to &quot;1&quot;&#xA;  - Initializes the input interLayerInfo BC" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="NF1_BC_CLEAR" rwaccess="W" range="" description="BC Clear for NearNeighbourFlag BC; Setting this bit to &quot;1&quot;&#xA;  - Initializes the output NF1 BC interface" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___FE_BIN0_SBC_CTRL" description="FE Bin stream 0 SBC Control" width="32" offset="0x180" page = "0" acronym="__ALL___FE_BIN0_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="OPEN_FOR_WRITING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for writing; automatically cleared on open completion" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___FE_BIN0_SBC_STAT" description="FE Bin stream 0 SBC Status" width="32" offset="0x184" page = "0" acronym="__ALL___FE_BIN0_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an overflow error is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___FE_BIN0_SBC_PTR" description="FE Bin stream 0 SBC SL2 pointer" width="32" offset="0x188" page = "0" acronym="__ALL___FE_BIN0_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___FE_BIN0_SBC_TOTAL_COUNT" description="FE Bin stream 0 Number of bins written by the codec" width="32" offset="0x18C" page = "0" acronym="__ALL___FE_BIN0_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits written by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___FE_BIN1_SBC_CTRL" description="FE Bin stream 1 SBC Control" width="32" offset="0x1A0" page = "0" acronym="__ALL___FE_BIN1_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="OPEN_FOR_WRITING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for writing; automatically cleared on open completion" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___FE_BIN1_SBC_STAT" description="FE Bin stream 1 SBC Status" width="32" offset="0x1A4" page = "0" acronym="__ALL___FE_BIN1_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an overflow error is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___FE_BIN1_SBC_PTR" description="FE Bin stream 1 SBC SL2 pointer" width="32" offset="0x1A8" page = "0" acronym="__ALL___FE_BIN1_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___FE_BIN1_SBC_TOTAL_COUNT" description="FE Bin stream 1 Number of bins written by the codec" width="32" offset="0x1AC" page = "0" acronym="__ALL___FE_BIN1_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits written by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___FE_BIN2_SBC_CTRL" description="FE Bin stream 2 SBC Control" width="32" offset="0x1C0" page = "0" acronym="__ALL___FE_BIN2_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="OPEN_FOR_WRITING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for writing; automatically cleared on open completion" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___FE_BIN2_SBC_STAT" description="FE Bin stream 2 SBC Status" width="32" offset="0x1C4" page = "0" acronym="__ALL___FE_BIN2_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an overflow error is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___FE_BIN2_SBC_PTR" description="FE Bin stream 2 SBC SL2 pointer" width="32" offset="0x1C8" page = "0" acronym="__ALL___FE_BIN2_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___FE_BIN2_SBC_TOTAL_COUNT" description="FE Bin stream 2 Number of bins written by the codec" width="32" offset="0x1CC" page = "0" acronym="__ALL___FE_BIN2_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits written by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___FE_BIN3_SBC_CTRL" description="FE Bin stream 3 SBC Control" width="32" offset="0x1E0" page = "0" acronym="__ALL___FE_BIN3_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="OPEN_FOR_WRITING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for writing; automatically cleared on open completion" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___FE_BIN3_SBC_STAT" description="FE Bin stream 3 SBC Status" width="32" offset="0x1E4" page = "0" acronym="__ALL___FE_BIN3_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an overflow error is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___FE_BIN3_SBC_PTR" description="FE Bin stream 3 SBC SL2 pointer" width="32" offset="0x1E8" page = "0" acronym="__ALL___FE_BIN3_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___FE_BIN3_SBC_TOTAL_COUNT" description="FE Bin stream 3 Number of bins written by the codec" width="32" offset="0x1EC" page = "0" acronym="__ALL___FE_BIN3_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits written by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___BE_BIN0_SBC_CTRL" description="BE Bin stream 0 SBC Control" width="32" offset="0x200" page = "0" acronym="__ALL___BE_BIN0_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="OPEN_FOR_READING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___BE_BIN0_SBC_STAT" description="BE Bin stream 0 SBC Status" width="32" offset="0x204" page = "0" acronym="__ALL___BE_BIN0_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an underflowerror is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_BIN0_SBC_PTR" description="BE Bin stream 0 SBC SL2 pointer" width="32" offset="0x208" page = "0" acronym="__ALL___BE_BIN0_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___BE_BIN0_SBC_TOTAL_COUNT" description="BE Bin stream 0 Number of bins read by the codec" width="32" offset="0x20C" page = "0" acronym="__ALL___BE_BIN0_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits read by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___BE_BIN1_SBC_CTRL" description="BE Bin stream 1 SBC Control" width="32" offset="0x220" page = "0" acronym="__ALL___BE_BIN1_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="OPEN_FOR_READING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___BE_BIN1_SBC_STAT" description="BE Bin stream 1 SBC Status" width="32" offset="0x224" page = "0" acronym="__ALL___BE_BIN1_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an underflowerror is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_BIN1_SBC_PTR" description="BE Bin stream 1 SBC SL2 pointer" width="32" offset="0x228" page = "0" acronym="__ALL___BE_BIN1_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___BE_BIN1_SBC_TOTAL_COUNT" description="BE Bin stream 1 Number of bins read by the codec" width="32" offset="0x22C" page = "0" acronym="__ALL___BE_BIN1_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits read by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___BE_BIN2_SBC_CTRL" description="BE Bin stream 2 SBC Control" width="32" offset="0x240" page = "0" acronym="__ALL___BE_BIN2_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="OPEN_FOR_READING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___BE_BIN2_SBC_STAT" description="BE Bin stream 2 SBC Status" width="32" offset="0x244" page = "0" acronym="__ALL___BE_BIN2_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an underflowerror is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_BIN2_SBC_PTR" description="BE Bin stream 2 SBC SL2 pointer" width="32" offset="0x248" page = "0" acronym="__ALL___BE_BIN2_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___BE_BIN2_SBC_TOTAL_COUNT" description="BE Bin stream 2 Number of bins read by the codec" width="32" offset="0x24C" page = "0" acronym="__ALL___BE_BIN2_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits read by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___BE_BIN3_SBC_CTRL" description="BE Bin stream 3 SBC Control" width="32" offset="0x260" page = "0" acronym="__ALL___BE_BIN3_SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="OPEN_FOR_READING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___BE_BIN3_SBC_STAT" description="BE Bin stream 3 SBC Status" width="32" offset="0x264" page = "0" acronym="__ALL___BE_BIN3_SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an underflowerror is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_BIN3_SBC_PTR" description="BE Bin stream 3 SBC SL2 pointer" width="32" offset="0x268" page = "0" acronym="__ALL___BE_BIN3_SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x0"
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
    </register>
    <register id="__ALL___BE_BIN3_SBC_TOTAL_COUNT" description="BE Bin stream 3 Number of bins read by the codec" width="32" offset="0x26C" page = "0" acronym="__ALL___BE_BIN3_SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="Total bits read by the codec; this register can be written w/ initial value before the SBC is opened" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___FE_DRM_CTRL_BIN0" description="DRM Control for bin stream 0 in FE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x280" page = "0" acronym="__ALL___FE_DRM_CTRL_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___FE_DRM_CTRL_BIN1" description="DRM Control for bin stream 1in FE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x284" page = "0" acronym="__ALL___FE_DRM_CTRL_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___FE_DRM_CTRL_BIN2" description="DRM Control for bin stream 2 in FE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x288" page = "0" acronym="__ALL___FE_DRM_CTRL_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___FE_DRM_CTRL_BIN3" description="DRM Control for bin stream 3 in FE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x28C" page = "0" acronym="__ALL___FE_DRM_CTRL_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_BIN0" description="DRM Control for bin stream 0 in BE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x2A0" page = "0" acronym="__ALL___BE_DRM_CTRL_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_BIN1" description="DRM Control for bin stream 1 in BE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x2A4" page = "0" acronym="__ALL___BE_DRM_CTRL_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_BIN2" description="DRM Control for bin stream 2 in BE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x2A8" page = "0" acronym="__ALL___BE_DRM_CTRL_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_BIN3" description="DRM Control for bin stream 3 in BE&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x2AC" page = "0" acronym="__ALL___BE_DRM_CTRL_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then all in-progress and pending DMA is completed." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate availability of at least 1 empty page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_SLICEINFO" description="DRM Control for sliceInfo&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x2B0" page = "0" acronym="__ALL___BE_DRM_CTRL_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_COL_MBHDRINFO_TOP" description="DRM Control for colocated top MBHdrInfo&#xA;Note : Valid only in decode" width="32" offset="0x2B4" page = "0" acronym="__ALL___BE_DRM_CTRL_COL_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_COL_MBMVINFO_TOP" description="DRM Control for colocated top MBMVInfo&#xA;Note : Valid only in decode" width="32" offset="0x2B8" page = "0" acronym="__ALL___BE_DRM_CTRL_COL_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_COL_MBHDRINFO_BOT" description="DRM Control for colocated bottom MBHdrInfo&#xA;Note : Valid only in decode" width="32" offset="0x2BC" page = "0" acronym="__ALL___BE_DRM_CTRL_COL_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_COL_MBMVINFO_BOT" description="DRM Control for colocated bottom MBMVInfo&#xA;Note : Valid only in decode" width="32" offset="0x2C0" page = "0" acronym="__ALL___BE_DRM_CTRL_COL_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_MBHDRINFO_TOP" description="DRM Control for current top MBHdrInfo&#xA;Note : Valid only in decode" width="32" offset="0x2C4" page = "0" acronym="__ALL___BE_DRM_CTRL_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_MBMVINFO_TOP" description="DRM Control for current top MBMVInfo&#xA;Note : Valid only in decode" width="32" offset="0x2C8" page = "0" acronym="__ALL___BE_DRM_CTRL_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_MBHDRINFO_BOT" description="DRM Control for current bottom MBHdrInfo&#xA;Note : Valid only in decode" width="32" offset="0x2CC" page = "0" acronym="__ALL___BE_DRM_CTRL_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___BE_DRM_CTRL_MBMVINFO_BOT" description="DRM Control for current bottom MBMVInfo&#xA;Note : Valid only in decode" width="32" offset="0x2D0" page = "0" acronym="__ALL___BE_DRM_CTRL_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then any in-progress DMA is completed, and any pending DMA is discarded." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Debug only. Initializes the DRM channel control FSM" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate fill of 1 page in the buffer. " resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___DRM_CTRL" description="DRM Control for bitstream" width="32" offset="0x310" page = "0" acronym="__ALL___DRM_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="RESET_STATUS" rwaccess="RW" range="" description="Reset the status bits in DDR_BITSTRM_SHADOW_STATUS and SL2_BITSTRM_SHADOW_STATUS.  Cleared in the next cycle." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then the following actions take place&#xA;- All in-flight DMA is completed&#xA;- If DMA direction is from DDR to SL2, all pending DMA requests are discarded&#xA;- Status bits in DDR_BITSTRM_SHADOW_STATUS register are reset" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Initializes the bitstream DRM FSM. This bit can be set to start the bit stream DMA through SW programming only, without involving the ECD5 controller logic." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="3" begin="15" width="13"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="SW trigger; used to indicate consumption on 1 page in the buffer. Setting this bit will trigger a VDMA request." resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_BASE_ADDR" description="DDR bitstream base address" width="32" offset="0x314" page = "0" acronym="__ALL___DDR_BITSTRM_BASE_ADDR">
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base address of bit stream buffer in DDR" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_INC_VALID_PAGES" description="DDR bitstream incremental valid pages" width="32" offset="0x318" page = "0" acronym="__ALL___DDR_BITSTRM_INC_VALID_PAGES">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="28" width="17"/>
        <bitfield id="PARTIAL_FIRST_PAGE" rwaccess="RW" range="" description="Flag indicating whether the first page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. The size of the partial page is specified in  DDR_BITSTRM_PARTIAL_PAGE_SIZE.FIRST_PAGE_SIZE. Data transferred to/from the SL2 will be aligned to the bottom of the SL2 page, i.e. DDR_BITSTRM_PARTIAL_PAGE_SIZE.FIRST_PAGE_SIZE amount of data will be transferred to/from the bottom of the current SL2 page.&#xA;Note : This field is ignored if NUM_PAGES == 1 and PARTIAL_LAST_PAGE == 1." resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="RW" range="" description="Flag indicating whether the last page in the current DDR data descriptor is the last in the DDR, i.e. no more &#xA;data available in DDR after the last page in the current DDR data descriptor. The DRM's VDMA i/f will terminate after the transfer of the last page in the current descriptor, if this flag is set. Any descriptors already programmed after the current descriptor will remain unused. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of bitstream buffer pages that have been incrementally filled in DDR. Setting this field to 0 force terminates the DRM's VDMA i/f (forces DRM VDMA i/f FSM  to IDLE state, clears the fields of DDR_BITSTRM_SHADOW_STATUS) after completion of all previous data transfers specified by any previous bit stream descriptor. If there are no data transfers pending, setting this field to 0 force terminates the DRM immediately. Additionally, setting this bit causes the DRM to signal the last page of the previous bitstream descriptor as last, to the SBC.&#xA;Note : If PARTIAL_FIRST_PAGE == PARTIAL_LAST_PAGE == 1, then NUM_PAGES has to be greater than 2." resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="PARTIAL_LAST_PAGE" rwaccess="RW" range="" description="Flag indicating whether the last page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. The size of the partial page is specified in  DDR_BITSTRM_PARTIAL_PAGE_SIZE.LAST_PAGE_SIZE. Data transferred to/from the SL2 will be aligned to the top of the SL2 page, i.e. DDR_BITSTRM_PARTIAL_PAGE_SIZE.LAST_PAGE_SIZE amount of data will be transferred to/from the top of the current SL2 page." resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE" description="DDR bitstream incremental valid pages" width="32" offset="0x31C" page = "0" acronym="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="RW" range="" description="Indicates the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES.PARTIAL_LAST_PAGE == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="FIRST_PAGE_SIZE" rwaccess="RW" range="" description="Indicates the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES.PARTIAL_FIRST_PAGE == 1" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_SHADOW_STATUS" description="DDR bitstream shadow status register" width="32" offset="0x320" page = "0" acronym="__ALL___DDR_BITSTRM_SHADOW_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="BASE_ADDR_UPDATED" rwaccess="R" range="" description="Indicates if DDR_BITSTRM_BASE_ADDR contents have been updated&#xA;1 : DDR_BITSTRM_BASE_ADDR has been updated and contents have&#xA;     not yet been copied into the shadow register&#xA;0 :  DDR_BITSTRM_BASE_ADDR has not been updated, or contents&#xA;      have already been copied into the shadow register;&#xA;      DDR_BITSTRM_BASE_ADDR can be written again" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="INC_VALID_PAGES_UPDATED" rwaccess="R" range="" description="Indicates if DDR_BITSTRM_INC_VALID_PAGES contents have been updated&#xA;1 : DDR_BITSTRM_INC_VALID_PAGES has been updated and contents have&#xA;     not yet been copied into the shadow register&#xA;0 :  DDR_BITSTRM_INC_VALID_PAGES has not been updated, or contents&#xA;      have already been copied into the shadow register;&#xA;      DDR_BITSTRM_INC_VALID_PAGES can be written again" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_BASE_ADDR_SHADOW" description="DDR bitstream base address shadow" width="32" offset="0x324" page = "0" acronym="__ALL___DDR_BITSTRM_BASE_ADDR_SHADOW">
        <bitfield id="ADDR" rwaccess="R" range="" description="Shadow base address of bit stream buffer in DDR" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_INC_VALID_PAGES_SHADOW" description="DDR bitstream incremental valid pages shadow" width="32" offset="0x328" page = "0" acronym="__ALL___DDR_BITSTRM_INC_VALID_PAGES_SHADOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="28" width="17"/>
        <bitfield id="PARTIAL_FIRST_PAGE" rwaccess="RW" range="" description="Shadow of flag indicating whether the first page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. &#xA;Note : This field is ignored if NUM_PAGES == 1 and PARTIAL_LAST_PAGE == 1." resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="RW" range="" description="Shadow of flag indicating whether the last page in the current DDR data descriptor is the last in the DDR, i.e. no more &#xA;data available in DDR after the last page in the current DDR data descriptor." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Shadow of the number of bitstream buffer pages that have been incrementally filled in DDR.  This is also a working register field and gets decremented after completion of DMA transfer of each page between DDR and SL2" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="PARTIAL_LAST_PAGE" rwaccess="RW" range="" description="Shadow of flag indicating whether the last page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. " resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE_SHADOW" description="DDR bitstream incremental valid pages shadow" width="32" offset="0x32C" page = "0" acronym="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE_SHADOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="RW" range="" description="Shadow of the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES_SHADOW.PARTIAL_LAST_PAGE == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="FIRST_PAGE_SIZE" rwaccess="RW" range="" description="Shadow of the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES_SHADOW.PARTIAL_FIRST_PAGE == 1" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___SL2_BITSTRM_INC_VALID_PAGES" description="SL2 bitstream incremental valid pages&#xA;This register is used only in the fragmented mode" width="32" offset="0x330" page = "0" acronym="__ALL___SL2_BITSTRM_INC_VALID_PAGES">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="RW" range="" description="Indicates the size in bytes of the data in the last page. This field is valid only if LAST_PAGE_IS_FINAL == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="RW" range="" description="Flag indicating whether the last page in the current SL2 data descriptor is the last available i.e. no more data available in SL2 after the last page in the current SL2 data descriptor " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of bitstream buffer pages that have been incrementally filled in SL2 (in decode), or is available to be filled by the core (in encode)" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SL2_BITSTRM_SHADOW_STATUS" description="SL2 bitstream shadow status register&#xA;This register is used only in the fragmented mode" width="32" offset="0x334" page = "0" acronym="__ALL___SL2_BITSTRM_SHADOW_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="INC_VALID_PAGES_UPDATED" rwaccess="R" range="" description="Indicates if SL2_BITSTRM_INC_VALID_PAGES contents have been updated&#xA;1 : SL2_BITSTRM_INC_VALID_PAGES has been updated and contents have&#xA;     not yet been copied into the shadow register&#xA;0 :  SL2_BITSTRM_INC_VALID_PAGES has not been updated, or contents&#xA;      have already been copied into the shadow register;&#xA;      SL2_BITSTRM_INC_VALID_PAGES can be written again" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___SL2_BITSTRM_INC_VALID_PAGES_SHADOW" description="SL2 bitstream incremental valid pages shadow&#xA;This register is used only in the fragmented mode" width="32" offset="0x338" page = "0" acronym="__ALL___SL2_BITSTRM_INC_VALID_PAGES_SHADOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="R" range="" description="Shadow of the size in bytes of the data in the last page. This field is valid only if LAST_PAGE_IS_FINAL == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="R" range="" description="Shadow of flag indicating whether the last page in the current SL2 data descriptor is the last available, i.e. &#xA;no more data available in SL2 after the last page in the current SL2 data descriptor " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="NUM_PAGES" rwaccess="R" range="" description="Shadow number of bitstream buffer pages that have been filled in SL2 (in decode), or available to be filled by the core (in encode);  this field gets decremented after ECD5 (SBC) completes processing one page of bit-stream data" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SBC_CTRL" description="SBC Control" width="32" offset="0x340" page = "0" acronym="__ALL___SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="OPEN_FOR_READING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="OPEN_FOR_WRITING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for writing; automatically cleared on open completion" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___SBC_STAT" description="SBC Status" width="32" offset="0x344" page = "0" acronym="__ALL___SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an underflow (decode) or overflow (encode) error is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="R" range="" description="If 1, in decode, indicates that end of slice overrun happened; cleared on open completion." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="STARTCODE_SEARCH" rwaccess="R" range="" description="If 1, indicates that startcode search is active; cleared automatically on startcode search completion." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EARLY_EOS_DETECED" rwaccess="R" range="" description="If 1, in decode, indicates that an early EOS was detected; cleared on open completion." resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___SBC_PTR" description="SL2 bit pointer for SBC" width="32" offset="0x348" page = "0" acronym="__ALL___SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x300"
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="NUM_ZERO" rwaccess="RW" range="" description="Number of zero bytes in the past. This is used for emulation prevention byte manipulation. &#xA;The following constraint applies : 0 &lt;= NUM_ZERO &lt;= 2" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="EPB_EN" rwaccess="RW" range="" description="Enable EPB insertion (encode/write mode) or removal (decode/read mode)" resetval="1" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SBC_TOTAL_COUNT" description="Number of bits read/written by the SBC - i.e. decoded/encoded by the codec" width="32" offset="0x34C" page = "0" acronym="__ALL___SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="a.       In decode, used to keep track of slice level bits decoded&#xA;b.       Additionally, in decode, if SBC_NALU_CFG.SIZE_CHK_EN==1, used to compare against the NALU size to detect bitstream underflow and early EOS&#xA;c.       In encode, used to keep track of slice level bits encoded&#xA;d.       Additionally, in H.241 encode, used to compare against the NALU_CFG.SIZE  register to identify slice threshold exceeded condition, and thereby trigger rewind&#xA;&#xA;  This counter is also incremented during start code searching.&#xA;  This bit count includes EPB. &#xA;  This register will have to be programmed before ECD is triggered for unit processing, to account for the bits decoded/encoded by iCont during header processing" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___SBC_NALU_CFG" description="Total size of NALU in bytes" width="32" offset="0x350" page = "0" acronym="__ALL___SBC_NALU_CFG">
        <bitfield id="SIZE" rwaccess="RW" range="" description="In decode, specifies the total size of the NALU in bytes. This field is valid/used only if SIZE_CHK_EN == 1.&#xA;In encode, in H.241 mode, specifies the slice limit" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
offset="0x300"
    </register>
    <register id="__ALL___SBC_PTR_SHADOW" description="SL2 bit pointer shadow for SBC" width="32" offset="0x354" page = "0" acronym="__ALL___SBC_PTR_SHADOW">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x300"
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="NUM_ZERO" rwaccess="RW" range="" description="Number of zero bytes in the past. This is used for emulation prevention byte manipulation. &#xA;The following constraint applies : 0 &lt;= NUM_ZERO &lt;= 2" resetval="0" end="24" begin="25" width="2"/>
    </register>
    <register id="__ALL___SBC_BIT_PROG_CTRL" description="SBC Bit Programmation Control Register" width="32" offset="0x358" page = "0" acronym="__ALL___SBC_BIT_PROG_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="22" width="7"/>
        <bitfield id="ERR_STATUS" rwaccess="RW" range="" description="If STATUS == 0 when TRIGGER goes to 0, i.e. error was encountered during the specified operation, this field gives details on the error&#xA;0x0 : No error&#xA;0x1 : SBC not activated yet ( i.e. not opened)&#xA;0x2 : &#xA;    If OP == 0 or 1 or 4, SBC not ready; this happens when there is not sufficient bits (in case of decode) or space (in case of encode) to service the specified put_bits or jump_bits request&#xA;    If OP == 2, startcode was not found in the available data, &#xA;0x3 :&#xA;   If OP == 2,  invalid operation due to startcode search triggered while the SBC was in write mode&#xA;   If OP == 4,  invalid operation due to insertion of rbsp_trailing_bits triggered while the SBC was in read mode" resetval="0" end="1" begin="3" width="3"/>
        <bitfield id="OP" rwaccess="RW" range="" description="Specified the bit manipulation operation to be performed&#xA;0x0 : Put bits; write specified (number and value) bits into SL2; increments bit pointer&#xA;0x1 : Jump bits; skip over specified number of bits in the SL2; increments the bit pointer&#xA;0x2 : Startcode search : do startcode search&#xA;0x3 : Get_num_bits_left_in_byte : get the number of bits needed to align the bit pointer to the beginning of the next byte&#xA;0x4 : Insert rbsp_trailing_bits; increments bit pointer" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="STATUS" rwaccess="RW" range="" description="Indicates the completion status of the specified operation. This field is valid only when &quot;TRIGGER&quot; is 0. This field is cleared on setting TRIGGER to 1.&#xA;A &quot;1&quot; in this field when TRIGGER goes to 0, indicates successful completion of the specified operation" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="PARAM" rwaccess="RW" range="" description="Specifies the parametes for the requested bit processing operation. The meaning of this field depends on the operation requested. The mapping of the operation (OP field) to the meaning of this field is as follows:&#xA;0x0 (put bits)     : number of bits to be put&#xA;0x1 (jump bits)   : number of bits to be jumped over; the next 32 bits are then provided in SBC_BIT_PROG_DATA&#xA;  Valid values of this field are 0 to 31 " resetval="0" end="23" begin="27" width="5"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Writing to this bit triggers the bit processing operation of the SBC. The operation performed depends on the &quot;OP&quot; field.&#xA;  This bit remains set until the specified operation completes, successfully or unsuccessfully" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SBC_BIT_PROG_DATA" description="SBC Bit Programmation Data Register" width="32" offset="0x35C" page = "0" acronym="__ALL___SBC_BIT_PROG_DATA">
        <bitfield id="DATA" rwaccess="RW" range="" description="If SBC_BIT_PROG_CTRL.OP == 0 (put bits), this register holds the data that needs to be written to SL2 through SBC&#xA;If SBC_BIT_PROG_CTRL.OP == 1 (jump bits), this register holds the next 32 bit data read from SL2 through SBC, after jumping by the specified length&#xA;If SBC_BIT_PROG_CTRL.OP == 3 (get bits left in byte), this register holds the number of bits left in the current byte, to align to the next byte boundary" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DRM_CTRL" description="DRM Control for bitstream" width="32" offset="0x390" page = "0" acronym="__ALL___DRM_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="RESET_STATUS" rwaccess="RW" range="" description="Reset the status bits in DDR_BITSTRM_SHADOW_STATUS and SL2_BITSTRM_SHADOW_STATUS; Cleared in the next cycle" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="TERMINATE" rwaccess="RW" range="" description="Debug only. Terminate DMA transfers; if set, then the following actions take place&#xA;- All in-flight DMA is completed&#xA;- If DMA direction is from SL2 to DDR, all pending DMA requests are completed&#xA;- If DMA direction is from DDR to SL2, all pending DMA requests are discarded.&#xA;- Status bits in DDR_BITSTRM_SHADOW_STATUS register are reset" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="INIT" rwaccess="RW" range="" description="Initializes the bitstream DRM FSM. This bit can be set to start the bit stream DMA through SW programming only, without involving the ECD5 controller logic." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="3" begin="15" width="13"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Debug only.  SW trigger; used to indicate consumption on 1 page in the buffer. Setting this bit will trigger a VDMA request." resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_BASE_ADDR" description="DDR bitstream base address" width="32" offset="0x394" page = "0" acronym="__ALL___DDR_BITSTRM_BASE_ADDR">
        <bitfield id="DDR_BITSTRM_BASE_ADDR" rwaccess="RW" range="" description="Base address of bit stream buffer in DDR" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_INC_VALID_PAGES" description="DDR bitstream incremental valid pages" width="32" offset="0x398" page = "0" acronym="__ALL___DDR_BITSTRM_INC_VALID_PAGES">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="28" width="17"/>
        <bitfield id="PARTIAL_FIRST_PAGE" rwaccess="RW" range="" description="Flag indicating whether the first page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. The size of the partial page is specified in  DDR_BITSTRM_PARTIAL_PAGE_SIZE.FIRST_PAGE_SIZE. Data transferred to/from the SL2 will be aligned to the bottom of the SL2 page, i.e. DDR_BITSTRM_PARTIAL_PAGE_SIZE.FIRST_PAGE_SIZE amount of data will be transferred to/from the bottom of the current SL2 page.&#xA;Note : This field is ignored if NUM_PAGES == 1 and PARTIAL_LAST_PAGE == 1." resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="RW" range="" description="Flag indicating whether the last page in the current DDR data descriptor is the last in the DDR, i.e. no more &#xA;data available in DDR after the last page in the current DDR data descriptor. The DRM's VDMA i/f will terminate after the transfer of the last page in the current descriptor, if this flag is set. Any descriptors already programmed after the current descriptor will remain unused." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of bitstream buffer pages that have been incrementally filled in DDR. Setting this field to 0 force terminates the DRM's VDMA i/f (forces DRM VDMA i/f FSM  to IDLE state, clears the fields of DDR_BITSTRM_SHADOW_STATUS) after completion of all previous data transfers specified by any previous bit stream descriptor. If there are no data transfers pending, setting this field to 0 force terminates the DRM immediately. Additionally, setting this bit causes the DRM to signal the last page of the previous bitstream descriptor as last, to the SBC.&#xA;Note : If PARTIAL_FIRST_PAGE == PARTIAL_LAST_PAGE == 1, then NUM_PAGES has to be greater than 2." resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="PARTIAL_LAST_PAGE" rwaccess="RW" range="" description="Flag indicating whether the last page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. The size of the partial page is specified in  DDR_BITSTRM_PARTIAL_PAGE_SIZE.LAST_PAGE_SIZE. Data transferred to/from the SL2 will be aligned to the top of the SL2 page, i.e. DDR_BITSTRM_PARTIAL_PAGE_SIZE.LAST_PAGE_SIZE amount of data will be transferred to/from the top of the current SL2 page." resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE" description="DDR bitstream incremental valid pages" width="32" offset="0x39C" page = "0" acronym="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="RW" range="" description="Indicates the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES.PARTIAL_LAST_PAGE == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="FIRST_PAGE_SIZE" rwaccess="RW" range="" description="Indicates the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES.PARTIAL_FIRST_PAGE == 1" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_SHADOW_STATUS" description="DDR bitstream shadow status register" width="32" offset="0x3A0" page = "0" acronym="__ALL___DDR_BITSTRM_SHADOW_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="BASE_ADDR_UPDATED" rwaccess="R" range="" description="Indicates if DDR_BITSTRM_BASE_ADDR contents have been updated&#xA;1 : DDR_BITSTRM_BASE_ADDR has been updated and contents have&#xA;     not yet been copied into the shadow register&#xA;0 :  DDR_BITSTRM_BASE_ADDR has not been updated, or contents&#xA;      have already been copied into the shadow register;&#xA;      DDR_BITSTRM_BASE_ADDR can be written again" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="INC_VALID_PAGES_UPDATED" rwaccess="R" range="" description="Indicates if DDR_BITSTRM_INC_VALID_PAGES contents have been updated&#xA;1 : DDR_BITSTRM_INC_VALID_PAGES has been updated and contents have&#xA;     not yet been copied into the shadow register&#xA;0 :  DDR_BITSTRM_INC_VALID_PAGES has not been updated, or contents&#xA;      have already been copied into the shadow register;&#xA;      DDR_BITSTRM_INC_VALID_PAGES can be written again" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_BASE_ADDR_SHADOW" description="DDR bitstream base address shadow" width="32" offset="0x3A4" page = "0" acronym="__ALL___DDR_BITSTRM_BASE_ADDR_SHADOW">
        <bitfield id="DDR_BITSTRM_BASE_ADDR_SHADOW" rwaccess="R" range="" description="Shadow base address of bit stream buffer in DDR" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_INC_VALID_PAGES_SHADOW" description="DDR bitstream incremental valid pages shadow" width="32" offset="0x3A8" page = "0" acronym="__ALL___DDR_BITSTRM_INC_VALID_PAGES_SHADOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="28" width="17"/>
        <bitfield id="PARTIAL_FIRST_PAGE" rwaccess="RW" range="" description="Shadow of flag indicating whether the first page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. &#xA;Note : This field is ignored if NUM_PAGES == 1 and PARTIAL_LAST_PAGE == 1." resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="RW" range="" description="Shadow of flag indicating whether the last page in the current DDR data descriptor is the last in the DDR, i.e. no more &#xA;data available in DDR after the last page in the current DDR data descriptor." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Shadow of the number of bitstream buffer pages that have been incrementally filled in DDR.  This is also a working register field and gets decremented after completion of DMA transfer of each page between DDR and SL2" resetval="0" end="0" begin="11" width="12"/>
        <bitfield id="PARTIAL_LAST_PAGE" rwaccess="RW" range="" description="Shadow of flag indicating whether the last page in the current DDR data descriptor is a partial page, i.e. it is not of the full page size. " resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE_SHADOW" description="DDR bitstream incremental valid pages shadow" width="32" offset="0x3AC" page = "0" acronym="__ALL___DDR_BITSTRM_PARTIAL_PAGE_SIZE_SHADOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="RW" range="" description="Shadow of the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES_SHADOW.PARTIAL_LAST_PAGE == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="FIRST_PAGE_SIZE" rwaccess="RW" range="" description="Shadow of the size in bytes of the data in the last page. This field is valid only if the DDR_BITSTRM_INC_VALID_PAGES_SHADOW.PARTIAL_FIRST_PAGE == 1" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___SL2_BITSTRM_INC_VALID_PAGES" description="SL2 bitstream incremental valid pages&#xA;This register is used only in the fragmented mode" width="32" offset="0x3B0" page = "0" acronym="__ALL___SL2_BITSTRM_INC_VALID_PAGES">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="RW" range="" description="Indicates the size in bytes of the data in the last page. This field is valid only if LAST_PAGE_IS_FINAL == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="RW" range="" description="Flag indicating whether the last page in the current SL2 data descriptor is the last available i.e. no more data available in SL2 after the last page in the current SL2 data descriptor " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of bitstream buffer pages that have been incrementally filled in SL2 (in decode), or is available to be filled by the core (in encode)" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SL2_BITSTRM_SHADOW_STATUS" description="SL2 bitstream shadow status register&#xA;This register is used only in the fragmented mode" width="32" offset="0x3B4" page = "0" acronym="__ALL___SL2_BITSTRM_SHADOW_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="INC_VALID_PAGES_UPDATED" rwaccess="R" range="" description="Indicates if SL2_BITSTRM_INC_VALID_PAGES contents have been updated&#xA;1 : SL2_BITSTRM_INC_VALID_PAGES has been updated and contents have&#xA;     not yet been copied into the shadow register&#xA;0 :  SL2_BITSTRM_INC_VALID_PAGES has not been updated, or contents&#xA;      have already been copied into the shadow register;&#xA;      SL2_BITSTRM_INC_VALID_PAGES can be written again" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___SL2_BITSTRM_INC_VALID_PAGES_SHADOW" description="SL2 bitstream incremental valid pages shadow&#xA;This register is used only in the fragmented mode" width="32" offset="0x3B8" page = "0" acronym="__ALL___SL2_BITSTRM_INC_VALID_PAGES_SHADOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="LAST_PAGE_SIZE" rwaccess="R" range="" description="Shadow of the size in bytes of the data in the last page. This field is valid only if LAST_PAGE_IS_FINAL == 1" resetval="0" end="16" begin="29" width="14"/>
        <bitfield id="LAST_PAGE_IS_FINAL" rwaccess="R" range="" description="Shadow of flag indicating whether the last page in the current SL2 data descriptor is the last available, i.e. &#xA;no more data available in SL2 after the last page in the current SL2 data descriptor " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="NUM_PAGES" rwaccess="R" range="" description="Shadow number of bitstream buffer pages that have been filled in SL2 (in decode), or available to be filled by the core (in encode);  this field gets decremented after ECD5 (SBC) completes processing one page of bit-stream data" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SBC_CTRL" description="SBC Control" width="32" offset="0x3C0" page = "0" acronym="__ALL___SBC_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="30" width="15"/>
        <bitfield id="OPEN_FOR_READING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for reading; automatically cleared on open completion" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="RESET" rwaccess="RW" range="" description="Writing &quot;1&quot; resets SBC; for debug only" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="OPEN_FOR_WRITING" rwaccess="RW" range="" description="Writing &quot;1&quot; opens SBC for writing; automatically cleared on open completion" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="RESET_BIT_CNT" rwaccess="RW" range="" description="Writing &quot;1&quot; resets the bit counters in SBC; resets SBC_TOTAL_COUNT to 0; also resets internal counters; cleared in the next cycle." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CLOSE" rwaccess="RW" range="" description="Writing &quot;1&quot; closes SBC; automatically cleared on close completion" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___SBC_STAT" description="SBC Status" width="32" offset="0x3C4" page = "0" acronym="__ALL___SBC_STAT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="FLOW_ERR" rwaccess="R" range="" description="If 1, indicates that an underflow (decode) or overflow (encode) error is seen; cleared on open completion." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="EOS_OVERRUN_ERR" rwaccess="R" range="" description="If 1, in decode, indicates that end of slice overrun happened; cleared on open completion." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="CDCIF_STALLED" rwaccess="R" range="" description="If 1, indicates that codec i/f of SBC  is stalled (not ready), due to lack of data in the internal registers of the SBC; valid after open; cleared on codec i/f becoming unstalled." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="ACTIVE" rwaccess="R" range="" description="If 1, indicates that SBC is active - can be in read/write or halted state; valid after open; cleared on close" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="STARTCODE_SEARCH" rwaccess="R" range="" description="If 1, indicates that startcode search is active; cleared automatically on startcode search completion." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="SL2IF_HALTED" rwaccess="R" range="" description="If 1, indicates that the SL2 i/f of SBC  is halted, due to lack of bitstream data in the SL2; valid after open; cleared when SL2 i/f is unhalted" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EARLY_EOS_DETECED" rwaccess="R" range="" description="If 1, in decode, indicates that an early EOS was detected; cleared on open completion." resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___SBC_PTR" description="SL2 bit pointer for SBC" width="32" offset="0x3C8" page = "0" acronym="__ALL___SBC_PTR">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x380"
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="NUM_ZERO" rwaccess="RW" range="" description="Number of zero bytes in the past. This is used for emulation prevention byte manipulation. &#xA;The following constraint applies : 0 &lt;= NUM_ZERO &lt;= 2" resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="EPB_EN" rwaccess="RW" range="" description="Enable EPB insertion (encode/write mode) or removal (decode/read mode)" resetval="1" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SBC_TOTAL_COUNT" description="Number of bits read/written by the SBC - i.e. decoded/encoded by the codec" width="32" offset="0x3CC" page = "0" acronym="__ALL___SBC_TOTAL_COUNT">
        <bitfield id="CNT" rwaccess="RW" range="" description="a.       In decode, used to keep track of slice level bits decoded&#xA;b.       Additionally, in decode, if SBC_NALU_CFG.SIZE_CHK_EN==1, used to compare against the NALU size to detect bitstream underflow and early EOS&#xA;c.       In encode, used to keep track of slice level bits encoded&#xA;d.       Additionally, in H.241 encode, used to compare against the NALU_CFG.SIZE  register to identify slice threshold exceeded condition, and thereby trigger rewind&#xA;&#xA;  This counter is also incremented during start code searching.&#xA;  This bit count includes EPB. &#xA;  This register will have to be programmed before ECD is triggered for unit processing, to account for the bits decoded/encoded by iCont during header processing" resetval="0" end="0" begin="26" width="27"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
    </register>
    <register id="__ALL___SBC_NALU_CFG" description="Total size of NALU in bytes" width="32" offset="0x3D0" page = "0" acronym="__ALL___SBC_NALU_CFG">
        <bitfield id="SIZE" rwaccess="RW" range="" description="In decode, specifies the total size of the NALU in bytes. This field is valid/used only if SIZE_CHK_EN == 1.&#xA;In encode, in H.241 mode, specifies the slice limit" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
offset="0x380"
    </register>
    <register id="__ALL___SBC_PTR_SHADOW" description="SL2 bit pointer shadow for SBC" width="32" offset="0x3D4" page = "0" acronym="__ALL___SBC_PTR_SHADOW">
        <bitfield id="BIT_PTR" rwaccess="RW" range="" description="Next bit position in the byte at BYTEPTR. The following constraint applies :  0 &lt;= BITPTR &lt;= 7" resetval="0" end="0" begin="2" width="3"/>
offset="0x380"
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="3" begin="7" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="NUM_ZERO" rwaccess="RW" range="" description="Number of zero bytes in the past. This is used for emulation prevention byte manipulation. &#xA;The following constraint applies : 0 &lt;= NUM_ZERO &lt;= 2" resetval="0" end="24" begin="25" width="2"/>
    </register>
    <register id="__ALL___SBC_BIT_PROG_CTRL" description="SBC Bit Programmation Control Register" width="32" offset="0x3D8" page = "0" acronym="__ALL___SBC_BIT_PROG_CTRL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="22" width="7"/>
        <bitfield id="ERR_STATUS" rwaccess="RW" range="" description="If STATUS == 0 when TRIGGER goes to 0, i.e. error was encountered during the specified operation, this field gives details on the error&#xA;0x0 : No error&#xA;0x1 : SBC not activated yet ( i.e. not opened)&#xA;0x2 : &#xA;    If OP == 0 or 1 or 4, SBC not ready; this happens when there is not sufficient bits (in case of decode) or space (in case of encode) to service the specified put_bits or jump_bits request&#xA;    If OP == 2, startcode was not found in the available data, &#xA;0x3 :&#xA;   If OP == 2,  invalid operation due to startcode search triggered while the SBC was in write mode&#xA;   If OP == 4,  invalid operation due to insertion of rbsp_trailing_bits triggered while the SBC was in read mode" resetval="0" end="1" begin="3" width="3"/>
        <bitfield id="OP" rwaccess="RW" range="" description="Specified the bit manipulation operation to be performed&#xA;0x0 : Put bits; write specified (number and value) bits into SL2; increments bit pointer&#xA;0x1 : Jump bits; skip over specified number of bits in the SL2; increments the bit pointer&#xA;0x2 : Startcode search : do startcode search&#xA;0x3 : Get_num_bits_left_in_byte : get the number of bits needed to align the bit pointer to the beginning of the next byte&#xA;0x4 : Insert rbsp_trailing_bits; increments bit pointer" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="STATUS" rwaccess="RW" range="" description="Indicates the completion status of the specified operation. This field is valid only when &quot;TRIGGER&quot; is 0. This field is cleared on setting TRIGGER to 1.&#xA;A &quot;1&quot; in this field when TRIGGER goes to 0, indicates successful completion of the specified operation" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="PARAM" rwaccess="RW" range="" description="Specifies the parametes for the requested bit processing operation. The meaning of this field depends on the operation requested. The mapping of the operation (OP field) to the meaning of this field is as follows:&#xA;0x0 (put bits)     : number of bits to be put&#xA;0x1 (jump bits)   : number of bits to be jumped over; the next 32 bits are then provided in SBC_BIT_PROG_DATA&#xA;  Valid values of this field are 0 to 31 " resetval="0" end="23" begin="27" width="5"/>
        <bitfield id="TRIGGER" rwaccess="RW" range="" description="Writing to this bit triggers the bit processing operation of the SBC. The operation performed depends on the &quot;OP&quot; field.&#xA;  This bit remains set until the specified operation completes, successfully or unsuccessfully" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SBC_BIT_PROG_DATA" description="SBC Bit Programmation Data Register" width="32" offset="0x3DC" page = "0" acronym="__ALL___SBC_BIT_PROG_DATA">
        <bitfield id="DATA" rwaccess="RW" range="" description="If SBC_BIT_PROG_CTRL.OP == 0 (put bits), this register holds the data that needs to be written to SL2 through SBC&#xA;If SBC_BIT_PROG_CTRL.OP == 1 (jump bits), this register holds the next 32 bit data read from SL2 through SBC, after jumping by the specified length&#xA;If SBC_BIT_PROG_CTRL.OP == 3 (get bits left in byte), this register holds the number of bits left in the current byte, to align to the next byte boundary" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEINFO" description="sliceInfo SL2 Buffer Base Address" width="32" offset="0x400" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of sliceInfo in SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BITSTRM" description="Bitstream SL2 Buffer Base Address" width="32" offset="0x404" page = "0" acronym="__ALL___SL2_BUF_ADDR_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base address of bit stream buffer in SL2 (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN0" description="Bin Stream 0 SL2 Buffer base address" width="32" offset="0x408" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 0 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN1" description="Bin Stream 1 SL2 Buffer base address" width="32" offset="0x40C" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 1 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN2" description="Bin Stream 2 SL2 Buffer base address" width="32" offset="0x410" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 2 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN3" description="Bin Stream 3 SL2 Buffer base address" width="32" offset="0x414" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 3 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___MEM_BUF_ADDR_CABAC_UU_TOP_MB" description="Upper Top MB Buffer Base Address for CABAC neighouring MB data in internal memory or SL2" width="32" offset="0x418" page = "0" acronym="__ALL___MEM_BUF_ADDR_CABAC_UU_TOP_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="MEM_TYPE" rwaccess="RW" range="" description="Specifies whether buffer is in SL2 or internal memory&#xA;0 : SL2, 1 : Internal memory" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Top MB in the Pair &#xA;If MEM_TYPE == 0, address in SL2 (128 bit aligned) specified; bits[3:0] hardwired to 0&#xA;If MEM_TYPE == 1, address in internal memory (128 bit aligned) specified;bits[3:0] hardwired to 0; bits [22:15] unused. " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___MEM_BUF_ADDR_CABAC_UU_BOT_MB" description="Upper Top MB Buffer Base Address for CABAC neighouring MB data in internal memory or SL2" width="32" offset="0x41C" page = "0" acronym="__ALL___MEM_BUF_ADDR_CABAC_UU_BOT_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="MEM_TYPE" rwaccess="RW" range="" description="Specifies whether buffer is in SL2 or internal memory&#xA;0 : SL2, 1 : Internal memory" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Bottom MB in the Pair&#xA;If MEM_TYPE == 0, address in SL2 (128 bit aligned) specified; bits[3:0] hardwired to 0&#xA;If MEM_TYPE == 1, address in internal memory (128 bit aligned) specified;bits[3:0] hardwired to 0; bits [22:15] unused. " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SLICEINFO" description="Buffer Control Parameters for sliceInfo Buffer&#xA;Note : This register is used by the FE for handling the SL2BC to the BE and ROP as well as for describing the input sliceInfo buffer to FE." width="32" offset="0x480" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SLICEINFO" description="Buffer Control Pointers for sliceInfo Buffer (to BE + ROP)&#xA;Note : This register is used by the FE for handling the SL2BC to the BE and ROP as well as for describing the input sliceInfo buffer to FE." width="32" offset="0x484" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer. Also used  as the start value for reading the sliceInfo buffer by the FE." resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SLICEINFO" description="Buffer Control  Pointer Increment Parameters for sliceInfo buffer (to BE + ROP)&#xA;Note : This register is used by the FE for handling the SL2BC to the BE and ROP as well as for describing the input sliceInfo buffer to FE." width="32" offset="0x488" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SLICEINFO">
        <bitfield id="PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer. Also used as the increment value for the read pointer for reading sliceInfo buffer by FE." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MB" description="Buffer Control Parameters for MB decoupling between FE and BE&#xA;Note : Valid only in N MB decoupled mode&#xA;" width="32" offset="0x48C" page = "0" acronym="__ALL___SL2_BUF_DEPTH_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN0" description="Buffer Control Parameters for bin stream 0&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x498" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN0" description="Buffer Control Pointers for bin stream 0&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x49C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN0">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN1" description="Buffer Control Parameters for bin stream 1&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x4A0" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN1" description="Buffer Control Pointers for bin stream 1&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x4A4" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN1">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN2" description="Buffer Control Parameters for bin stream 2&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x4A8" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN2" description="Buffer Control Pointers for bin stream 2&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x4AC" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN2">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN3" description="Buffer Control Parameters for bin stream 3&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x4B0" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN3" description="Buffer Control Pointers for bin stream 3&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x4B4" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN3">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BITSTRM" description="Buffer parameters and configuration for bit stream&#xA;Note : In the non-frame decoupled configuration, this register is used for DRM configuration. The corresponding registers in BE are unused" width="32" offset="0x4C0" page = "0" acronym="__ALL___DRM_BUF_CFG_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="DMSP_MODE" rwaccess="RW" range="" description="If '1', specifies &quot;Direct Multi-page SL2 population&quot; mode of operation" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="SW_MODE" rwaccess="RW" range="" description="If '1', specifies SW interactive mode of operation. In this mode, the ECD5 does not interact directly with VDMA for bitstream DMA. Instead it triggers an interrupt for requesting DMA transfer of bitstream." resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="24" begin="27" width="4"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BITSTRM" description="DMA Group ID for bit stream&#xA;Note : In the non-frame decoupled configuration, this register is used for DRM configuration. The corresponding registers in BE are unused" width="32" offset="0x4C4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BITSTRM">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN0" description="Buffer Parameters and configuration for bin stream 0&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4C8" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN0" description="DMA Group ID for bin stream 0&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4CC" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN0">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN1" description="Buffer Parameters and configuration for bin stream 1&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4D0" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN1" description="DMA Group ID for bin stream 1&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4D4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN1">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN2" description="Buffer Parameters and configuration for bin stream 2&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4D8" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN2" description="DMA Group ID for bin stream 2&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4DC" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN2">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN3" description="Buffer Parameters and configuration for bin stream 3&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4E0" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN3" description="DMA Group ID for bin stream 3&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4E4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN3">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___CODEC_TYPE" description="ECD5 Codec Type" width="32" offset="0x500" page = "0" acronym="__ALL___CODEC_TYPE">
        <bitfield id="SVC_LAYER_INFO" rwaccess="RW" range="" description="Specifies whether current layer is base or enhancement layer; valid only id CODEC_TYPE == 1 (SVC)&#xA;  0 - Base Layer &#xA;  1 - Enhancement Layer" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CODEC_TYPE" rwaccess="RW" range="" description="0=&gt;H.264, 1=&gt;SVC, 2=&gt;VP8" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___FRM_CFG" description="FE Frame Level Initialization Control" width="32" offset="0x504" page = "0" acronym="__ALL___FRM_CFG">
        <bitfield id="EOP_BITSTREAM_DMA_TERM" rwaccess="RW" range="" description="&#xA;Specifies if bit-stream DMA needs to be terminated at the end of pipe (frame/sub-frame)&#xA;0 - Do not terminate bit stream DMA at the end of pipe&#xA;1 - Terminate bitstream DMA at end of pipe" resetval="1" end="17" begin="17" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="18" begin="31" width="14"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Reserved" resetval="0" end="1" begin="15" width="15"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="SOP_BITSTREAM_DMA_INIT" rwaccess="RW" range="" description="Specifies if bit-stream DMA needs to be initialized at the start of pipe (frame/sub-frame)&#xA;0 - Disable&#xA;1 - Enable" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___SDP_CFG" description="FE Slice Data Processing Configuration register " width="32" offset="0x508" page = "0" acronym="__ALL___SDP_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="SOS_BITSTREAM_DMA_INIT" rwaccess="RW" range="" description="&#xA;Specifies if bit-stream DMA need to be init at beginning of slice data processing&#xA;0 - Do not trigger initial bit stream DMA at the beginning of slice&#xA;1 - Trigger bitstream DMA at beginning of every slice" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="EOS_FLUSH_DESCR" rwaccess="RW" range="" description="Enable/Disable flush of current bitstream descriptor at end of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="SBC_CTRL" rwaccess="RW" range="" description="Specifies the SBC control mode&#xA;0 - Initialize and Flush SBC at beginning and end of slice respectively&#xA;1 - Initialize and Flush SBC at beginning and end of every MB respectively&#xA;Note : If SDP_EOS_SCS_EN == 1, then this bit will take effect for SBC close after the startcode search after EOS." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="MB_MODE" rwaccess="RW" range="" description="Specifies if MB mode is enabled for slice data decode&#xA;  0 - No control at MB level&#xA;  1 - MB processing engine has to be specifically enabled at every MB" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="SOS_FLUSH_DESCR" rwaccess="RW" range="" description="Enable/Disable flush of current bitstream descriptor at start of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="EOS_SCS_EN" rwaccess="RW" range="" description="Enable/Disable automatic startcode search on detecting end of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="EOS_BITSTREAM_DMA_TERM" rwaccess="RW" range="" description="&#xA;Specifies if  bit-stream DMA needs to be terminated at the end of slice&#xA;0 - Do not terminate bit stream DMA at the end of slice&#xA;1 - Terminate bitstream DMA at end of slice" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___CABAC_CFG_ERROR_EN" description="CABAC Configuration register for enabling error for potentially incorrect behavior" width="32" offset="0x520" page = "0" acronym="__ALL___CABAC_CFG_ERROR_EN">
        <bitfield id="CABAC_ALIGNMENT_BIT_NON_ONE" rwaccess="RW" range="" description="If this value is 1 and cabac_alignment_one_bit is not &quot;1&quot;, error is flagged immediately." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="EOS_MISMATCH" rwaccess="RW" range="" description="If this value is 1 and EOS mismatch is detected, error is flagged immediately.&#xA;EOS mismatch is detected when&#xA;a. EOS flag in MB is &quot;1&quot;, but there is more data in the bit-stream&#xA;b. EOS flag in MB is &quot;0&quot;, but there is no more data in the bit-stream" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="TEMPORAL_B_DIRECT" rwaccess="RW" range="" description="If this value is 1 and Temporal B Direct MB is detected, error is flagged immediately." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="EOF_NOT_EOS" rwaccess="RW" range="" description="If this value is 1 and EOS is not detected while decoding the last MB in the frame, error is flagged immediately." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PCM_ALIGNMENT_BIT_NON_ZERO" rwaccess="RW" range="" description="If this value is 1 and pcm_alignment_zero_bit is not &quot;0&quot;, error is flagged immediately." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="REFIDX_OUT_OF_RANGE" rwaccess="RW" range="" description="If this value is 1 and ref_idx_lx ( x == 0 or 1 )  is out of the range [0,CABAC_REF_IDX_MAX_Lx.VALUE], error is flagged immediately ." resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___CABAC_CFG_ERROR_INT_EN" description="CABAC Configuration register for enabling interrupt for potentially incorrect behavior&#xA;  If a bit is set in this register and corresponding bit is not set in the CABAC_CFG_ERROR_EN register, then, on hitting the corresponding condition in an MB, INT_ERR1 is triggered on the completion of the MB. CABAC_DEC_ERR status bit is set in the interrupt status registers corresponding to INT_ERR1." width="32" offset="0x524" page = "0" acronym="__ALL___CABAC_CFG_ERROR_INT_EN">
        <bitfield id="CABAC_ALIGNMENT_BIT_NON_ONE" rwaccess="RW" range="" description="If this value is 1 and cabac_alignment_one_bit is not &quot;1&quot;, interrupt is (conditionally) generated on completion of MB." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="EOS_MISMATCH" rwaccess="RW" range="" description="If this value is 1 and EOS mismatch is detected, interrupt is (conditionally) generated on completion of MB&#xA;EOS mismatch is detected when&#xA;a. EOS flag in MB is &quot;1&quot;, but there is more data in the bit-stream&#xA;b. EOS flag in MB is &quot;0&quot;, but there is no more data in the bit-stream" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="TEMPORAL_B_DIRECT" rwaccess="RW" range="" description="If this value is 1 and Temporal B Direct MB is detected, interrupt is (conditionally) generated on completion of MB." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="EOF_NOT_EOS" rwaccess="RW" range="" description="If this value is 1 and EOS is not detected while decoding the last MB in the frame, interrupt is (conditionally) generated on completion of MB." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PCM_ALIGNMENT_BIT_NON_ZERO" rwaccess="RW" range="" description="If this value is 1 and pcm_alignment_zero_bit is not &quot;0&quot;, interrupt is (conditionally) generated on completion of MB." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="REFIDX_OUT_OF_RANGE" rwaccess="RW" range="" description="If this value is 1 and ref_idx_lx (x == 0 or 1 ) is out of the range [0,CABAC_REF_IDX_MAX_Lx.VALUE], interrupt is (conditionally) generated on completion of MB." resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___CABAC_REF_IDX_MAX_L0" description="CABAC Max refidx for L0" width="32" offset="0x528" page = "0" acronym="__ALL___CABAC_REF_IDX_MAX_L0">
        <bitfield id="VALUE" rwaccess="RW" range="" description="Specifies the max refidx value for L0 for error checking" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="5" begin="31" width="27"/>
    </register>
    <register id="__ALL___CABAC_REF_IDX_MAX_L1" description="CABAC Max refidx for L1" width="32" offset="0x52C" page = "0" acronym="__ALL___CABAC_REF_IDX_MAX_L1">
        <bitfield id="VALUE" rwaccess="RW" range="" description="Specifies the max refidx value for L1 for error checking" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="5" begin="31" width="27"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_SLICEINFO" description="Buffer Status for sliceInfo&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x540" page = "0" acronym="__ALL___SL2_BUF_STATUS_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="POINTER" rwaccess="R" range="" description="Current Pointer from where the sliceInfo will be read. This also points to the location from where the BE/ROP will read the sliceInfo , and therefore is the pointer to location virtually written by the FE, for consumption by the BE/ROP" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)&#xA;Note : Valid only in N MB decoupled mode" resetval="0" end="10" begin="11" width="2"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_MB" description="Buffer Status for MB decoupling between FE and BE&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x548" page = "0" acronym="__ALL___SL2_BUF_STATUS_MB">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)&#xA;Note : Valid only in N MB decoupled mode" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_6" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN0" description="Buffer Status for bin stream 0&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x54C" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN0">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN1" description="Buffer Status for bin stream 1&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x550" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN1">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN2" description="Buffer Status for bin stream 2&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x554" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN2">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN3" description="Buffer Status for bin stream 3&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x558" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN3">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BITSTRM" description="Status of DRM channel controller for bit stream buffer" width="32" offset="0x560" page = "0" acronym="__ALL___DRM_STATUS_BITSTRM">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the bitstream control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel for bitstream control is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BITSTRM" description="Buffer Status for bitstream buffer &#xA;Reflects the current internal and DMA status of bit stream buffer" width="32" offset="0x564" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BITSTRM">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;In the case of read ( data transferred from DDR to SL2 , and read by the ECD core ), this field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization. This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core.&#xA;In the case of write ( data written by ECD core to SL2, and transferred from SL2 to DDR ), this field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from, by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BITSTRM" description="Buffer Status for bit stream buffer&#xA;Reflects the current internal and DMA status of bit stream buffer" width="32" offset="0x568" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BITSTRM" description="Buffer DMA Status for bitstream buffer&#xA;Reflects the current  DMA status of bin stream 0 buffer" width="32" offset="0x56C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is consumed by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN0" description="Status of DRM channel controller for bin stream 0 buffer" width="32" offset="0x570" page = "0" acronym="__ALL___DRM_STATUS_BIN0">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN0" description="Buffer Status for bin stream 0 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 0 buffer" width="32" offset="0x574" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN0">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN0" description="Buffer Status for bin stream 0 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 0 buffer" width="32" offset="0x578" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN0" description="Buffer DMA Status for bin stream 0 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 0 buffer" width="32" offset="0x57C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from), when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN1" description="Status of DRM channel controller for bin stream 1 buffer" width="32" offset="0x580" page = "0" acronym="__ALL___DRM_STATUS_BIN1">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN1" description="Buffer Status for bin stream 1 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 1 buffer" width="32" offset="0x584" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN1">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN1" description="Buffer Status for bin stream 1 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 1 buffer" width="32" offset="0x588" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN1" description="Buffer DMA Status for bin stream 1 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 1 buffer" width="32" offset="0x58C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from), when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN2" description="Status of DRM channel controller for bin stream 2 buffer" width="32" offset="0x590" page = "0" acronym="__ALL___DRM_STATUS_BIN2">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN2" description="Buffer Status for bin stream 2 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 2 buffer" width="32" offset="0x594" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN2">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN2" description="Buffer Status for bin stream 2 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 2 buffer" width="32" offset="0x598" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN2" description="Buffer DMA Status for bin stream 2 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 2 buffer" width="32" offset="0x59C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from), when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN3" description="Status of DRM channel controller for bin stream 3 buffer" width="32" offset="0x5A0" page = "0" acronym="__ALL___DRM_STATUS_BIN3">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN3" description="Buffer Status for bin stream 3 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 3 buffer" width="32" offset="0x5A4" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN3">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN3" description="Buffer Status for bin stream 3 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 3 buffer" width="32" offset="0x5A8" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN3" description="Buffer DMA Status for bin stream 3 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0x5AC" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from), when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___STATUS" description="Current status" width="32" offset="0x5C0" page = "0" acronym="__ALL___STATUS">
        <bitfield id="BUSY" rwaccess="R" range="" description="Indicates whether the FE-MBP is busy&#xA;0 - Idle&#xA;1 - Busy" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ERR" rwaccess="R" range="" description="Indicates Error was detected during decode of last Macroblock.&#xA;If set to 1, indicates that the last macroblock had error. On detecting error, ECD5 issues ERR interrupt (if enabled) and sets this flag. ERR flag is automatically cleared by ECD5 core if either one of the following condition is true:&#xA; EN bit in SYSTEM_MMR.ECD5_FE_UNIT_ENABLE register is set to 1&#xA; EN bit in SYSTEM_MMR.ECD5_FE_ENABLE register is set to 1&#xA;* start of new macroblock processing&#xA;* hwa_init request is received " resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOP" rwaccess="R" range="" description="Indicates End of Pipe (frame/sub-frame) was detected during decode of the last Macroblock.&#xA;If set to 1, indicates that the last macroblock is at the end of the frame/sub-frame. On detecting EOP, ECD5 issues EOP interrupt (if enabled) and sets this flag. EOP flag is automatically cleared by ECD5 core if one of the following condition is true:&#xA; EN bit in SYSTEM_MMR.ECD5_FE_ENABLE register is set to 1&#xA;* hwa_init request is received " resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS" rwaccess="R" range="" description="Indicates End of Slice was detected during decode of the last Macroblock.&#xA;If set to 1, indicates that the last macroblock is at the end of the slice. On detecting EOS, ECD5 issues EOS interrupt (if enabled) and sets this flag. EOS flag is automatically cleared by ECD5 core if either one of the following condition is true:&#xA; EN bit in SYSTEM_MMR.ECD5_FE_UNIT_ENABLE register is set to 1&#xA; EN bit in SYSTEM_MMR.ECD5_FE_ENABLE register is set to 1&#xA;* hwa_init request is received " resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___CABAC_ERR_STATUS" description="CABAC Error Status. &#xA;This register reflects the status of any error detected during MB decode. " width="32" offset="0x5C4" page = "0" acronym="__ALL___CABAC_ERR_STATUS">
        <bitfield id="LEVEL_ERROR" rwaccess="RW" range="" description="This bit is set if level is out of range, this error is issued.&#xA;Valid range of level is [-2^(7+bitDepth), 2^(7+bitDepth)-1]." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if Temporal B Direct MB is detected." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="PCM_ALIGNMENT_BIT_NON_ZERO_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if pcm_alignment_zero_bit that is not &quot;0&quot; is detected" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="MVD_ERROR" rwaccess="RW" range="" description="This bit is set if decoded MVD is out of range. &#xA;Valid range of MVD is different between horizontal and vertical (Horizontal and vertical MVD have different out of range detectors)&#xA;Valid Horizontal MVD range is [-16383,16383] in quarter-pel.&#xA;Valid Vertical MVD range is [-4095,4095] in quarter-pel." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="REFIDX_ERROR" rwaccess="RW" range="" description="This bit is set if decoded ref_idx_l0 or ref_idx_l1 is greater than 31." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="CABAC_ALIGNMENT_BIT_NON_ONE_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if cabac_alignment_one_bit that is not &quot;1&quot; is detected" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_QP_DELTA_ERROR" rwaccess="RW" range="" description="This bit is set if decoded mb_qp_delta is out of range.  &#xA;Valid range of mb_qp_delta is as follows:&#xA;[-26,25] when bitDepth == 8, &#xA;[-20,31] when bitDepth == 10,&#xA;[-14,37] when bitDepth == 12." resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="REFIDX_OUT_OF_RANGE_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if ref_idx_lx ( x == 0 or 1 ) out of the range [0,ECD5_FE_FUNC.CABAC_REF_IDX_MAX_LX.VALUE] is detected" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___CABAC_ERROR_MB_ADDR" description="Error MB address&#xA;This register provides the address of the MB in which error was detected in CABAC decode" width="32" offset="0x5C8" page = "0" acronym="__ALL___CABAC_ERROR_MB_ADDR">
        <bitfield id="MB_Y" rwaccess="R" range="" description="Specifies the Y position of the error MB" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="MB_X" rwaccess="R" range="" description="Specifies the X position of the error MB" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___MBPC_PIC_DIM" description="FE MBPC Picture Dimensions" width="32" offset="0x5E0" page = "0" acronym="__ALL___MBPC_PIC_DIM">
        <bitfield id="MBAFF" rwaccess="RW" range="" description="If &quot;1&quot;, current picture is MBAFF" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="PIC_WIDTH" rwaccess="RW" range="" description="Picture Width in MBs" resetval="120" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="PIC_HEIGHT" rwaccess="RW" range="" description="PictureHeight in MBs" resetval="68" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___MBPC_POS" description="FE MBPC Position" width="32" offset="0x5E4" page = "0" acronym="__ALL___MBPC_POS">
        <bitfield id="MB_POS_X" rwaccess="RW" range="" description="MB Position in X direction" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="BOTTOMMBFLAG" rwaccess="RW" range="" description="Bottom MB Flag" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="MB_POS_Y" rwaccess="RW" range="" description="MB Position in X direction" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___MBPC_PMC" description="FE MBPC MB count in picture" width="32" offset="0x5E8" page = "0" acronym="__ALL___MBPC_PMC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="PIC_MB_COUNT" rwaccess="R" range="" description="Picture level MB Count" resetval="0" end="0" begin="27" width="28"/>
    </register>
    <register id="__ALL___MBPC_SMC" description="FE MBPC MB count in slice" width="32" offset="0x5EC" page = "0" acronym="__ALL___MBPC_SMC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="SLICE_MB_COUNT" rwaccess="R" range="" description="Slice level MB Count" resetval="0" end="0" begin="27" width="28"/>
    </register>
    <register id="__ALL___MBPC_STAT" description="FE MBPC Status" width="32" offset="0x5F0" page = "0" acronym="__ALL___MBPC_STAT">
        <bitfield id="IN_CROP_WINDOW" rwaccess="RW" range="" description="In crop window flag(for SVC)" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="AVAIL_UL" rwaccess="RW" range="" description="UL neigbhor available" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="AVAIL_UU" rwaccess="RW" range="" description="UU neigbhor available" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="END_OF_PIC" rwaccess="RW" range="" description="End of picture flag" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="AVAIL_LL" rwaccess="RW" range="" description="LL neigbhor available" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="PIC_BOUND_B" rwaccess="RW" range="" description="Picture boundary bottom" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="FIRST_MB_IN_SLICE" rwaccess="RW" range="" description="First mb in slice flag" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="PIC_BOUND_L" rwaccess="RW" range="" description="Picture boundary left" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PIC_BOUND_U" rwaccess="RW" range="" description="Picture boundary top" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="AVAIL_UR" rwaccess="RW" range="" description="UR neigbhor available" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="PIC_BOUND_R" rwaccess="RW" range="" description="Picture boundary right" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BITSTRM" description="Bitstream SL2 Buffer Base Address" width="32" offset="0xA00" page = "0" acronym="__ALL___SL2_BUF_ADDR_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base address of bit stream buffer in SL2 (128 bit aligned); bits[3:0] is hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_PICREFFRAMEINFO" description="picRefFrameInfo SL2 Base Address" width="32" offset="0xA04" page = "0" acronym="__ALL___SL2_BUF_ADDR_PICREFFRAMEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of picRefFrameInfo in SL2 (128 bit aligned); bits[3:0] is hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_COLREFFRAMEINFO" description="colRefFrameInfo SL2 Base Address" width="32" offset="0xA08" page = "0" acronym="__ALL___SL2_BUF_ADDR_COLREFFRAMEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of co-located reference frame info in SL2 (128 bit aligned); bits[3:0] is hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEINFO" description="sliceInfo SL2 Base Address" width="32" offset="0xA0C" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of sliceInfo in SL2  (128 bit aligned); bits[3:0] is hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEEXPWEIGHTTABLE" description="sliceExpWeightTable SL2 Base Address" width="32" offset="0xA10" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICEEXPWEIGHTTABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of sliceExpWeightTable in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICERPL" description="sliceRPL SL2 Base Address" width="32" offset="0xA14" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICERPL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of sliceRPL in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN0" description="Bin Stream 0 SL2 Buffer base address" width="32" offset="0xA18" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 0 in  SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN1" description="Bin Stream 1 SL2 Buffer base address" width="32" offset="0xA1C" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 1 in  SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN2" description="Bin stream 2 SL2 Buffer base address" width="32" offset="0xA20" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 2 in  SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN3" description="Bin stream 3 SL2 Buffer base address" width="32" offset="0xA24" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 3 in  SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_COL_MBHDRINFO_TOP" description="Co-located Top MBHrdrInfo SL2 Base Address" width="32" offset="0xA28" page = "0" acronym="__ALL___SL2_BUF_ADDR_COL_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Co-located MBHdrInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_COL_MBMVINFO_TOP" description="Co-located Top MBMVInfo SL2 Buffer Base Address" width="32" offset="0xA2C" page = "0" acronym="__ALL___SL2_BUF_ADDR_COL_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Co-located MBMVInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_COL_MBHDRINFO_BOT" description="Co-located Bottom MBHrdrInfo SL2 Base Address" width="32" offset="0xA30" page = "0" acronym="__ALL___SL2_BUF_ADDR_COL_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Co-located MBHdrInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_COL_MBMVINFO_BOT" description="Co-located Bottom MBMVInfo SL2 Buffer Base Address" width="32" offset="0xA34" page = "0" acronym="__ALL___SL2_BUF_ADDR_COL_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Co-located MBMVInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP" description="Current Top MBHrdrInfo SL2 Base Address" width="32" offset="0xA38" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Current MBHdrInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBMVINFO_TOP" description="Current Top MBMVInfo SL2 Buffer Base Address" width="32" offset="0xA3C" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Current MBMVInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBHDRINFO_BOT" description="Current Bottom MBHrdrInfo SL2 Base Address" width="32" offset="0xA40" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Current MBHdrInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBMVINFO_BOT" description="Current Bottom MBMVInfo SL2 Buffer Base Address" width="32" offset="0xA44" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Current MBMVInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_RESIDUAL" description="Residual SL2 Base Address" width="32" offset="0xA48" page = "0" acronym="__ALL___SL2_BUF_ADDR_RESIDUAL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Residual in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_NF1" description="NF1 SL2 Base Address" width="32" offset="0xA4C" page = "0" acronym="__ALL___SL2_BUF_ADDR_NF1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of NF1 in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SVC_SLICEINFO" description="SVC SliceInfo Extension SL2 Base Address" width="32" offset="0xA50" page = "0" acronym="__ALL___SL2_BUF_ADDR_SVC_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of SVC SliceInfo Extension in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SVC_REMBINFO" description="SVC Reference Layer ECD MBInfo SL2 Base Address" width="32" offset="0xA54" page = "0" acronym="__ALL___SL2_BUF_ADDR_SVC_REMBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of SVC Reference Layer ECD MBInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SVC_REMBMVINFO" description="SVC Reference Layer ECD MBMVInfo SL2 Base Address" width="32" offset="0xA58" page = "0" acronym="__ALL___SL2_BUF_ADDR_SVC_REMBMVINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of SVC Reference Layer ECD MBMVInfo in SL2  (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BE_UU_TOP_MB" description="Upper Top MB SL2 Buffer Base Address for BE neighouring MB data. This register is also used as the base address for TOP_NEIGHB_MVDATA SL2 buffer ( controlled through TOP_NEIGHB_MVDATA SL2BC ), in encode." width="32" offset="0xA60" page = "0" acronym="__ALL___SL2_BUF_ADDR_BE_UU_TOP_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Top MB in the Pair in SL2 (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BE_UU_BOT_MB" description="Upper Bottom MB SL2 Buffer Base Address for BE neighbouring MB data" width="32" offset="0xA64" page = "0" acronym="__ALL___SL2_BUF_ADDR_BE_UU_BOT_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Bottom MB in the Pair in SL2 (128 bit aligned; bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___MEM_BUF_ADDR_CAVLC_UU_MB" description="CAVLC Neighbouring MB Buffer Base Address in internal memory" width="32" offset="0xA80" page = "0" acronym="__ALL___MEM_BUF_ADDR_CAVLC_UU_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="MEM_TYPE" rwaccess="RW" range="" description="Specifies whether buffer is in SL2 or internal memory&#xA;0 : SL2, 1 : Internal memory" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Neighbouring MB data for CAVLC&#xA;If MEM_TYPE == 0, address in SL2 (128 bit aligned) specified; bits[3:0] hardwired to 0&#xA;If MEM_TYPE == 1, address in internal memory (128 bit aligned) specified;bits[3:0] hardwired to 0; bits [22:15] unused. " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___MEM_BUF_ADDR_CABAC_UU_TOP_MB" description="Upper Top MB Buffer Base Address for CABAC neighouring MB data in internal memory; used in CABAC encode" width="32" offset="0xAA0" page = "0" acronym="__ALL___MEM_BUF_ADDR_CABAC_UU_TOP_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="MEM_TYPE" rwaccess="RW" range="" description="Specifies whether buffer is in SL2 or internal memory&#xA;0 : SL2, 1 : Internal memory" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Top MB in the Pair &#xA;If MEM_TYPE == 0, address in SL2 (128 bit aligned) specified; bits[3:0] hardwired to 0&#xA;If MEM_TYPE == 1, address in internal memory (128 bit aligned) specified;bits[3:0] hardwired to 0; bits [22:15] unused. " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___MEM_BUF_ADDR_CABAC_UU_BOT_MB" description="Upper Top MB Buffer Base Address for CABAC neighouring MB data in internal memory; used in CABAC decode" width="32" offset="0xAA4" page = "0" acronym="__ALL___MEM_BUF_ADDR_CABAC_UU_BOT_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="MEM_TYPE" rwaccess="RW" range="" description="Specifies whether buffer is in SL2 or internal memory&#xA;0 : SL2, 1 : Internal memory" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Bottom MB in the Pair &#xA;If MEM_TYPE == 0, address in SL2 (128 bit aligned) specified; bits[3:0] hardwired to 0&#xA;If MEM_TYPE == 1, address in internal memory (128 bit aligned) specified;bits[3:0] hardwired to 0; bits [22:15] unused. " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SLICEINFO" description="Buffer Control Parameters for sliceInfo&#xA;Note : &#xA;1. In decode, in CABAC N MB decoupled mode, this register defines the parameters for the sliceInfo SL2BC between FE and BE (input to BE from FE)&#xA;2. In decode, in frame decoupled mode and CAVLC mode, this register defines the parameters for the sliceInfo SL2BC between the BE and the ROP (output from BE to ROP)&#xA;3. In encode,  this register defines the parameters for the sliceInfo SL2BC between ROP and BE (input to BE from ROP)" width="32" offset="0xB00" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SLICEINFO" description="Buffer Control Start Pointers for sliceInfo&#xA;Note : &#xA;1. In decode, in CABAC N MB decoupled mode, this register defines the read and write startpointers for the sliceInfo SL2BC between FE and BE (input to BE from FE)&#xA;2. In decode, in frame decoupled mode and CAVLC mode, this register defines the write start pointer for the sliceInfo SL2BC between the BE and the ROP (output from BE to ROP)&#xA;3. In encode,  this register defines the read and write start pointers for the sliceInfo SL2BC between ROP and BE (input to BE from ROP)" width="32" offset="0xB04" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SLICEINFO" description="Buffer Control  Pointer Increment Parameters for sliceInfo&#xA;Note : &#xA;1. In decode, in CABAC N MB decoupled mode, this register defines the read and write pointer increment values for the sliceInfo SL2BC between FE and BE (input to BE from FE)&#xA;2. In decode, in frame decoupled mode and CAVLC mode, this register defines the write pointer increment value for the sliceInfo SL2BC between the BE and the ROP (output from BE to ROP)&#xA;3. In encode,  this register defines the read and write pointer increment values for the sliceInfo SL2BC between ROP and BE (input to BE from ROP)" width="32" offset="0xB08" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="BC Increment value for read pointer" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MB" description="Buffer Control Parameters for MB virtual buffer between FE and BE&#xA;Note : Valid only in CABAC N MB decoupled mode." width="32" offset="0xB0C" page = "0" acronym="__ALL___SL2_BUF_DEPTH_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN0" description="Buffer Control Parameters for bin stream 0&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB18" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN0" description="Buffer Control Pointers for bit stream 0&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB1C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN1" description="Buffer Control Parameters for bin stream 1&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB20" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN1" description="Buffer Control Pointers for bit stream 1&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB24" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN2" description="Buffer Control Parameters for bin stream 2&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB28" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN2" description="Buffer Control Pointers for bit stream 2&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB2C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN3" description="Buffer Control Parameters for bin stream 3&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB30" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN3" description="Buffer Control Pointers for bit stream 3&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0xB34" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MBHDRINFO_TOP" description="Buffer Control Parameters for Top MBHdrInfo in decode, and Top/Bottom in Encode (both top and bottom MBHdrInfo go into the same buffer in encode)" width="32" offset="0xB38" page = "0" acronym="__ALL___SL2_BUF_DEPTH_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_MBHDRINFO_TOP" description="Buffer Control Pointers for Top MBHdrInfo in decode, and Top/Bottom in Encode (both top and bottom MBHdrInfo go into the same buffer in encode)" width="32" offset="0xB3C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_TOP" description="Buffer Control  Pointer Increment Parameters for Top MBHdrInfo in decode, and Top/Bottom in Encode (both top and bottom MBHdrInfo go into the same buffer in encode)" width="32" offset="0xB40" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="BC Increment value for read pointer" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MBHDRINFO_BOT" description="Buffer Control Parameters for Bottom MBHdrInfo in decode&#xA;Note : Unused in encode" width="32" offset="0xB44" page = "0" acronym="__ALL___SL2_BUF_DEPTH_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_MBHDRINFO_BOT" description="Buffer Control Pointers for Bottom MBHdrInfo in decode&#xA;Note : Unused in encode" width="32" offset="0xB48" page = "0" acronym="__ALL___SL2_BUF_START_PTR_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_BOT" description="Buffer Control  Pointer Increment Parameters for Bottom MBHdrInfo in decode&#xA;Note : Unused in encode" width="32" offset="0xB4C" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_RESIDUAL" description="Buffer Control Parameters for Residual Data&#xA;Note : Used in both encode and decode" width="32" offset="0xB50" page = "0" acronym="__ALL___SL2_BUF_DEPTH_RESIDUAL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_RESIDUAL" description="Buffer Control Pointers for Residual Data&#xA;Note : Used in both encode and decode" width="32" offset="0xB54" page = "0" acronym="__ALL___SL2_BUF_START_PTR_RESIDUAL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_RESIDUAL" description="Buffer Control  Pointer Increment Parameters for Residual Data&#xA;Note : Used in both encode and decode" width="32" offset="0xB58" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_RESIDUAL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="BC Increment value for read pointer" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_NF1" description="Buffer Control Parameters for NearNeighbourFlag (NF1)&#xA;Note : Used in both encode and decode" width="32" offset="0xB5C" page = "0" acronym="__ALL___SL2_BUF_DEPTH_NF1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_NF1" description="Buffer Control Pointers for NearNeighbourFlag (NF1)&#xA;Note : Used in both encode and decode" width="32" offset="0xB60" page = "0" acronym="__ALL___SL2_BUF_START_PTR_NF1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_NF1" description="Buffer Control  Pointer Increment Parameters for NearNeighbourFlag (NF1)&#xA;Note : Used in both encode and decode" width="32" offset="0xB64" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_NF1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_TOP_NEIGHB_MVDATA" description="Buffer Control Parameters for Top Neighbouring MB data to ME&#xA;This is used only in encode" width="32" offset="0xB68" page = "0" acronym="__ALL___SL2_BUF_DEPTH_TOP_NEIGHB_MVDATA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_TOP_NEIGHB_MVDATA" description="Buffer Control Pointers for Top Neighbouring MB data to ME&#xA;This is used only in encode" width="32" offset="0xB6C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_TOP_NEIGHB_MVDATA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_TOP_NEIGHB_MVDATA" description="Buffer Control  Pointer Increment Parameters for Top Neighbouring MB data to ME&#xA;This is used only in encode" width="32" offset="0xB70" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_TOP_NEIGHB_MVDATA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SVC_REMBINFO" description="Buffer Control Parameters for SVC Reference Layer ECD MB Info" width="32" offset="0xB74" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SVC_REMBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SVC_REMBINFO" description="Buffer Control Pointers for SVC Reference Layer ECD MB Info" width="32" offset="0xB78" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SVC_REMBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SVC_REMBINFO" description="Buffer Control  Pointer Increment Parameters for SVC Reference Layer ECD MB Info" width="32" offset="0xB7C" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SVC_REMBINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="BC Increment value for read pointer" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SPARE_CONSM" description="Buffer Control Parameters for Spare Consumer SL2BC" width="32" offset="0xB80" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SPARE_CONSM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SPARE_CONSM" description="Buffer Control Pointers for Spare Consumer SL2BC" width="32" offset="0xB84" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SPARE_CONSM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="READ_START_PTR" rwaccess="RW" range="" description="BC Start Value for Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SPARE_CONSM" description="Buffer Control  Pointer Increment Parameters for Spare Consumer SL2BC" width="32" offset="0xB88" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SPARE_CONSM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_PTR_INC" rwaccess="RW" range="" description="BC Increment value for read pointer" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SPARE_PROD" description="Buffer Control Parameters for Spare Producer SL2BC" width="32" offset="0xB8C" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SPARE_PROD">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SPARE_PROD" description="Buffer Control Pointers for Spare Producer SL2BC" width="32" offset="0xB90" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SPARE_PROD">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SPARE_PROD" description="Buffer Control  Pointer Increment Parameters for Spare Priducer SL2BC" width="32" offset="0xB94" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SPARE_PROD">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="WRITE_PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BITSTRM" description="Buffer parameters and configuration for bit stream&#xA;Note : Unused in non-frame-decoupled configuration; the corresponding registers in FE_BUFFER_CONTROL are used.&#xA;" width="32" offset="0xBA0" page = "0" acronym="__ALL___DRM_BUF_CFG_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="DMSP_MODE" rwaccess="RW" range="" description="If '1', specifies &quot;Direct Multi-page SL2 population&quot; mode of operation" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="SW_MODE" rwaccess="RW" range="" description="If '1', specifies SW interactive mode of operation. In this mode, the ECD5 does not interact directly with VDMA for bitstream DMA. Instead it triggers an interrupt for requesting DMA transfer of bitstream." resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="24" begin="27" width="4"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BITSTRM" description="DMA Group ID for bit stream&#xA;Note : Unused in non-frame-decoupled configuration; the corresponding registers in FE_BUFFER_CONTROL are used.&#xA;" width="32" offset="0xBA4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BITSTRM">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_SLICEINFO" description="Buffer parameters and configuration for sliceInfo and sliceRPL&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBA8" page = "0" acronym="__ALL___DRM_BUF_CFG_SLICEINFO">
        <bitfield id="NUM_ENTRIES_PER_PAGE" rwaccess="RW" range="" description="Number of data structure entries in each page of sliceInfo, sliceExpWeightTable and sliceRPL data.&#xA;Note : This field (together w/ the size of each entry, i.e. for eg. sliceInfo size (2 words)) should be consistent with the PAGE_SIZE field, i.e. &#xA;   NUM_PAGE_ENTRIES * sizeof(sliceInfo) = DRM_BUF_CFG_SLICEINFO.PAGE_SIZE" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page of sliceInfo in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;This should be consistent w/ the value of DRM_BUF_CFG_SLICEINFO.NUM_ENTRIES_PER_PAGE, such that this number of sliceInfo entries should fit within the page size." resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages of sliceInfo in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_SLICEINFO" description="DMA Group ID for sliceInfo and sliceRPL&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBAC" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_SLICEINFO">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_SLICEINFO" description="Max bytes DMA transfer limit for sliceRPL&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBB0" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_SLICEINFO">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_SLICEINFO.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="30" width="8"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN0" description="Buffer parameters and configuration for bin stream 0&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBC0" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN0" description="DMA Group ID for bin stream 0&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBC4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN0">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN0" description="Max bytes DMA transfer limit for bin stream 0&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBC8" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN0">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_BIN0.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="30" width="8"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN1" description="Buffer parameters and configuration for bin stream 1&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBD0" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN1" description="DMA Group ID for bin stream 1&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBD4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN1">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN1" description="Max bytes DMA transfer limit for bin stream 1&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBD8" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN1">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_BIN1.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="30" width="8"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN2" description="Buffer parameters and configuration for bin stream 2&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBE0" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN2" description="DMA Group ID for bin stream 2&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBE4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN2">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN2" description="Max bytes DMA transfer limit for bin stream 2&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBE8" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN2">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_BIN2.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="30" width="8"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN3" description="Buffer parameters and configuration for bin stream 3&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBF0" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN3" description="DMA Group ID for bin stream 3&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBF4" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN3">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN3" description="Max bytes DMA transfer limit for bin stream 3&#xA;Note : Used only in frame decoupled mode" width="32" offset="0xBF8" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_BIN3">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_BIN3.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="30" width="8"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_COL_MBHDRINFO_TOP" description="Buffer parameters and configuration for colocated Top MBHdrInfo" width="32" offset="0xC00" page = "0" acronym="__ALL___DRM_BUF_CFG_COL_MBHDRINFO_TOP">
        <bitfield id="NUM_ENTRIES_PER_PAGE" rwaccess="RW" range="" description="Number of data structure entries in each page&#xA;Note : This field (together w/ the size of each entry) should be consistent with the PAGE_SIZE field" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Note : Can be left unused since deterministic transfer" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_COL_MBHDRINFO_TOP" description="DMA Group ID for colocated Top MBHdrInfo" width="32" offset="0xC04" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_COL_MBHDRINFO_TOP">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBHDRINFO_TOP" description="Max bytes DMA transfer limit for colocated Top MBHdrInfo" width="32" offset="0xC08" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBHDRINFO_TOP">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_COL_MBHDRINFO_TOP.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="29" width="7"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="HW_MODE_EN" rwaccess="RW" range="" description="If &quot;1&quot; enables programmation of the &quot;SIZE&quot; field through H/W interface" resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_COL_MBMVINFO_TOP" description="Buffer parameters and configuration for colocated Top MBMVInfo" width="32" offset="0xC10" page = "0" acronym="__ALL___DRM_BUF_CFG_COL_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_COL_MBMVINFO_TOP" description="DMA Group ID for colocated Top MBMVInfo" width="32" offset="0xC14" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_COL_MBMVINFO_TOP">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBMVINFO_TOP" description="Max bytes DMA transfer limit for colocated Top MBMVInfo" width="32" offset="0xC18" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBMVINFO_TOP">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_COL_MBMVINFO_TOP.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="29" width="7"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="HW_MODE_EN" rwaccess="RW" range="" description="If &quot;1&quot; enables programmation of the &quot;SIZE&quot; field through H/W interface" resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_COL_MBHDRINFO_BOT" description="Buffer parameters and configuration for colocated Bottom MBHdrInfo" width="32" offset="0xC20" page = "0" acronym="__ALL___DRM_BUF_CFG_COL_MBHDRINFO_BOT">
        <bitfield id="NUM_ENTRIES_PER_PAGE" rwaccess="RW" range="" description="Number of data structure entries in each page&#xA;Note : This field (together w/ the size of each entry) should be consistent with the PAGE_SIZE field" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_COL_MBHDRINFO_BOT" description="DMA Group ID for colocated Bottom MBHdrInfo" width="32" offset="0xC24" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_COL_MBHDRINFO_BOT">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBHDRINFO_BOT" description="Max bytes DMA transfer limit for colocated Bottom MBHdrInfo" width="32" offset="0xC28" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBHDRINFO_BOT">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_COL_MBHDRINFO_BOT.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="29" width="7"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="HW_MODE_EN" rwaccess="RW" range="" description="If &quot;1&quot; enables programmation of the &quot;SIZE&quot; field through H/W interface" resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_COL_MBMVINFO_BOT" description="Buffer parameters and configuration for colocated Bottom MBMVInfo" width="32" offset="0xC30" page = "0" acronym="__ALL___DRM_BUF_CFG_COL_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_COL_MBMVINFO_BOT" description="DMA Group ID for colocated Bottom MBMVInfo" width="32" offset="0xC34" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_COL_MBMVINFO_BOT">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBMVINFO_BOT" description="Max bytes DMA transfer limit for colocated Bottom MBMVInfo" width="32" offset="0xC38" page = "0" acronym="__ALL___DRM_BUF_DMA_MAX_SIZE_COL_MBMVINFO_BOT">
        <bitfield id="SIZE" rwaccess="RW" range="" description="Total maximum number of bytes that will be transferred by ECD through VDMA. The actual limit for transfer is &quot;ceil( SIZE / DRM_BUF_CFG_COL_MBMVINFO_BOT.PAGE_SIZE ) * PAGE_SIZE&quot;, i.e. the closest upper integral number of pages.&#xA;This value will be decremented by HW when DRM is operational and should not be overwritten except when DRM is in IDLE." resetval="0" end="0" begin="22" width="23"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="23" begin="29" width="7"/>
        <bitfield id="LIMIT_ENABLE" rwaccess="RW" range="" description="If '1', enables limiting the DMA transfer for bin stream 0 to &quot;SIZE&quot;" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="HW_MODE_EN" rwaccess="RW" range="" description="If &quot;1&quot; enables programmation of the &quot;SIZE&quot; field through H/W interface" resetval="0" end="30" begin="30" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_MBHDRINFO_TOP" description="Buffer parameters and configuration for current Top MBHdrInfo" width="32" offset="0xC40" page = "0" acronym="__ALL___DRM_BUF_CFG_MBHDRINFO_TOP">
        <bitfield id="NUM_ENTRIES_PER_PAGE" rwaccess="RW" range="" description="Number of data structure entries in each page&#xA;Note : This field (together w/ the size of each entry) should be consistent with the PAGE_SIZE field" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_MBHDRINFO_TOP" description="DMA Group ID for current Top MBHdrInfo" width="32" offset="0xC44" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_MBHDRINFO_TOP">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_MBMVINFO_TOP" description="Buffer parameters and configuration for current Top MBMVInfo" width="32" offset="0xC48" page = "0" acronym="__ALL___DRM_BUF_CFG_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_MBMVINFO_TOP" description="DMA Group ID for current Top MBMVInfo" width="32" offset="0xC4C" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_MBMVINFO_TOP">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_MBHDRINFO_BOT" description="Buffer parameters and configuration for current Bottom MBHdrInfo" width="32" offset="0xC50" page = "0" acronym="__ALL___DRM_BUF_CFG_MBHDRINFO_BOT">
        <bitfield id="NUM_ENTRIES_PER_PAGE" rwaccess="RW" range="" description="Number of data structure entries in each page&#xA;Note : This field (together w/ the size of each entry) should be consistent with the PAGE_SIZE field" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_MBHDRINFO_BOT" description="DMA Group ID for current Bottom MBHdrInfo" width="32" offset="0xC54" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_MBHDRINFO_BOT">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_MBMVINFO_BOT" description="Buffer parameters and configuration for current Bottom MBMVInfo" width="32" offset="0xC58" page = "0" acronym="__ALL___DRM_BUF_CFG_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_MBMVINFO_BOT" description="DMA Group ID for current Bottom MBMVInfo" width="32" offset="0xC5C" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_MBMVINFO_BOT">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___CODEC_TYPE" description="Codec Type" width="32" offset="0xC80" page = "0" acronym="__ALL___CODEC_TYPE">
        <bitfield id="SVC_LAYER_INFO" rwaccess="RW" range="" description="Specifies whether current layer is base or enhancement layer; valid only id CODEC_TYPE == 1 (SVC)&#xA;  0 - Base Layer &#xA;  1 - Enhancement Layer" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="CODEC_TYPE" rwaccess="RW" range="" description="0=&gt;H.264, 1=&gt;SVC, 2=&gt;VP8" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___MODE" description="BE Mode" width="32" offset="0xC84" page = "0" acronym="__ALL___MODE">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="9" begin="31" width="23"/>
        <bitfield id="DIR" rwaccess="RW" range="" description="Specifies if encode or decode for BE&#xA;0 - Decode&#xA;1 - Encode&#xA;&#xA;Note : If DIR == 1 and ENTROPY_CODING_MODE == 1, note that FE0 shall not be enabled (since CABAC engine 0 will be used in encode mode)" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="2" begin="7" width="6"/>
        <bitfield id="H241_ENC_EN" rwaccess="RW" range="" description="Specifies if Encoder is in H.241 mode &#xA;0 - H.241 Mode disabled&#xA;1 - H.241 Mode enabled" resetval="0" end="8" begin="8" width="1"/>
    </register>
    <register id="__ALL___DEC_CABAC_FRM_CFG" description="Frame Level Config for CABAC in decode" width="32" offset="0xC90" page = "0" acronym="__ALL___DEC_CABAC_FRM_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DEC_CABAC_L0_CFG" description="CABAC Basic (Level 0) Config for decode" width="32" offset="0xC94" page = "0" acronym="__ALL___DEC_CABAC_L0_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DEC_CABAC_SDP_CFG" description="CABAC Slice Data Decode Configuration register" width="32" offset="0xC98" page = "0" acronym="__ALL___DEC_CABAC_SDP_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="SBC_CTRL" rwaccess="RW" range="" description="Specifies the bin SBC control mode&#xA;0 - Initialize and Flush SBC at beginning and end of pipe respectively&#xA;1 - Initialize and Flush SBC at beginning and end of every MB respectively" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="MB_MODE" rwaccess="RW" range="" description="Specifies if MB mode is enabled for slice data decode&#xA;  0 - No control at MB level&#xA;  1 - MB processing engine has to be specifically enabled at every MB" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="2" begin="7" width="6"/>
    </register>
    <register id="__ALL___DEC_CAVLC_FRM_CFG" description="Frame Level Config for CAVLC in decode" width="32" offset="0xCA0" page = "0" acronym="__ALL___DEC_CAVLC_FRM_CFG">
        <bitfield id="EOP_BITSTREAM_DMA_TERM" rwaccess="RW" range="" description="&#xA;Specifies if  bit-stream DMA needs to be terminated at the end of pipe&#xA;0 - Do not terminate bit stream DMA at the end of pipe&#xA;1 - Terminate bitstream DMA at end of pipe" resetval="1" end="16" begin="16" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Reserved" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="2" begin="15" width="14"/>
        <bitfield id="SOP_BITSTREAM_DMA_INIT" rwaccess="RW" range="" description="Specifies if bit-stream DMA needs to be initialized at the start of pipe (frame/sub-frame)&#xA;0 - Disable&#xA;1 - Enable" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DEC_CAVLC_L0_CFG" description="CAVLC Basic (Level 0) Config for decode " width="32" offset="0xCA4" page = "0" acronym="__ALL___DEC_CAVLC_L0_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DEC_CAVLC_SDP_CFG" description="CAVLC Decode Slice Data Processing Configuration" width="32" offset="0xCA8" page = "0" acronym="__ALL___DEC_CAVLC_SDP_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="SOS_BITSTREAM_DMA_INIT" rwaccess="RW" range="" description="&#xA;Specifies if bit-stream DMA need to be init at beginning of slice data processing&#xA;0 - Do not trigger initial bit stream DMA at the beginning of slice&#xA;1 - Trigger bitstream DMA at beginning of every slice" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="EOS_FLUSH_DESCR" rwaccess="RW" range="" description="Enable/Disable flush of current bitstream descriptor at end of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="SBC_CTRL" rwaccess="RW" range="" description="Specifies the SBC control mode&#xA;0 - Initialize and Flush SBC at beginning and end of slice respectively&#xA;1 - Initialize and Flush SBC at beginning and end of every MB respectively&#xA;Note : If SDP_EOS_SCS_EN == 1, then this bit will take effect for SBC close after the startcode search after EOS." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="MB_MODE" rwaccess="RW" range="" description="Specifies if MB mode is enabled for slice data decode&#xA;  0 - No control at MB level&#xA;  1 - MB processing engine has to be specifically enabled at every MB" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="SOS_FLUSH_DESCR" rwaccess="RW" range="" description="Enable/Disable flush of current bitstream descriptor at start of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="EOS_SCS_EN" rwaccess="RW" range="" description="Enable/Disable automatic startcode search on detecting end of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="EOS_BITSTREAM_DMA_TERM" rwaccess="RW" range="" description="&#xA;Specifies if  bit-stream DMA needs to be terminated at the end of slice&#xA;0 - Do not terminate bit stream DMA at the end of slice&#xA;1 - Terminate bitstream DMA at end of slice" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___ENC_FRM_CFG" description="Encoder Frame Level Initialization Configuration" width="32" offset="0xCB0" page = "0" acronym="__ALL___ENC_FRM_CFG">
        <bitfield id="EOP_BITSTREAM_DMA_TERM" rwaccess="RW" range="" description="&#xA;Specifies if  bit-stream DMA needs to be terminated at the end of pipe&#xA;0 - Do not terminate bit stream DMA at the end of pipe&#xA;1 - Terminate bitstream DMA at end of pipe&#xA;  Setting this bit results in flushing any un-transferred bit-stream data in the SL2 to DDR at the end of pipe, and discarding of bit-stream descriptors." resetval="1" end="16" begin="16" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="17" begin="31" width="15"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="1" begin="15" width="15"/>
        <bitfield id="SOP_BITSTREAM_DMA_INIT" rwaccess="RW" range="" description="Specifies if bit-stream DMA needs to be initialized at the start of pipe (frame/sub-frame)&#xA;0 - Disable&#xA;1 - Enable" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___ENC_L0_CFG" description="Encoder Basic (Level 0) Configuration " width="32" offset="0xCB4" page = "0" acronym="__ALL___ENC_L0_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___ENC_SDP_CFG" description="Encoder Slice Processing Configuration" width="32" offset="0xCB8" page = "0" acronym="__ALL___ENC_SDP_CFG">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Reserved" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="SOS_BITSTREAM_DMA_INIT" rwaccess="RW" range="" description="&#xA;Specifies if bit-stream DMA need to be init at beginning of slice data processing&#xA;0 - Do not initialize bit stream DMA at the beginning of slice&#xA;1 - Initialize bitstream DMA at beginning of every slice" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="EOS_FLUSH_DESCR" rwaccess="RW" range="" description="Enable/Disable flush of current bitstream descriptor at end of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="SBC_CTRL" rwaccess="RW" range="" description="Specifies the SBC control mode&#xA;0 - Initialize and Flush SBC at beginning and end of slice respectively&#xA;1 - Initialize and Flush SBC at beginning and end of every MB respectively" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="MB_MODE" rwaccess="RW" range="" description="Specifies if MB mode is enabled for slice data decode&#xA;  0 - No control at MB level&#xA;  1 - MB processing engine has to be specifically enabled at every MB" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="7" begin="15" width="9"/>
        <bitfield id="SOS_FLUSH_DESCR" rwaccess="RW" range="" description="Enable/Disable flush of current bitstream descriptor at start of slice&#xA;  0 - Disable &#xA;  1 - Enable " resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="EOS_BITSTREAM_DMA_TERM" rwaccess="RW" range="" description="&#xA;Specifies if  bit-stream DMA needs to be terminated at the end of slice&#xA;0 - Do not terminate bit stream DMA at the end of slice&#xA;1 - Terminate bitstream DMA at end of slice&#xA;  Setting this bit results in flushing any un-transferred bit-stream data in the SL2 to DDR at the end of slice, and discarding of the bit-stream descriptors" resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___DEC_CAVLC_CFG_ERROR_EN" description="CAVLC Configuration register for enabling error for potentially incorrect behavior" width="32" offset="0xCC0" page = "0" acronym="__ALL___DEC_CAVLC_CFG_ERROR_EN">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved for slice data processing control" resetval="0" end="6" begin="31" width="26"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERROR_ENABLE" rwaccess="RW" range="" description="If this value is 1 and Temporal B Direct MB is detected, error is flagged immediately." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="LEVEL_OUT_OF_RANGE" rwaccess="RW" range="" description="If this value is 1 and level becomes out of range [-2^(7+bitDepth), 2^(7+bitDepth)-1] (due to error in level_suffix), error is flagged immediately." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="EOF_NOT_EOS" rwaccess="RW" range="" description="If this value is 1 and EOS is not detected while decoding the last MB in the frame, error is flagged immediately." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PCM_ALIGNMENT_NON_ZERO" rwaccess="RW" range="" description="If this value is 1 and pcm_alignment_zero_bit is not &quot;0&quot;, error is flagged immediately." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="REFIDX_OUT_OF_RANGE" rwaccess="RW" range="" description="If this value is 1 and ref_idx_lx ( x == 0 or 1 )  is out of the range [0,DEC_CAVLC_REF_IDX_MAX_Lx.VALUE], error is flagged immediately ." resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___DEC_CAVLC_CFG_ERROR_INT_EN" description="CAVLC Configuration register for enabling interrupt for potential incorrect behavior &#xA;  If a bit is set in this register and corresponding bit is not set in the DEC_CAVLC_CFG_ERROR_EN register, then, on hitting the corresponding condition in an MB, INT_ERR0 is triggered on the completion of the MB. CAVLC_DEC_ERR status bit is set in the interrupt status registers corresponding to INT_ERR0." width="32" offset="0xCC4" page = "0" acronym="__ALL___DEC_CAVLC_CFG_ERROR_INT_EN">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="6" begin="31" width="26"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERROR_ENABLE" rwaccess="RW" range="" description="If this value is 1 and Temporal B Direct MB is detected, interrupt is (conditionally) generated on completion of MB." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="LEVEL_OUT_OF_RANGE" rwaccess="RW" range="" description="If this value is 1 and level becomes out of range [-2^(7+bitDepth), 2^(7+bitDepth)-1] (due to error in level_suffix), interrupt is (conditionally) generated on completion of MB." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="EOF_NOT_EOS" rwaccess="RW" range="" description="If this value is 1 and EOS is not detected while decoding the last MB in the frame, interrupt is (conditionally) generated on completion of MB." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="PCM_ALIGNMENT_BIT_NON_ZERO" rwaccess="RW" range="" description="If this value is 1 and pcm_alignment_zero_bit is not &quot;0&quot;, interrupt is (conditionally) generated on completion of MB." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="REFIDX_OUT_OF_RANGE" rwaccess="RW" range="" description="If this value is 1 and ref_idx_lx ( x == 0 or 1 )  is out of the range [0,DEC_CAVLC_REF_IDX_MAX_Lx.VALUE], interrupt is (conditionally) generated on completion of MB." resetval="0" end="3" begin="3" width="1"/>
    </register>
    <register id="__ALL___DEC_CAVLC_REF_IDX_MAX_L0" description="CAVLC Max refidx for L0" width="32" offset="0xCC8" page = "0" acronym="__ALL___DEC_CAVLC_REF_IDX_MAX_L0">
        <bitfield id="VALUE" rwaccess="RW" range="" description="Specifies the max refidx value for L0 for error checking" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="5" begin="31" width="27"/>
    </register>
    <register id="__ALL___DEC_CAVLC_REF_IDX_MAX_L1" description="CAVLC Max refidx for L1" width="32" offset="0xCCC" page = "0" acronym="__ALL___DEC_CAVLC_REF_IDX_MAX_L1">
        <bitfield id="VALUE" rwaccess="RW" range="" description="Specifies the max refidx value for L1 for error checking" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="5" begin="31" width="27"/>
    </register>
    <register id="__ALL___BE_MVINFO_TOP_DDR_OFFSET" description="Start offset for MVInfo top buffer in DDR. Valid only in decode." width="32" offset="0xCE4" page = "0" acronym="__ALL___BE_MVINFO_TOP_DDR_OFFSET">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="23" begin="31" width="9"/>
offset="0xC80"
    </register>
    <register id="__ALL___BE_MVINFO_BOT_DDR_OFFSET" description="Start offset for MVInfo bottom buffer in DDR. Valid only in decode." width="32" offset="0xCE8" page = "0" acronym="__ALL___BE_MVINFO_BOT_DDR_OFFSET">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="23" begin="31" width="9"/>
offset="0xC80"
    </register>
    <register id="__ALL___SL2_BUF_STATUS_SLICEINFO" description="Buffer status for sliceInfo buffer (read/written) by BE&#xA;Note : &#xA;1. Decode - CAVLC mode :   this register reflects the status of the sliceInfo buffer between the BE and the ROP (output from BE to ROP). Although the SL2 buffer is not populated by the BE, the BE communicates the availability of data in the buffer to the ROP through SL2BC&#xA;2. Decode - CABAC N MB decoupled mode : this register reflects the status for the sliceInfo SL2BC between FE and BE (input to BE from FE)&#xA;3. Decode - CABAC frame decoupled mode :  this register reflects the status of the sliceInfo buffer between the BE and the ROP (output from BE to ROP)&#xA;3. Encode : this register reflects the status for the sliceInfo SL2BC between ROP and BE (input to BE from ROP)" width="32" offset="0xD00" page = "0" acronym="__ALL___SL2_BUF_STATUS_SLICEINFO">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer&#xA;Valid only in encode and non-frame decoupled CABAC decode" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUFFER_EMPTY" rwaccess="R" range="" description="Buffer Empty Status &#xA;0 : Buffer Not Empty&#xA;1 : Buffer Empty&#xA;Valid only in encode and non-frame decoupled CABAC decode" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xA;BC NOT READY = 00 (rd_core_busy=0 AND rd_bc_ready=0)&#xA;BC READY = 01 (rd_core_busy=0 AND rd_bc_ready=1)&#xA;BC BUSY = 1x (rd_core_busy=1)&#xA;Valid only in encode and non-frame decoupled CABAC decode" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUFFER_FULL" rwaccess="R" range="" description="Buffer Full Status &#xA;0 : Buffer Not Full&#xA;1 : Buffer Full&#xA;Valid only in encode and non-frame decoupled CABAC decode" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_MB" description="Buffer Status for MB virtual buffer between FE and BE&#xA;Note : Valid only in CABAC decode in N MB decoupled mode" width="32" offset="0xD08" page = "0" acronym="__ALL___SL2_BUF_STATUS_MB">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUFFER_EMPTY" rwaccess="R" range="" description="Buffer Empty Status &#xA;0 : Buffer Not Empty&#xA;1 : Buffer Empty" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xA;BC NOT READY = 00 (rd_core_busy=0 AND rd_bc_ready=0)&#xA;BC READY = 01 (rd_core_busy=0 AND rd_bc_ready=1)&#xA;BC BUSY = 1x (rd_core_busy=1)" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUFFER_FULL" rwaccess="R" range="" description="Buffer Full Status &#xA;0 : Buffer Not Full&#xA;1 : Buffer Full" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN0" description="Buffer Status for bin stream 0&#xA;Note : Valid only in CABAC decode in non-frame-decoupled mode" width="32" offset="0xD0C" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN0">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN1" description="Buffer Status for bin stream 1&#xA;Note : Valid only in CABAC decode in non-frame-decoupled mode" width="32" offset="0xD10" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN1">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN2" description="Buffer Status for bin stream 2&#xA;Note : Valid only in CABAC decode in non-frame-decoupled mode" width="32" offset="0xD14" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN2">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_BIN3" description="Buffer Status for bin stream 3&#xA;Note : Valid only in CABAC decode in non-frame-decoupled mode " width="32" offset="0xD18" page = "0" acronym="__ALL___SL2_BUF_STATUS_BIN3">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_MBHDRINFO_TOP" description="Buffer Status forTop MBHdrInfo in decode, and Top/Bottom in Encode (both top and bottom MBHdrInfo go into the same buffer in encode)" width="32" offset="0xD1C" page = "0" acronym="__ALL___SL2_BUF_STATUS_MBHDRINFO_TOP">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer&#xA;Note : Valid only in encode" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUFFER_EMPTY" rwaccess="R" range="" description="Buffer Empty Status &#xA;0 : Buffer Not Empty&#xA;1 : Buffer Empty&#xA;Note : Valid only in encode" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xA;BC NOT READY = 00 (rd_core_busy=0 AND rd_bc_ready=0)&#xA;BC READY = 01 (rd_core_busy=0 AND rd_bc_ready=1)&#xA;BC BUSY = 1x (rd_core_busy=1)&#xA;Note : Valid only in encode" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUFFER_FULL" rwaccess="R" range="" description="Buffer Full Status &#xA;0 : Buffer Not Full&#xA;1 : Buffer Full&#xA;Note : Valid only in encode" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_MBHDRINFO_BOT" description="Buffer Status for Bottom MBHdrInfo in decode&#xA;Note :Valid only in decode" width="32" offset="0xD20" page = "0" acronym="__ALL___SL2_BUF_STATUS_MBHDRINFO_BOT">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_6" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_RESIDUAL" description="Buffer Status for Residual Data" width="32" offset="0xD24" page = "0" acronym="__ALL___SL2_BUF_STATUS_RESIDUAL">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer&#xA;Note : Valid only in encode" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUFFER_EMPTY" rwaccess="R" range="" description="Buffer Empty Status &#xA;0 : Buffer Not Empty&#xA;1 : Buffer Empty&#xA;Note : Valid only in encode" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xA;BC NOT READY = 00 (rd_core_busy=0 AND rd_bc_ready=0)&#xA;BC READY = 01 (rd_core_busy=0 AND rd_bc_ready=1)&#xA;BC BUSY = 1x (rd_core_busy=1)&#xA;Note : Valid only in encode" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUFFER_FULL" rwaccess="R" range="" description="Buffer Full Status &#xA;0 : Buffer Not Full&#xA;1 : Buffer Full&#xA;Note : Valid only in encode" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_NF1" description="Buffer Status for NearNeighbourFlag (NF1)" width="32" offset="0xD28" page = "0" acronym="__ALL___SL2_BUF_STATUS_NF1">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_6" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_TOP_NEIGHB_MVDATA" description="Buffer Status for top neighbouring MB data&#xA;Note : Valid only in encode" width="32" offset="0xD2C" page = "0" acronym="__ALL___SL2_BUF_STATUS_TOP_NEIGHB_MVDATA">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_6" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_SVC_REMBINFO" description="Buffer Status for SVC Reference Layer ECD MBInfo&#xA;Note : Valid only in SVC decode" width="32" offset="0xD30" page = "0" acronym="__ALL___SL2_BUF_STATUS_SVC_REMBINFO">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUFFER_EMPTY" rwaccess="R" range="" description="Buffer Empty Status &#xA;0 : Buffer Not Empty&#xA;1 : Buffer Empty" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xA;BC NOT READY = 00 (rd_core_busy=0 AND rd_bc_ready=0)&#xA;BC READY = 01 (rd_core_busy=0 AND rd_bc_ready=1)&#xA;BC BUSY = 1x (rd_core_busy=1)" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUFFER_FULL" rwaccess="R" range="" description="Buffer Full Status &#xA;0 : Buffer Not Full&#xA;1 : Buffer Full" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_SPARE_CONSM" description="Buffer Status for Spare Consumer SL2BC" width="32" offset="0xD34" page = "0" acronym="__ALL___SL2_BUF_STATUS_SPARE_CONSM">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="Current Read Pointer" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="BUFFER_EMPTY" rwaccess="R" range="" description="Buffer Empty Status &#xA;0 : Buffer Not Empty&#xA;1 : Buffer Empty" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="Indicates the BC status on the read side&#xA;BC NOT READY = 00 (rd_core_busy=0 AND rd_bc_ready=0)&#xA;BC READY = 01 (rd_core_busy=0 AND rd_bc_ready=1)&#xA;BC BUSY = 1x (rd_core_busy=1)" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="BUFFER_FULL" rwaccess="R" range="" description="Buffer Full Status &#xA;0 : Buffer Not Full&#xA;1 : Buffer Full" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_STATUS_SPARE_PROD" description="Buffer Status for Spare producer SL2BC" width="32" offset="0xD38" page = "0" acronym="__ALL___SL2_BUF_STATUS_SPARE_PROD">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="Indicates the BC status on the write side&#xA;BC NOT READY = 00 (wr_core_busy=0  AND wr_bc_ready=0)&#xA;BC READY = 01 (wr_core_busy=0  AND wr_bc_ready=1)&#xA;BC BUSY = 1x (wr_core_busy=1)" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="Reserved_6" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="Current Write Pointer" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___DRM_STATUS_BITSTRM" description="Status of DRM channel controller for bit stream buffer" width="32" offset="0xD40" page = "0" acronym="__ALL___DRM_STATUS_BITSTRM">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the bitstream control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel for bitstream control is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BITSTRM" description="Buffer Status for bitstream buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bit stream buffer" width="32" offset="0xD44" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BITSTRM">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;In the case of read ( data transferred from DDR to SL2 , and read by the ECD core ), this field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization. This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core.&#xA;In the case of write ( data written by ECD core to SL2, and transferred from SL2 to DDR ), this field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from, by the ECD core (MBP) in decode, or written to , in encode; valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BITSTRM" description="Buffer Status for bit stream buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bit stream buffer" width="32" offset="0xD48" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from (in decode), or written to (in encode) , by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BITSTRM" description="Buffer DMA Status for bitstream buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 0 buffer" width="32" offset="0xD4C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) in decode, or from which the next page DMA will happen (read from) in encode, when enabling conditions for DMA are met (SL2 page is consumed by ECD5 core in decode; SL2 page is filled by ECD5 core in encode); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_SLICEINFO" description="Status of DRM channel controller forsliceInfo buffer" width="32" offset="0xD50" page = "0" acronym="__ALL___DRM_STATUS_SLICEINFO">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_SLICEINFO" description="Buffer Status for sliceInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xD54" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_SLICEINFO">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="For debug only. Indicates the index of the entry that is currently being read or will be read next by the ECD5 core in the current page; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_SLICEINFO" description="Buffer Status for sliceInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xD58" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_SLICEINFO" description="Buffer DMA Status for  sliceInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xD5C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_SLICERPL" description="Buffer Status for sliceRPL buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xD68" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_SLICERPL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN0" description="Status of DRM channel controller for bin stream 0 buffer" width="32" offset="0xD70" page = "0" acronym="__ALL___DRM_STATUS_BIN0">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN0" description="Buffer Status for bin stream 0 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 0 buffer" width="32" offset="0xD74" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN0">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN0" description="Buffer Status for bin stream 0 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 0 buffer" width="32" offset="0xD78" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN0" description="Buffer DMA Status for bin stream 0 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 0 buffer" width="32" offset="0xD7C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN1" description="Status of DRM channel controller for bin stream 1 buffer" width="32" offset="0xD80" page = "0" acronym="__ALL___DRM_STATUS_BIN1">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN1" description="Buffer Status for bin stream 1 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 1 buffer" width="32" offset="0xD84" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN1">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN1" description="Buffer Status for bin stream 1 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 1 buffer" width="32" offset="0xD88" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN1" description="Buffer DMA Status for bin stream 1 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 1 buffer" width="32" offset="0xD8C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN2" description="Status of DRM channel controller for bin stream 2 buffer" width="32" offset="0xD90" page = "0" acronym="__ALL___DRM_STATUS_BIN2">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN2" description="Buffer Status for bin stream 2 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 2 buffer" width="32" offset="0xD94" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN2">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN2" description="Buffer Status for bin stream 2 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 2 buffer" width="32" offset="0xD98" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN2" description="Buffer DMA Status for bin stream 2 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 2 buffer" width="32" offset="0xD9C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_BIN3" description="Status of DRM channel controller for bin stream 3 buffer" width="32" offset="0xDA0" page = "0" acronym="__ALL___DRM_STATUS_BIN3">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_BIN3" description="Buffer Status for bin stream 3 buffer &#xA;Valid only in frame decoupled mode&#xA;Reflects the current internal and DMA status of bin stream 3 buffer" width="32" offset="0xDA4" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_BIN3">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_BIN3" description="Buffer Status for bin stream 3 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of bin stream 3 buffer" width="32" offset="0xDA8" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_BIN3" description="Buffer DMA Status for bin stream 3 buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xDAC" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_COL_MBHDRINFO_TOP" description="Status of DRM channel controller forcolocated top MBHdrInfo buffer" width="32" offset="0xDB0" page = "0" acronym="__ALL___DRM_STATUS_COL_MBHDRINFO_TOP">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_COL_MBHDRINFO_TOP" description="Buffer Status for colocated top MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDB4" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_COL_MBHDRINFO_TOP">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="For debug only. Indicates the index of the entry that is currently being read or will be read next by the ECD5 core in the current page; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_COL_MBHDRINFO_TOP" description="Buffer Status for colocated top MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDB8" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_COL_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_COL_MBHDRINFO_TOP" description="Buffer DMA Status for  colocated top MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xDBC" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_COL_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_COL_MBMVINFO_TOP" description="Status of DRM channel controller forcolocated top MBMVInfo buffer" width="32" offset="0xDC0" page = "0" acronym="__ALL___DRM_STATUS_COL_MBMVINFO_TOP">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_COL_MBMVINFO_TOP" description="Buffer Status for colocated top MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDC4" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_COL_MBMVINFO_TOP">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_COL_MBMVINFO_TOP" description="Buffer Status for colocated top MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDC8" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_COL_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_COL_MBMVINFO_TOP" description="Buffer DMA Status for  colocated top MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xDCC" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_COL_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_COL_MBHDRINFO_BOT" description="Status of DRM channel controller forcolocated bottom MBHdrInfo buffer" width="32" offset="0xDD0" page = "0" acronym="__ALL___DRM_STATUS_COL_MBHDRINFO_BOT">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_COL_MBHDRINFO_BOT" description="Buffer Status for colocated bottom MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDD4" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_COL_MBHDRINFO_BOT">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="For debug only. Indicates the index of the entry that is currently being read or will be read next by the ECD5 core in the current page; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_COL_MBHDRINFO_BOT" description="Buffer Status for colocated bottom MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDD8" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_COL_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_COL_MBHDRINFO_BOT" description="Buffer DMA Status for  colocated bottom MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xDDC" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_COL_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_COL_MBMVINFO_BOT" description="Status of DRM channel controller forcolocated bottom MBMVInfo buffer" width="32" offset="0xDE0" page = "0" acronym="__ALL___DRM_STATUS_COL_MBMVINFO_BOT">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_COL_MBMVINFO_BOT" description="Buffer Status for colocated bottom MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDE4" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_COL_MBMVINFO_BOT">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages available for the ECD to read from SL2. This count is initialized to 0 on DRM initialization.This count is incremented on completion of each page of DMA. The count is decremented whenever one page of data is consumed by the ECD core." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be read from by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_COL_MBMVINFO_BOT" description="Buffer Status for colocated bottom MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDE8" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_COL_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be read from, by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_COL_MBMVINFO_BOT" description="Buffer DMA Status for  colocated bottom MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xDEC" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_COL_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number to which  the next page DMA will happen (written to) when enabling conditions for DMA are met (SL2 page is emptied by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_MBHDRINFO_TOP" description="Status of DRM channel controller forcurrent top MBHdrInfo buffer" width="32" offset="0xDF0" page = "0" acronym="__ALL___DRM_STATUS_MBHDRINFO_TOP">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_MBHDRINFO_TOP" description="Buffer Status for current top MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDF4" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_MBHDRINFO_TOP">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="For debug only. Indicates the index of the entry that is currently being written or will be written next by the ECD5 core in the current page; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_MBHDRINFO_TOP" description="Buffer Status for current top MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xDF8" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_MBHDRINFO_TOP" description="Buffer DMA Status for  current top MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xDFC" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from) when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_MBMVINFO_TOP" description="Status of DRM channel controller forcurrent top MBMVInfo buffer" width="32" offset="0xE00" page = "0" acronym="__ALL___DRM_STATUS_MBMVINFO_TOP">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_MBMVINFO_TOP" description="Buffer Status for current top MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xE04" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_MBMVINFO_TOP">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_MBMVINFO_TOP" description="Buffer Status for current top MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xE08" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_MBMVINFO_TOP" description="Buffer DMA Status for  current top MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xE0C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from) when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_MBHDRINFO_BOT" description="Status of DRM channel controller forcurrent bottom MBHdrInfo buffer" width="32" offset="0xE10" page = "0" acronym="__ALL___DRM_STATUS_MBHDRINFO_BOT">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_MBHDRINFO_BOT" description="Buffer Status for current bottom MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xE14" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_MBHDRINFO_BOT">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="For debug only. Indicates the index of the entry that is currently being written or will be written next by the ECD5 core in the current page; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_MBHDRINFO_BOT" description="Buffer Status for current bottom MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xE18" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_MBHDRINFO_BOT" description="Buffer DMA Status for  current bottom MBHdrInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xE1C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from) when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_STATUS_MBMVINFO_BOT" description="Status of DRM channel controller forcurrent bottom MBMVInfo buffer" width="32" offset="0xE20" page = "0" acronym="__ALL___DRM_STATUS_MBMVINFO_BOT">
        <bitfield id="RDY" rwaccess="R" range="" description="Indicates availability of at least one valid page in SL2 for processing by the ECD core" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="STATE" rwaccess="R" range="" description="Indicates state of the channel control DRM FSM" resetval="0" end="2" begin="4" width="3"/>
        <bitfield id="IDLE" rwaccess="R" range="" description="If &quot;1&quot;, indicates that the DRM channel control FSM  is IDLE. Used to check for completion of DMA after a terminate request." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_0_MBMVINFO_BOT" description="Buffer Status for current bottom MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xE24" page = "0" acronym="__ALL___DRM_BUF_STATUS_0_MBMVINFO_BOT">
        <bitfield id="NUM_VALID_SL2_PAGES" rwaccess="R" range="" description="Indicates the number of pages currently valid in SL2. &#xA;This field indicates the number of pages in SL2 available for the ECD core to write into. This count is initialized to the total number of pages (ECD5_BE_BUFFER_CONTROL.DRM_BUF_CFG_[BUFFER_NAME].NUM_PAGES) on DRM initialization. The count is decremented every time ECD writes one page to SL2. The count is incremented whenever the DMA of one page from SL2 to DDR is completed." resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number where the next data will be written to by the ECD core (MBP); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="CUR_ENTRY_IDX" rwaccess="R" range="" description="Unused" resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_STATUS_1_MBMVINFO_BOT" description="Buffer Status for current bottom MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current internal and DMA status of the buffer" width="32" offset="0xE28" page = "0" acronym="__ALL___DRM_BUF_STATUS_1_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="CUR_SL2_ADDR" rwaccess="R" range="" description="Indicates the SL2 address of the page where the next data will be written to by the ECD core (MBP) ; reset on DMA initialization to SL2 base address of the buffer in SL2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___DRM_BUF_DMASTATUS_MBMVINFO_BOT" description="Buffer DMA Status for  current bottom MBMVInfo buffer&#xA;Valid only in frame decoupled mode. &#xA;Reflects the current  DMA status of bin stream 3 buffer" width="32" offset="0xE2C" page = "0" acronym="__ALL___DRM_BUF_DMASTATUS_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="CUR_SL2_PAGE_OFFSET" rwaccess="R" range="" description="Indicates the SL2 page number from which  the next page DMA will happen (read from) when enabling conditions for DMA are met (SL2 page is filled by ECD5 core); valid values are 0 to DRM_BUF_PARAMS_[BUFFER_NAME].NUM_PAGES - 1; reset on DMA initialization" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="TOTAL_PAGES_XFERED" rwaccess="R" range="" description="Indicates the total number of pages for which DMA has completed; reset on DMA initialization" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_STATUS" description="BE Status" width="32" offset="0xE80" page = "0" acronym="__ALL___BE_STATUS">
        <bitfield id="BUSY" rwaccess="R" range="" description="Indicates whether the BE-MBP is busy&#xA;0 - Idle&#xA;1 - Busy" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="ERR" rwaccess="R" range="" description="Indicates Error was detected during decode of last Macroblock.&#xA;If set to 1, indicates that the last macroblock had error. When receiving ERR signal from codec engine, ECD5 issues ERR interrupt (if enabled) and sets this flag. ERR flag is automatically cleared  if either one of the following condition is true:&#xA;- EN bit in SYSTEM_MMR.ECD5_BE_UNIT_ENABLE register is set to 1.&#xA;- EN bit in SYSTEM_MMR.ECD5_BE_ENABLE register is set to 1.&#xA;- start of new macroblock processing&#xA;- hwa_init request is received" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="EOP" rwaccess="R" range="" description="Indicates End of Pipe (frame/sub-frame) was detected during decode of the last Macroblock.&#xA;If set to 1, indicates that the last macroblock is at the end of the frame/sub-frame. On detecting EOP, ECD5 issues EOP interrupt (if enabled) and sets this flag. EOP flag is automatically cleared by ECD5 core if one of the following condition is true:&#xA;- EN bit in SYSTEM_MMR.ECD5_BE_ENABLE register is set to 1&#xA;- hwa_init request is received " resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="EOS" rwaccess="R" range="" description="Indicates End of Slice was detected during decode of the last Macroblock.&#xA;If set to 1, indicates that the last macroblock is at the end of the slice. When receiving EOS signal from codec engine, ECD5 issues EOS interrupt (if enabled) and sets this flag. EOS flag is automatically cleared if either one of the following condition is true:&#xA;- EN bit in SYSTEM_MMR.ECD5_BE_UNIT_ENABLE register is set to 1.&#xA;- EN bit in SYSTEM_MMR.ECD5_BE_ENABLE register is set to 1&#xA;- hwa_init request is received " resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___BE_ERROR_MB_ADDR" description="Error MB address&#xA;This register provides the address of the MB in which error was detected by BE core or by CAVLC" width="32" offset="0xE84" page = "0" acronym="__ALL___BE_ERROR_MB_ADDR">
        <bitfield id="MB_Y" rwaccess="R" range="" description="Specifies the Y position of the error MB" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="MB_X" rwaccess="R" range="" description="Specifies the X position of the error MB" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___BE_CORE_STATIC_MB_COUNT" description="Static MB count" width="32" offset="0xEA0" page = "0" acronym="__ALL___BE_CORE_STATIC_MB_COUNT">
        <bitfield id="BE_CORE_STATIC_MB_COUNT" rwaccess="RW" range="" description="Count of H.241 static MBs (section 8.3.2.8 of H.241 standard)" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___BE_CORE_ERR_STATUS" description="BE Error Status" width="32" offset="0xEA4" page = "0" acronym="__ALL___BE_CORE_ERR_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="TEMPORAL_B_DIRECT_MISSING_REF_ERROR" rwaccess="RW" range="" description="This bit is set if (frame_id, bottomFieldFlag) is not found in RefPicList." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___CAVLC_ERR_STATUS" description="CAVLC Error Status" width="32" offset="0xEC0" page = "0" acronym="__ALL___CAVLC_ERR_STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="15" begin="31" width="17"/>
        <bitfield id="TOTAL_ZERO_ERROR" rwaccess="RW" range="" description="This bit is set if total zeros in bitstream is out of table or num_coeff + total_zeros &gt; max_coeff_num. " resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="MVD_ERROR" rwaccess="RW" range="" description="This bit is set if decoded MVD is out of range. &#xA;The range of MVD is different between horizontal and vertical (Horizontal and vertical MVD have different out of range detectors)&#xA;Valid Horizontal MVD range is [-16383,16383] in quarter-pel.&#xA;Valid Vertical MVD range is [-4095,4095] in quarter-pel." resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="MB_TYPE_ERROR" rwaccess="RW" range="" description="This bit is set if decoded mb_type_id is out of range.  &#xA;The range of mb_type_id is &#xA;mb_type &lt; 26 in I_SLICE, &#xA;mb_type &lt; 31 in P_SLICE, &#xA;mb_type &lt; 49 in B_SLICE" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="LEVEL_OUT_OF_RANGE_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if  level becomes out of range [-2^(7+bitDepth), 2^(7+bitDepth)-1] (due to error in level_suffix)." resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="INTRA_CHROMA_PRED_MODE_ERROR" rwaccess="RW" range="" description="This bit is set if decoded intra_chroma_pred_mode is out of range.&#xA;The range of intra_chroma_pred_mode is:&#xA;intra_chroma_pred_mode &lt; 4" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="MB_QP_DELTA_ERROR" rwaccess="RW" range="" description="This bit is set if decoded mb_qp_delta is out of range.  &#xA;The range of mb_qp_delta is defined as follows:&#xA;[-26,25] when bitDepth == 8, &#xA;[-20,31] when bitDepth == 10,&#xA;[-14,37] when bitDepth == 12." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="REFIDX_OUT_OF_RANGE_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if ref_idx_lx ( x == 0 or 1 ) out of the range [0,ECD5_BE_FUNC.CAVLC_REF_IDX_MAX_LX.VALUE] is detected" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="TEMPORAL_B_DIRECT_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if Temporal B Direct MB is detected." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="PCM_ALIGNMENT_BIT_NON_ZERO_ERROR_OR_WARN" rwaccess="RW" range="" description="This bit is set if pcm_alignment_zero_bit that is not &quot;0&quot; is detected" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="COEF_TOKEN_ERROR" rwaccess="RW" range="" description="This bit is set if coef_token in bitstream is out of table or numcoef &gt; max_coeff_num. &#xA;* Caution: 8&lt;=nC table is 6bit fixed length, but has error in the case 0b000010 and 0b000111. &#xA;* Max_coeff_num is the number of maximum coefficients derived from block size, 15 or 16.&#xA;* numcoef is the value derived from coef_token table. " resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SUB_MB_TYPE_ERROR" rwaccess="RW" range="" description="This bit is set if decoded sub_mb_type is out of range&#xA;The range of sub_mb_type is:&#xA;sub_mb_type_id &lt; 4 in P_SLICE, &#xA;sub_mb_type_id &lt; 13 in B_SLICE." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="LEVEL_PREFIX_ERROR" rwaccess="RW" range="" description="This bit is set if decoded level_prefix is out of range.&#xA;The range of level_prefix is [0, (11+bitDepth)]. " resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Reserved" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="REF_IDX_ERROR" rwaccess="RW" range="" description="This bit is set if decoded ref_idx_l0 or ref_idx_l1 is greater than 31." resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="RUN_BEFORE_ERROR" rwaccess="RW" range="" description="This bit is set if run_before in bitstream is out of table." resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___MBPC_PIC_DIM" description="BE MBPC Picture Dimensions" width="32" offset="0xF00" page = "0" acronym="__ALL___MBPC_PIC_DIM">
        <bitfield id="MBAFF" rwaccess="RW" range="" description="If &quot;1&quot;, current picture is MBAFF" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="PIC_WIDTH" rwaccess="RW" range="" description="Picture Width in MBs" resetval="120" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="PIC_HEIGHT" rwaccess="RW" range="" description="PictureHeight in MBs" resetval="68" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___MBPC_POS" description="BE MBPC Position" width="32" offset="0xF04" page = "0" acronym="__ALL___MBPC_POS">
        <bitfield id="MB_POS_X" rwaccess="RW" range="" description="MB Position in X direction" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="BOTTOMMBFLAG" rwaccess="RW" range="" description="Bottom MB Flag" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="MB_POS_Y" rwaccess="RW" range="" description="MB Position in X direction" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_2" rwaccess="RW" range="" description="" resetval="0" end="10" begin="15" width="6"/>
    </register>
    <register id="__ALL___MBPC_PMC" description="BE MBPC MB count in picture" width="32" offset="0xF08" page = "0" acronym="__ALL___MBPC_PMC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="PIC_MB_COUNT" rwaccess="R" range="" description="Picture level MB Count" resetval="0" end="0" begin="27" width="28"/>
    </register>
    <register id="__ALL___MBPC_SMC" description="BE MBPC MB count in slice" width="32" offset="0xF0C" page = "0" acronym="__ALL___MBPC_SMC">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="SLICE_MB_COUNT" rwaccess="R" range="" description="Slice level MB Count" resetval="0" end="0" begin="27" width="28"/>
    </register>
    <register id="__ALL___MBPC_STAT" description="BE MBPC Status" width="32" offset="0xF10" page = "0" acronym="__ALL___MBPC_STAT">
        <bitfield id="IN_CROP_WINDOW" rwaccess="RW" range="" description="In crop window flag(for SVC)" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="AVAIL_UL" rwaccess="RW" range="" description="UL neigbhor available" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="11" begin="31" width="21"/>
        <bitfield id="AVAIL_UU" rwaccess="RW" range="" description="UU neigbhor available" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="END_OF_PIC" rwaccess="RW" range="" description="End of picture flag" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="AVAIL_LL" rwaccess="RW" range="" description="LL neigbhor available" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="PIC_BOUND_B" rwaccess="RW" range="" description="Picture boundary bottom" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="FIRST_MB_IN_SLICE" rwaccess="RW" range="" description="First mb in slice flag" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="PIC_BOUND_L" rwaccess="RW" range="" description="Picture boundary left" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="PIC_BOUND_U" rwaccess="RW" range="" description="Picture boundary top" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="AVAIL_UR" rwaccess="RW" range="" description="UR neigbhor available" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="PIC_BOUND_R" rwaccess="RW" range="" description="Picture boundary right" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_WORD0" description="BE Left -Even Neighboring MB Data Word0" width="32" offset="0xF20" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 13" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 5" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 5" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 13" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_WORD1" description="BE Left -Even Neighboring MB Data Word1" width="32" offset="0xF24" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #13" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #5" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #7" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_WORD2" description="BE Left -Even Neighboring MB Data Word2" width="32" offset="0xF28" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 5" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 5" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 13" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 13" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_0" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF30" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_1" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF34" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_2" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF38" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_3" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF3C" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_4" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF40" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_5" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF44" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_6" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF48" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_7" description="BE Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF4C" page = "0" acronym="__ALL___BE_NGH_LL0_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_WORD0" description="BE Left -Odd Neighboring MB Data Word0" width="32" offset="0xF60" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 13" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 5" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 5" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 13" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_WORD1" description="BE Left -Odd Neighboring MB Data Word1" width="32" offset="0xF64" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #13" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #5" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #7" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_WORD2" description="BE Left -Odd Neighboring MB Data Word2" width="32" offset="0xF68" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 5" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 5" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 13" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 13" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_0" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF70" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_1" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF74" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_2" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF78" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_3" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF7C" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_4" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF80" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_5" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF84" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_6" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF88" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_7" description="BE Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xF8C" page = "0" acronym="__ALL___BE_NGH_LL1_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_WORD0" description="BE Upper -Even Neighboring MB Data Word0" width="32" offset="0xFA0" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 14" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 10" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 10" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 14" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_WORD1" description="BE Upper -Even Neighboring MB Data Word1" width="32" offset="0xFA4" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #14" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #10" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #11" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_WORD2" description="BE Upper -Even Neighboring MB Data Word2" width="32" offset="0xFA8" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 10" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 10" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 14" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 14" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_0" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFB0" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_1" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFB4" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_2" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFB8" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_3" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFBC" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_4" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFC0" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_5" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFC4" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_6" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFC8" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_7" description="BE Upper -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFCC" page = "0" acronym="__ALL___BE_NGH_UU0_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_WORD0" description="BE Upper -Odd Neighboring MB Data MV0" width="32" offset="0xFE0" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 14" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 10" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 10" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 14" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_WORD1" description="BE Upper -Odd Neighboring MB Data Word1" width="32" offset="0xFE4" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #14" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #10" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #11" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_WORD2" description="BE Upper -Odd Neighboring MB Data Word2" width="32" offset="0xFE8" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 10" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 10" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 14" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 14" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_0" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFF0" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_1" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFF4" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_2" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFF8" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_3" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0xFFC" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_4" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1000" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_5" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1004" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_6" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1008" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_7" description="BE Upper -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x100C" page = "0" acronym="__ALL___BE_NGH_UU1_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_WORD0" description="BE Upper Right -Even Neighboring MB Data Word0" width="32" offset="0x1020" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 14" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 10" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 10" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 14" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_WORD1" description="BE Upper Right -Even Neighboring MB Data Word1" width="32" offset="0x1024" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #14" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #10" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #11" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_WORD2" description="BE Upper Right -Even Neighboring MB Data Word2" width="32" offset="0x1028" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 10" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 10" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 14" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 14" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_0" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1030" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_1" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1034" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_2" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1038" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_3" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x103C" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_4" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1040" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_5" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1044" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_6" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1048" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_7" description="BE Upper Right -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x104C" page = "0" acronym="__ALL___BE_NGH_UR0_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_WORD0" description="BE Upper Right -Odd Neighboring MB Data Word0" width="32" offset="0x1060" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 14" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 10" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 10" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 14" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_WORD1" description="BE Upper Right -Odd Neighboring MB Data Word1" width="32" offset="0x1064" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #14" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #10" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #11" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_WORD2" description="BE Upper Right -Odd Neighboring MB Data Word2" width="32" offset="0x1068" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 10" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 10" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 14" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 14" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_0" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x1070" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_1" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x1074" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_2" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x1078" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_3" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x107C" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_4" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x1080" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_5" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x1084" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_6" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x1088" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_7" description="BE Upper Right -Odd Neighboring MB Data MV Register Array &#xA;Indexed from 0 to 7" width="32" offset="0x108C" page = "0" acronym="__ALL___BE_NGH_UR1_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_WORD0" description="BE Upper Left -Even Neighboring MB Data Word0" width="32" offset="0x10A0" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 14" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 10" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 10" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 14" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_WORD1" description="BE Upper Left -Even Neighboring MB Data Word1" width="32" offset="0x10A4" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #14" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #10" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #11" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_WORD2" description="BE Upper Left -Even Neighboring MB Data Word2" width="32" offset="0x10A8" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 10" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 10" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 14" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 14" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_0" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10B0" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_1" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10B4" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_2" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10B8" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_3" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10BC" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_4" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10C0" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_5" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10C4" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_6" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10C8" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_7" description="BE Upper Left -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10CC" page = "0" acronym="__ALL___BE_NGH_UL0_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_WORD0" description="BE Upper Left -Odd Neighboring MB Data Word0" width="32" offset="0x10E0" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 14" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 10" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 10" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 14" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_WORD1" description="BE Upper Left -Odd Neighboring MB Data Word1" width="32" offset="0x10E4" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #14" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #10" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #11" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_WORD2" description="BE Upper Left -Odd Neighboring MB Data Word2" width="32" offset="0x10E8" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 10" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 10" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 14" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 14" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_0" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10F0" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_1" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10F4" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_2" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10F8" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_3" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x10FC" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_4" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1100" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_5" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1104" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_6" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1108" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_7" description="BE Upper Left -Odd Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x110C" page = "0" acronym="__ALL___BE_NGH_UL1_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_WORD0" description="BE Current -Even Neighboring MB Data Word0 (Needed Only for Bottom MB in MBAFF mode)" width="32" offset="0x1120" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_WORD0">
        <bitfield id="TR8x8_FLAG" rwaccess="RW" range="" description="Transform 8x8 Mode flag" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="MB_FIELD_FLAG" rwaccess="RW" range="" description="MB Field Flag. Valid only for MBAFF" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="REFIDX_3" rwaccess="RW" range="" description="L1 Reference Index for block # 14" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="REFIDX_2" rwaccess="RW" range="" description="L1 Reference Index for block # 10" resetval="0" end="20" begin="25" width="6"/>
        <bitfield id="MB_TYPE" rwaccess="RW" range="" description="MB Type" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="REFIDX_0" rwaccess="RW" range="" description="L0 Reference Index for block # 10" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="REFIDX_1" rwaccess="RW" range="" description="L0 Reference Index for block # 14" resetval="0" end="14" begin="19" width="6"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_WORD1" description="BE Current -Even Neighboring MB Data Word1" width="32" offset="0x1124" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_WORD1">
        <bitfield id="IPRED_MODE_2" rwaccess="RW" range="" description="ipred_mode for block #14" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="IPRED_MODE_0" rwaccess="RW" range="" description="ipred_mode for block #10" resetval="2" end="0" begin="3" width="4"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Reserved" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="IPRED_MODE_3" rwaccess="RW" range="" description="ipred_mode for block #15" resetval="2" end="12" begin="15" width="4"/>
        <bitfield id="IPRED_MODE_1" rwaccess="RW" range="" description="ipred_mode for block #11" resetval="2" end="4" begin="7" width="4"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_WORD2" description="BE Current -Even Neighboring MB Data Word2" width="32" offset="0x1128" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_WORD2">
        <bitfield id="REFPICID_0" rwaccess="RW" range="" description="L0 Reference PicId for block # 10" resetval="0" end="0" begin="7" width="8"/>
        <bitfield id="REFPICID_2" rwaccess="RW" range="" description="L1 Reference PicId for block # 10" resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="REFPICID_1" rwaccess="RW" range="" description="L0 Reference PicId for block # 14" resetval="0" end="8" begin="15" width="8"/>
        <bitfield id="REFPICID_3" rwaccess="RW" range="" description="L1 Reference PicId for block # 14" resetval="0" end="24" begin="31" width="8"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_0" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1130" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_0">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_1" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1134" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_1">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_2" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1138" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_2">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_3" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x113C" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_3">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_4" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1140" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_4">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_5" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1144" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_5">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_6" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x1148" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_6">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_7" description="BE Current -Even Neighboring MB Data MV Register Array&#xA;Indexed from 0 to 7" width="32" offset="0x114C" page = "0" acronym="__ALL___BE_NGH_CUR0_MB_DATA_MV_ARRAY_7">
        <bitfield id="MV_Y" rwaccess="RW" range="" description="Ln Motion Vector, Y position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_X" rwaccess="RW" range="" description="Ln Motion Vector, X position for block M where&#xA;&#xA;  index    n     M&#xA;   0         0     10&#xA;   1         0     11&#xA;   2         0     14&#xA;   3         0     15 &#xA;   4         1     10&#xA;   5         1     11&#xA;   6         1     14&#xA;   7         1     15" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___STATUS" description="Current status of CABAC Engine" width="32" offset="0x1200" page = "0" acronym="__ALL___STATUS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="29" begin="30" width="2"/>
        <bitfield id="FIRST_BIT" rwaccess="RW" range="" description="This bit equal to 1 indicates that the next bit put by CABAC is the first bit since the last &#xA;CABAC initialization. This register is automatically set by CABAC encoder. This flag is ignored&#xA; in decoding " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="9" begin="11" width="3"/>
        <bitfield id="CODI_OFFSET" rwaccess="RW" range="" description="Current Code Offset for CABAC encoding/decoding" resetval="0" end="12" begin="21" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
        <bitfield id="CURRENT_SE" rwaccess="R" range="" description="Current Syntax Element" resetval="0" end="24" begin="28" width="5"/>
        <bitfield id="CODI_RANGE" rwaccess="RW" range="" description="Current Code Range for CABAC encoding/decoding" resetval="0" end="0" begin="8" width="9"/>
    </register>
    <register id="__ALL___BITS_OSTD" description="CABAC Outstanding bits" width="32" offset="0x1204" page = "0" acronym="__ALL___BITS_OSTD">
        <bitfield id="BITS_OSTD" rwaccess="RW" range="" description="Total number of outstanding bits in CABAC encoder. This register is not used in decoding.This register is maintained by ECD5.The value of this register is undefined if an error interrupt (INT_ERRx) is issued" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___BIN_COUNT" description="CABAC Bin count" width="32" offset="0x1208" page = "0" acronym="__ALL___BIN_COUNT">
        <bitfield id="COUNT" rwaccess="RW" range="" description="Total number of bins encoded/decoded. &#xA;This register is reset to zero when H.264 core is invoked for a first macroblock in a slice or when CABAC decoder is invoked for an MB level execution. The value of this register is undefined if an error interrupt (int_err) is issued" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PING_ARRAY_0" description="Neighbouring A Top ping buffer" width="32" offset="0x1300" page = "0" acronym="__ALL___NGH_UU0_PING_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PING_ARRAY_1" description="Neighbouring A Top ping buffer" width="32" offset="0x1304" page = "0" acronym="__ALL___NGH_UU0_PING_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PING_ARRAY_2" description="Neighbouring A Top ping buffer" width="32" offset="0x1308" page = "0" acronym="__ALL___NGH_UU0_PING_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PING_ARRAY_3" description="Neighbouring A Top ping buffer" width="32" offset="0x130C" page = "0" acronym="__ALL___NGH_UU0_PING_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PING_ARRAY_4" description="Neighbouring A Top ping buffer" width="32" offset="0x1310" page = "0" acronym="__ALL___NGH_UU0_PING_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PING_ARRAY_5" description="Neighbouring A Top ping buffer" width="32" offset="0x1314" page = "0" acronym="__ALL___NGH_UU0_PING_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PONG_ARRAY_0" description="Neighbouring A Top pong buffer" width="32" offset="0x1320" page = "0" acronym="__ALL___NGH_UU0_PONG_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PONG_ARRAY_1" description="Neighbouring A Top pong buffer" width="32" offset="0x1324" page = "0" acronym="__ALL___NGH_UU0_PONG_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PONG_ARRAY_2" description="Neighbouring A Top pong buffer" width="32" offset="0x1328" page = "0" acronym="__ALL___NGH_UU0_PONG_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PONG_ARRAY_3" description="Neighbouring A Top pong buffer" width="32" offset="0x132C" page = "0" acronym="__ALL___NGH_UU0_PONG_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PONG_ARRAY_4" description="Neighbouring A Top pong buffer" width="32" offset="0x1330" page = "0" acronym="__ALL___NGH_UU0_PONG_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU0_PONG_ARRAY_5" description="Neighbouring A Top pong buffer" width="32" offset="0x1334" page = "0" acronym="__ALL___NGH_UU0_PONG_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PING_ARRAY_0" description="Neighbouring A Bottom ping buffer" width="32" offset="0x1340" page = "0" acronym="__ALL___NGH_UU1_PING_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PING_ARRAY_1" description="Neighbouring A Bottom ping buffer" width="32" offset="0x1344" page = "0" acronym="__ALL___NGH_UU1_PING_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PING_ARRAY_2" description="Neighbouring A Bottom ping buffer" width="32" offset="0x1348" page = "0" acronym="__ALL___NGH_UU1_PING_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PING_ARRAY_3" description="Neighbouring A Bottom ping buffer" width="32" offset="0x134C" page = "0" acronym="__ALL___NGH_UU1_PING_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PING_ARRAY_4" description="Neighbouring A Bottom ping buffer" width="32" offset="0x1350" page = "0" acronym="__ALL___NGH_UU1_PING_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PING_ARRAY_5" description="Neighbouring A Bottom ping buffer" width="32" offset="0x1354" page = "0" acronym="__ALL___NGH_UU1_PING_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PONG_ARRAY_0" description="Neighbouring A Bottom pong buffer" width="32" offset="0x1360" page = "0" acronym="__ALL___NGH_UU1_PONG_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PONG_ARRAY_1" description="Neighbouring A Bottom pong buffer" width="32" offset="0x1364" page = "0" acronym="__ALL___NGH_UU1_PONG_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PONG_ARRAY_2" description="Neighbouring A Bottom pong buffer" width="32" offset="0x1368" page = "0" acronym="__ALL___NGH_UU1_PONG_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PONG_ARRAY_3" description="Neighbouring A Bottom pong buffer" width="32" offset="0x136C" page = "0" acronym="__ALL___NGH_UU1_PONG_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PONG_ARRAY_4" description="Neighbouring A Bottom pong buffer" width="32" offset="0x1370" page = "0" acronym="__ALL___NGH_UU1_PONG_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_UU1_PONG_ARRAY_5" description="Neighbouring A Bottom pong buffer" width="32" offset="0x1374" page = "0" acronym="__ALL___NGH_UU1_PONG_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PING_ARRAY_0" description="Neighbouring B Top ping buffer" width="32" offset="0x1380" page = "0" acronym="__ALL___NGH_LL0_PING_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PING_ARRAY_1" description="Neighbouring B Top ping buffer" width="32" offset="0x1384" page = "0" acronym="__ALL___NGH_LL0_PING_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PING_ARRAY_2" description="Neighbouring B Top ping buffer" width="32" offset="0x1388" page = "0" acronym="__ALL___NGH_LL0_PING_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PING_ARRAY_3" description="Neighbouring B Top ping buffer" width="32" offset="0x138C" page = "0" acronym="__ALL___NGH_LL0_PING_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PING_ARRAY_4" description="Neighbouring B Top ping buffer" width="32" offset="0x1390" page = "0" acronym="__ALL___NGH_LL0_PING_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PING_ARRAY_5" description="Neighbouring B Top ping buffer" width="32" offset="0x1394" page = "0" acronym="__ALL___NGH_LL0_PING_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PONG_ARRAY_0" description="Neighbouring B Top pong buffer" width="32" offset="0x13A0" page = "0" acronym="__ALL___NGH_LL0_PONG_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PONG_ARRAY_1" description="Neighbouring B Top pong buffer" width="32" offset="0x13A4" page = "0" acronym="__ALL___NGH_LL0_PONG_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PONG_ARRAY_2" description="Neighbouring B Top pong buffer" width="32" offset="0x13A8" page = "0" acronym="__ALL___NGH_LL0_PONG_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PONG_ARRAY_3" description="Neighbouring B Top pong buffer" width="32" offset="0x13AC" page = "0" acronym="__ALL___NGH_LL0_PONG_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PONG_ARRAY_4" description="Neighbouring B Top pong buffer" width="32" offset="0x13B0" page = "0" acronym="__ALL___NGH_LL0_PONG_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL0_PONG_ARRAY_5" description="Neighbouring B Top pong buffer" width="32" offset="0x13B4" page = "0" acronym="__ALL___NGH_LL0_PONG_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PING_ARRAY_0" description="Neighbouring B Bottom ping buffer" width="32" offset="0x13C0" page = "0" acronym="__ALL___NGH_LL1_PING_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PING_ARRAY_1" description="Neighbouring B Bottom ping buffer" width="32" offset="0x13C4" page = "0" acronym="__ALL___NGH_LL1_PING_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PING_ARRAY_2" description="Neighbouring B Bottom ping buffer" width="32" offset="0x13C8" page = "0" acronym="__ALL___NGH_LL1_PING_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PING_ARRAY_3" description="Neighbouring B Bottom ping buffer" width="32" offset="0x13CC" page = "0" acronym="__ALL___NGH_LL1_PING_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PING_ARRAY_4" description="Neighbouring B Bottom ping buffer" width="32" offset="0x13D0" page = "0" acronym="__ALL___NGH_LL1_PING_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PING_ARRAY_5" description="Neighbouring B Bottom ping buffer" width="32" offset="0x13D4" page = "0" acronym="__ALL___NGH_LL1_PING_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PONG_ARRAY_0" description="Neighbouring B Bottom pong buffer" width="32" offset="0x13E0" page = "0" acronym="__ALL___NGH_LL1_PONG_ARRAY_0">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PONG_ARRAY_1" description="Neighbouring B Bottom pong buffer" width="32" offset="0x13E4" page = "0" acronym="__ALL___NGH_LL1_PONG_ARRAY_1">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PONG_ARRAY_2" description="Neighbouring B Bottom pong buffer" width="32" offset="0x13E8" page = "0" acronym="__ALL___NGH_LL1_PONG_ARRAY_2">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PONG_ARRAY_3" description="Neighbouring B Bottom pong buffer" width="32" offset="0x13EC" page = "0" acronym="__ALL___NGH_LL1_PONG_ARRAY_3">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PONG_ARRAY_4" description="Neighbouring B Bottom pong buffer" width="32" offset="0x13F0" page = "0" acronym="__ALL___NGH_LL1_PONG_ARRAY_4">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___NGH_LL1_PONG_ARRAY_5" description="Neighbouring B Bottom pong buffer" width="32" offset="0x13F4" page = "0" acronym="__ALL___NGH_LL1_PONG_ARRAY_5">
        <bitfield id="DATA" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___CTXVAR_0" description="CABAC Context Variable Register" width="32" offset="0x1400" page = "0" acronym="__ALL___CTXVAR_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_1" description="CABAC Context Variable Register" width="32" offset="0x1404" page = "0" acronym="__ALL___CTXVAR_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_2" description="CABAC Context Variable Register" width="32" offset="0x1408" page = "0" acronym="__ALL___CTXVAR_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_3" description="CABAC Context Variable Register" width="32" offset="0x140C" page = "0" acronym="__ALL___CTXVAR_3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_4" description="CABAC Context Variable Register" width="32" offset="0x1410" page = "0" acronym="__ALL___CTXVAR_4">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_5" description="CABAC Context Variable Register" width="32" offset="0x1414" page = "0" acronym="__ALL___CTXVAR_5">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_6" description="CABAC Context Variable Register" width="32" offset="0x1418" page = "0" acronym="__ALL___CTXVAR_6">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_7" description="CABAC Context Variable Register" width="32" offset="0x141C" page = "0" acronym="__ALL___CTXVAR_7">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_8" description="CABAC Context Variable Register" width="32" offset="0x1420" page = "0" acronym="__ALL___CTXVAR_8">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_9" description="CABAC Context Variable Register" width="32" offset="0x1424" page = "0" acronym="__ALL___CTXVAR_9">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_10" description="CABAC Context Variable Register" width="32" offset="0x1428" page = "0" acronym="__ALL___CTXVAR_10">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_11" description="CABAC Context Variable Register" width="32" offset="0x142C" page = "0" acronym="__ALL___CTXVAR_11">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_12" description="CABAC Context Variable Register" width="32" offset="0x1430" page = "0" acronym="__ALL___CTXVAR_12">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_13" description="CABAC Context Variable Register" width="32" offset="0x1434" page = "0" acronym="__ALL___CTXVAR_13">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_14" description="CABAC Context Variable Register" width="32" offset="0x1438" page = "0" acronym="__ALL___CTXVAR_14">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_15" description="CABAC Context Variable Register" width="32" offset="0x143C" page = "0" acronym="__ALL___CTXVAR_15">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_16" description="CABAC Context Variable Register" width="32" offset="0x1440" page = "0" acronym="__ALL___CTXVAR_16">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_17" description="CABAC Context Variable Register" width="32" offset="0x1444" page = "0" acronym="__ALL___CTXVAR_17">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_18" description="CABAC Context Variable Register" width="32" offset="0x1448" page = "0" acronym="__ALL___CTXVAR_18">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_19" description="CABAC Context Variable Register" width="32" offset="0x144C" page = "0" acronym="__ALL___CTXVAR_19">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_20" description="CABAC Context Variable Register" width="32" offset="0x1450" page = "0" acronym="__ALL___CTXVAR_20">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_21" description="CABAC Context Variable Register" width="32" offset="0x1454" page = "0" acronym="__ALL___CTXVAR_21">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_22" description="CABAC Context Variable Register" width="32" offset="0x1458" page = "0" acronym="__ALL___CTXVAR_22">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_23" description="CABAC Context Variable Register" width="32" offset="0x145C" page = "0" acronym="__ALL___CTXVAR_23">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_24" description="CABAC Context Variable Register" width="32" offset="0x1460" page = "0" acronym="__ALL___CTXVAR_24">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_25" description="CABAC Context Variable Register" width="32" offset="0x1464" page = "0" acronym="__ALL___CTXVAR_25">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_26" description="CABAC Context Variable Register" width="32" offset="0x1468" page = "0" acronym="__ALL___CTXVAR_26">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_27" description="CABAC Context Variable Register" width="32" offset="0x146C" page = "0" acronym="__ALL___CTXVAR_27">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_28" description="CABAC Context Variable Register" width="32" offset="0x1470" page = "0" acronym="__ALL___CTXVAR_28">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_29" description="CABAC Context Variable Register" width="32" offset="0x1474" page = "0" acronym="__ALL___CTXVAR_29">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_30" description="CABAC Context Variable Register" width="32" offset="0x1478" page = "0" acronym="__ALL___CTXVAR_30">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_31" description="CABAC Context Variable Register" width="32" offset="0x147C" page = "0" acronym="__ALL___CTXVAR_31">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_32" description="CABAC Context Variable Register" width="32" offset="0x1480" page = "0" acronym="__ALL___CTXVAR_32">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_33" description="CABAC Context Variable Register" width="32" offset="0x1484" page = "0" acronym="__ALL___CTXVAR_33">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_34" description="CABAC Context Variable Register" width="32" offset="0x1488" page = "0" acronym="__ALL___CTXVAR_34">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_35" description="CABAC Context Variable Register" width="32" offset="0x148C" page = "0" acronym="__ALL___CTXVAR_35">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_36" description="CABAC Context Variable Register" width="32" offset="0x1490" page = "0" acronym="__ALL___CTXVAR_36">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_37" description="CABAC Context Variable Register" width="32" offset="0x1494" page = "0" acronym="__ALL___CTXVAR_37">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_38" description="CABAC Context Variable Register" width="32" offset="0x1498" page = "0" acronym="__ALL___CTXVAR_38">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_39" description="CABAC Context Variable Register" width="32" offset="0x149C" page = "0" acronym="__ALL___CTXVAR_39">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_40" description="CABAC Context Variable Register" width="32" offset="0x14A0" page = "0" acronym="__ALL___CTXVAR_40">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_41" description="CABAC Context Variable Register" width="32" offset="0x14A4" page = "0" acronym="__ALL___CTXVAR_41">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_42" description="CABAC Context Variable Register" width="32" offset="0x14A8" page = "0" acronym="__ALL___CTXVAR_42">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_43" description="CABAC Context Variable Register" width="32" offset="0x14AC" page = "0" acronym="__ALL___CTXVAR_43">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_44" description="CABAC Context Variable Register" width="32" offset="0x14B0" page = "0" acronym="__ALL___CTXVAR_44">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_45" description="CABAC Context Variable Register" width="32" offset="0x14B4" page = "0" acronym="__ALL___CTXVAR_45">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_46" description="CABAC Context Variable Register" width="32" offset="0x14B8" page = "0" acronym="__ALL___CTXVAR_46">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_47" description="CABAC Context Variable Register" width="32" offset="0x14BC" page = "0" acronym="__ALL___CTXVAR_47">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_48" description="CABAC Context Variable Register" width="32" offset="0x14C0" page = "0" acronym="__ALL___CTXVAR_48">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_49" description="CABAC Context Variable Register" width="32" offset="0x14C4" page = "0" acronym="__ALL___CTXVAR_49">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_50" description="CABAC Context Variable Register" width="32" offset="0x14C8" page = "0" acronym="__ALL___CTXVAR_50">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_51" description="CABAC Context Variable Register" width="32" offset="0x14CC" page = "0" acronym="__ALL___CTXVAR_51">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_52" description="CABAC Context Variable Register" width="32" offset="0x14D0" page = "0" acronym="__ALL___CTXVAR_52">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_53" description="CABAC Context Variable Register" width="32" offset="0x14D4" page = "0" acronym="__ALL___CTXVAR_53">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_54" description="CABAC Context Variable Register" width="32" offset="0x14D8" page = "0" acronym="__ALL___CTXVAR_54">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_55" description="CABAC Context Variable Register" width="32" offset="0x14DC" page = "0" acronym="__ALL___CTXVAR_55">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_56" description="CABAC Context Variable Register" width="32" offset="0x14E0" page = "0" acronym="__ALL___CTXVAR_56">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_57" description="CABAC Context Variable Register" width="32" offset="0x14E4" page = "0" acronym="__ALL___CTXVAR_57">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_58" description="CABAC Context Variable Register" width="32" offset="0x14E8" page = "0" acronym="__ALL___CTXVAR_58">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_59" description="CABAC Context Variable Register" width="32" offset="0x14EC" page = "0" acronym="__ALL___CTXVAR_59">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_60" description="CABAC Context Variable Register" width="32" offset="0x14F0" page = "0" acronym="__ALL___CTXVAR_60">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_61" description="CABAC Context Variable Register" width="32" offset="0x14F4" page = "0" acronym="__ALL___CTXVAR_61">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_62" description="CABAC Context Variable Register" width="32" offset="0x14F8" page = "0" acronym="__ALL___CTXVAR_62">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_63" description="CABAC Context Variable Register" width="32" offset="0x14FC" page = "0" acronym="__ALL___CTXVAR_63">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_64" description="CABAC Context Variable Register" width="32" offset="0x1500" page = "0" acronym="__ALL___CTXVAR_64">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_65" description="CABAC Context Variable Register" width="32" offset="0x1504" page = "0" acronym="__ALL___CTXVAR_65">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_66" description="CABAC Context Variable Register" width="32" offset="0x1508" page = "0" acronym="__ALL___CTXVAR_66">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_67" description="CABAC Context Variable Register" width="32" offset="0x150C" page = "0" acronym="__ALL___CTXVAR_67">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_68" description="CABAC Context Variable Register" width="32" offset="0x1510" page = "0" acronym="__ALL___CTXVAR_68">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_69" description="CABAC Context Variable Register" width="32" offset="0x1514" page = "0" acronym="__ALL___CTXVAR_69">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_70" description="CABAC Context Variable Register" width="32" offset="0x1518" page = "0" acronym="__ALL___CTXVAR_70">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_71" description="CABAC Context Variable Register" width="32" offset="0x151C" page = "0" acronym="__ALL___CTXVAR_71">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_72" description="CABAC Context Variable Register" width="32" offset="0x1520" page = "0" acronym="__ALL___CTXVAR_72">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_73" description="CABAC Context Variable Register" width="32" offset="0x1524" page = "0" acronym="__ALL___CTXVAR_73">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_74" description="CABAC Context Variable Register" width="32" offset="0x1528" page = "0" acronym="__ALL___CTXVAR_74">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_75" description="CABAC Context Variable Register" width="32" offset="0x152C" page = "0" acronym="__ALL___CTXVAR_75">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_76" description="CABAC Context Variable Register" width="32" offset="0x1530" page = "0" acronym="__ALL___CTXVAR_76">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_77" description="CABAC Context Variable Register" width="32" offset="0x1534" page = "0" acronym="__ALL___CTXVAR_77">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_78" description="CABAC Context Variable Register" width="32" offset="0x1538" page = "0" acronym="__ALL___CTXVAR_78">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_79" description="CABAC Context Variable Register" width="32" offset="0x153C" page = "0" acronym="__ALL___CTXVAR_79">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_80" description="CABAC Context Variable Register" width="32" offset="0x1540" page = "0" acronym="__ALL___CTXVAR_80">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_81" description="CABAC Context Variable Register" width="32" offset="0x1544" page = "0" acronym="__ALL___CTXVAR_81">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_82" description="CABAC Context Variable Register" width="32" offset="0x1548" page = "0" acronym="__ALL___CTXVAR_82">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_83" description="CABAC Context Variable Register" width="32" offset="0x154C" page = "0" acronym="__ALL___CTXVAR_83">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_84" description="CABAC Context Variable Register" width="32" offset="0x1550" page = "0" acronym="__ALL___CTXVAR_84">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_85" description="CABAC Context Variable Register" width="32" offset="0x1554" page = "0" acronym="__ALL___CTXVAR_85">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_86" description="CABAC Context Variable Register" width="32" offset="0x1558" page = "0" acronym="__ALL___CTXVAR_86">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_87" description="CABAC Context Variable Register" width="32" offset="0x155C" page = "0" acronym="__ALL___CTXVAR_87">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_88" description="CABAC Context Variable Register" width="32" offset="0x1560" page = "0" acronym="__ALL___CTXVAR_88">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_89" description="CABAC Context Variable Register" width="32" offset="0x1564" page = "0" acronym="__ALL___CTXVAR_89">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_90" description="CABAC Context Variable Register" width="32" offset="0x1568" page = "0" acronym="__ALL___CTXVAR_90">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_91" description="CABAC Context Variable Register" width="32" offset="0x156C" page = "0" acronym="__ALL___CTXVAR_91">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_92" description="CABAC Context Variable Register" width="32" offset="0x1570" page = "0" acronym="__ALL___CTXVAR_92">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_93" description="CABAC Context Variable Register" width="32" offset="0x1574" page = "0" acronym="__ALL___CTXVAR_93">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_94" description="CABAC Context Variable Register" width="32" offset="0x1578" page = "0" acronym="__ALL___CTXVAR_94">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_95" description="CABAC Context Variable Register" width="32" offset="0x157C" page = "0" acronym="__ALL___CTXVAR_95">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_96" description="CABAC Context Variable Register" width="32" offset="0x1580" page = "0" acronym="__ALL___CTXVAR_96">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_97" description="CABAC Context Variable Register" width="32" offset="0x1584" page = "0" acronym="__ALL___CTXVAR_97">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_98" description="CABAC Context Variable Register" width="32" offset="0x1588" page = "0" acronym="__ALL___CTXVAR_98">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_99" description="CABAC Context Variable Register" width="32" offset="0x158C" page = "0" acronym="__ALL___CTXVAR_99">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_100" description="CABAC Context Variable Register" width="32" offset="0x1590" page = "0" acronym="__ALL___CTXVAR_100">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_101" description="CABAC Context Variable Register" width="32" offset="0x1594" page = "0" acronym="__ALL___CTXVAR_101">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_102" description="CABAC Context Variable Register" width="32" offset="0x1598" page = "0" acronym="__ALL___CTXVAR_102">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_103" description="CABAC Context Variable Register" width="32" offset="0x159C" page = "0" acronym="__ALL___CTXVAR_103">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_104" description="CABAC Context Variable Register" width="32" offset="0x15A0" page = "0" acronym="__ALL___CTXVAR_104">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_105" description="CABAC Context Variable Register" width="32" offset="0x15A4" page = "0" acronym="__ALL___CTXVAR_105">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_106" description="CABAC Context Variable Register" width="32" offset="0x15A8" page = "0" acronym="__ALL___CTXVAR_106">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_107" description="CABAC Context Variable Register" width="32" offset="0x15AC" page = "0" acronym="__ALL___CTXVAR_107">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_108" description="CABAC Context Variable Register" width="32" offset="0x15B0" page = "0" acronym="__ALL___CTXVAR_108">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_109" description="CABAC Context Variable Register" width="32" offset="0x15B4" page = "0" acronym="__ALL___CTXVAR_109">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_110" description="CABAC Context Variable Register" width="32" offset="0x15B8" page = "0" acronym="__ALL___CTXVAR_110">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_111" description="CABAC Context Variable Register" width="32" offset="0x15BC" page = "0" acronym="__ALL___CTXVAR_111">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_112" description="CABAC Context Variable Register" width="32" offset="0x15C0" page = "0" acronym="__ALL___CTXVAR_112">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_113" description="CABAC Context Variable Register" width="32" offset="0x15C4" page = "0" acronym="__ALL___CTXVAR_113">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_114" description="CABAC Context Variable Register" width="32" offset="0x15C8" page = "0" acronym="__ALL___CTXVAR_114">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_115_0" description="CABAC Context Variable Register for contexts starting at 1024" width="32" offset="0x1600" page = "0" acronym="__ALL___CTXVAR_115_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CTXVAR_115_1" description="CABAC Context Variable Register for contexts starting at 1024" width="32" offset="0x1604" page = "0" acronym="__ALL___CTXVAR_115_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="PSTATEIDX_1" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="8" begin="13" width="6"/>
        <bitfield id="PSTATEIDX_2" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="16" begin="21" width="6"/>
        <bitfield id="PSTATEIDX_0" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="VALMPS_3" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="PSTATEIDX_3" rwaccess="RW" range="" description="Probablility state index for this CABAC context index" resetval="0" end="24" begin="29" width="6"/>
        <bitfield id="VALMPS_0" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="VALMPS_2" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="VALMPS_1" rwaccess="RW" range="" description="Most probable symbol for this CABAC context index" resetval="0" end="14" begin="14" width="1"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_TOP_TCOEF_LUMA" description="CAVLC Neighbouring Total Coefficient Data for Luma blocks in Top MB of Left Neighbouring MB pair" width="32" offset="0x1640" page = "0" acronym="__ALL___CAVLC_NGH_LL_TOP_TCOEF_LUMA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="LUMA5" rwaccess="RW" range="" description="This register shows total_coef_luma5 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_luma5 field of left_top data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="LUMA15" rwaccess="RW" range="" description="This register shows total_coef_luma15 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_luma15 field of left_top data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="24" begin="28" width="5"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="LUMA7" rwaccess="RW" range="" description="This register shows total_coef_luma7 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_luma7 field of left_top data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="LUMA13" rwaccess="RW" range="" description="This register shows total_coef_luma13 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_luma13 field of left_top data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="16" begin="20" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_TOP_TCOEF_CB" description="CAVLC Neighbouring Total Coefficient Data for CB blocks in Top MB of Left Neighbouring  MB pair" width="32" offset="0x1644" page = "0" acronym="__ALL___CAVLC_NGH_LL_TOP_TCOEF_CB">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="CB5" rwaccess="RW" range="" description="This register shows total_coef_cb5 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cb5 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="16" begin="20" width="5"/>
        <bitfield id="CB3" rwaccess="RW" range="" description="This register shows total_coef_cb3 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cb3 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="CB1" rwaccess="RW" range="" description="This register shows total_coef_cb1 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cb1 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="CB7" rwaccess="RW" range="" description="This register shows total_coef_cb7 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cb7 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="24" begin="28" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_TOP_TCOEF_CR" description="CAVLC Neighbouring Total Coefficient Data for CR blocks in Top MB of Left Neighbouring  MB pair" width="32" offset="0x1648" page = "0" acronym="__ALL___CAVLC_NGH_LL_TOP_TCOEF_CR">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="CR3" rwaccess="RW" range="" description="This register shows total_coef_cr3 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cr3 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="CR7" rwaccess="RW" range="" description="This register shows total_coef_cr7 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cr7 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="24" begin="28" width="5"/>
        <bitfield id="CR5" rwaccess="RW" range="" description="This register shows total_coef_cr5 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cr5 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="16" begin="20" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="CR1" rwaccess="RW" range="" description="This register shows total_coef_cr1 of left_top data buffer.&#xA;Writing this register causes the update of total_coef_cr1 field of left_top data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_TOP_FLAGS" description="CAVLC Neighbouring Flags in Top MB of Left Neighbouring  MB pair" width="32" offset="0x164C" page = "0" acronym="__ALL___CAVLC_NGH_LL_TOP_FLAGS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="6" begin="30" width="25"/>
        <bitfield id="CODED_BLOCK_PATTERN" rwaccess="RW" range="" description="This register shows coded_block_pattern of left_top data buffer.&#xA;Writing this register causes the update of  coded_block_pattern field of left_top data buffer." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="MB_FIELD_DECODING_FLAG" rwaccess="RW" range="" description="This register shows mb_field_decoding_flag of left_top data buffer.&#xA;Writing this register causes the update of mb_field_decoding_flag field of left_top data buffer." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_BOT_TCOEF_LUMA" description="CAVLC Neighbouring Total Coefficient Data for Luma blocks in Bottom MB of Left Neighbouring  MB pair" width="32" offset="0x1650" page = "0" acronym="__ALL___CAVLC_NGH_LL_BOT_TCOEF_LUMA">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="LUMA5" rwaccess="RW" range="" description="This register shows total_coef_luma5 of left_bottom_data_array.&#xA;Writing this register causes the update of total_coef_luma5 field of left_bottom_data_array.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="LUMA15" rwaccess="RW" range="" description="This register shows total_coef_luma15 of left_bottom_data_array.&#xA;Writing this register causes the update of total_coef_luma15 field of left_bottom_data_array.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="24" begin="28" width="5"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="LUMA7" rwaccess="RW" range="" description="This register shows total_coef_luma7 of left_bottom_data_array.&#xA;Writing this register causes the update of total_coef_luma7 field of left_bottom_data_array.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="LUMA13" rwaccess="RW" range="" description="This register shows total_coef_luma13 of left_bottom_data_array.&#xA;Writing this register causes the update of total_coef_luma13 field of left_bottom_data_array.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="16" begin="20" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_BOT_TCOEF_CB" description="CAVLC Neighbouring Total Coefficient Data for CB blocks in Bottom MB of Left Neighbouring  MB pair" width="32" offset="0x1654" page = "0" acronym="__ALL___CAVLC_NGH_LL_BOT_TCOEF_CB">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="CB5" rwaccess="RW" range="" description="This register shows total_coef_cb5 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cb5 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="16" begin="20" width="5"/>
        <bitfield id="CB3" rwaccess="RW" range="" description="This register shows total_coef_cb3 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cb3 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="CB1" rwaccess="RW" range="" description="This register shows total_coef_cb1 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cb1 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="CB7" rwaccess="RW" range="" description="This register shows total_coef_cb7 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cb7 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="24" begin="28" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_BOT_TCOEF_CR" description="CAVLC Neighbouring Total Coefficient Data for CR blocks in Bottom MB of Left Neighbouring  MB pair" width="32" offset="0x1658" page = "0" acronym="__ALL___CAVLC_NGH_LL_BOT_TCOEF_CR">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="CR3" rwaccess="RW" range="" description="This register shows total_coef_cr3 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cr3 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]. " resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="CR7" rwaccess="RW" range="" description="This register shows total_coef_cr7 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cr7 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="24" begin="28" width="5"/>
        <bitfield id="CR5" rwaccess="RW" range="" description="This register shows total_coef_cr5 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cr5 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="16" begin="20" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="CR1" rwaccess="RW" range="" description="This register shows total_coef_cr1 of left_bottom data buffer.&#xA;Writing this register causes the update of total_coef_cr1 field of left_bottom data buffer.&#xA;Range of total_coef_chroma is [0:16]. " resetval="0" end="0" begin="4" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_LL_BOT_FLAGS" description="CAVLC Neighbouring Flags in Bottom MB of Left Neighbouring  MB pair" width="32" offset="0x165C" page = "0" acronym="__ALL___CAVLC_NGH_LL_BOT_FLAGS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="6" begin="30" width="25"/>
        <bitfield id="CODED_BLOCK_PATTERN" rwaccess="RW" range="" description="This register shows coded_block_pattern of left_bottom_data_array.&#xA;Writing this register causes the update of  coded_block_pattern field of left_bottom_data_array." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="MB_FIELD_DECODING_FLAG" rwaccess="RW" range="" description="This register shows mb_field_decoding_flag of left_bottom_data_array.&#xA;Writing this register causes the update of mb_field_decoding_flag field of left_bottom_data_array." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___CAVLC_NGH_PREV_TCOEF_LUMA0" description="CAVLC Previous Data buffer Total Coefficient Data for Luma" width="32" offset="0x1660" page = "0" acronym="__ALL___CAVLC_NGH_PREV_TCOEF_LUMA0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="LUMA5" rwaccess="RW" range="" description="This register shows total_coef_luma5 of prev data buffer.&#xA;Writing this register causes the update of total_coef_luma5 field of prev data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="LUMA15" rwaccess="RW" range="" description="This register shows total_coef_luma15 of prev data buffer.&#xA;Writing this register causes the update of total_coef_luma15 field of prev data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="24" begin="28" width="5"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="LUMA7" rwaccess="RW" range="" description="This register shows total_coef_luma7 of prev data buffer.&#xA;Writing this register causes the update of total_coef_luma7 field of prev data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="LUMA13" rwaccess="RW" range="" description="This register shows total_coef_luma13 of prev data buffer.&#xA;Writing this register causes the update of total_coef_luma13 field of prev data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="16" begin="20" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_PREV_TCOEF_LUMA1" description="CAVLC Previous Data buffer Total Coefficient Data for Luma" width="32" offset="0x1664" page = "0" acronym="__ALL___CAVLC_NGH_PREV_TCOEF_LUMA1">
        <bitfield id="LUMA10" rwaccess="RW" range="" description="This register shows total_coef_luma10 of prev data buffer.&#xA;Writing this register causes the update of total_coef_luma10 field of prev data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="31" width="11"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="LUMA11" rwaccess="RW" range="" description="This register shows total_coef_luma11 of prev data buffer.&#xA;Writing this register causes the update of total_coef_luma11 field of prev data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="LUMA14" rwaccess="RW" range="" description="This register shows total_coef_luma14 of prev data buffer.&#xA;Writing this register causes the update of total_coef_luma14 field of prev data buffer.&#xA;Range of total_coef_luma is [0:16]." resetval="0" end="16" begin="20" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_PREV_TCOEF_CB0" description="CAVLC Previous Data buffer Total Coefficient Data for CB" width="32" offset="0x1668" page = "0" acronym="__ALL___CAVLC_NGH_PREV_TCOEF_CB0">
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="CB5" rwaccess="RW" range="" description="This register shows total_coef_cb5 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cb5 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="16" begin="20" width="5"/>
        <bitfield id="CB3" rwaccess="RW" range="" description="This register shows total_coef_cb3 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cb3 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="CB1" rwaccess="RW" range="" description="This register shows total_coef_cb1 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cb1 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="CB7" rwaccess="RW" range="" description="This register shows total_coef_cb7 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cb7 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="24" begin="28" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_PREV_TCOEF_CB1" description="CAVLC Previous Data buffer Total Coefficient Data for CB" width="32" offset="0x166C" page = "0" acronym="__ALL___CAVLC_NGH_PREV_TCOEF_CB1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="31" width="19"/>
        <bitfield id="CB6" rwaccess="RW" range="" description="This register shows total_coef_cb11 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cb11 field of prev data buffer.&#xA;Range of total_coef_cb is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="CB2" rwaccess="RW" range="" description="This register shows total_coef_cb2 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cb2 field of prev data buffer.&#xA;Range of total_coef_cb is [0:16]. Only valid for 4:2:0 mode" resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
    </register>
    <register id="__ALL___CAVLC_NGH_PREV_TCOEF_CR0" description="CAVLC Previous Data buffer Total Coefficient Data for CR" width="32" offset="0x1670" page = "0" acronym="__ALL___CAVLC_NGH_PREV_TCOEF_CR0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="29" begin="31" width="3"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="15" width="3"/>
        <bitfield id="CR3" rwaccess="RW" range="" description="This register shows total_coef_cr3 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cr3 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
        <bitfield id="CR7" rwaccess="RW" range="" description="This register shows total_coef_cr7 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cr7 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="24" begin="28" width="5"/>
        <bitfield id="CR5" rwaccess="RW" range="" description="This register shows total_coef_cr5 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cr5 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="16" begin="20" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="21" begin="23" width="3"/>
        <bitfield id="CR1" rwaccess="RW" range="" description="This register shows total_coef_cr1 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cr1 field of prev data buffer.&#xA;Range of total_coef_chroma is [0:16]." resetval="0" end="0" begin="4" width="5"/>
    </register>
    <register id="__ALL___CAVLC_NGH_PREV_TCOEF_CR1" description="CAVLC Previous Data buffer Total Coefficient Data for CR" width="32" offset="0x1674" page = "0" acronym="__ALL___CAVLC_NGH_PREV_TCOEF_CR1">
        <bitfield id="CR6" rwaccess="RW" range="" description="This register shows total_coef_cr11 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cr11 field of prev data buffer.&#xA;Range of total_coef_cr is [0:16]. Only valid for 4:2:2 mode." resetval="0" end="8" begin="12" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="13" begin="31" width="19"/>
        <bitfield id="CR2" rwaccess="RW" range="" description="This register shows total_coef_cr10 of prev data buffer.&#xA;Writing this register causes the update of total_coef_cr10 field of prev data buffer.&#xA;Range of total_coef_cr is [0:16]. Only valid for 4:2:0 mode." resetval="0" end="0" begin="4" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="5" begin="7" width="3"/>
    </register>
    <register id="__ALL___CAVLC_NGH_PREV_FLAGS" description="CAVLC Previous Data buffer Flags" width="32" offset="0x1678" page = "0" acronym="__ALL___CAVLC_NGH_PREV_FLAGS">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="6" begin="30" width="25"/>
        <bitfield id="CODED_BLOCK_PATTERN" rwaccess="RW" range="" description="This register shows coded_block_pattern of prev data buffer.&#xA;Writing this register causes the update of  coded_block_pattern field of prev data buffer." resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="MB_FIELD_DECODING_FLAG" rwaccess="RW" range="" description="This register shows mb_field_decoding_flag of prev data buffer.&#xA;Writing this register causes the update of mb_field_decoding_flag field of prev data buffer." resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___CAVLC_SKIP_RUN_CNT" description="CAVLC Skip Run Count" width="32" offset="0x167C" page = "0" acronym="__ALL___CAVLC_SKIP_RUN_CNT">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="SKIP_RUN_CNT" rwaccess="RW" range="" description="Skip run counter.&#xA;Writing this field is ignored during MB processing.&#xA;After MB processing, this field shows the updated value of skip_run_cnt.&#xA;Writing this field can be possible between MB processes. &#xA;The written value is reflected at the beginning of MB processing. " resetval="0" end="0" begin="27" width="28"/>
    </register>
    <register id="__ALL___CAVLC_SKIP_RUN_CNT_SHADOW" description="CAVLC Skip Run Count Shadow" width="32" offset="0x1680" page = "0" acronym="__ALL___CAVLC_SKIP_RUN_CNT_SHADOW">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="Fixed to 0. Writing this field is ignored. Reading this field returns always 0. " resetval="0" end="28" begin="31" width="4"/>
        <bitfield id="SKIP_RUN_CNT" rwaccess="RW" range="" description="Skip run counter shadow register&#xA;This register is copied with the value of CAVLC_SKIP_RUN_CNT.SKIP_RUN_CNT at the beginning of MB execution in CAVLC. Thus, when this register is read at the end of an MB execution ( MB N ), it contains that value of the skip run count that was valid at the end of the previous MB execution ( MB N-1 ). This register is to be used by S/W in H.241." resetval="0" end="0" begin="27" width="28"/>
    </register>
    <register id="__ALL___DBG_CAP" description="Debug Capability register.&#xA;Used by debug software to determine which optional debug modules are present and how many instances of each module exist. " width="32" offset="0x16C0" page = "0" acronym="__ALL___DBG_CAP">
        <bitfield id="SYS_EXE_REQ" rwaccess="R" range="" description="Whether HWA Core Execution status and control is supported.&#xA;0 - Not Supported&#xA;1 - Supported" resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="TRIG_OUTPUT" rwaccess="R" range="" description="0 -Trigger Outputs are not supported&#xA;1 - Trigger Outputs are supported" resetval="1" end="23" begin="23" width="1"/>
        <bitfield id="NUM_WPS" rwaccess="R" range="" description="The number of watchpoint modules that exist.  The registers supporting the watchpoint modules must be implemented consecutively in the memory map" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="TRIG_CHNS" rwaccess="R" range="" description="Number of Trigger Channels Supported&#xA;0x0 - No channels supported&#xA;0x1- One channel supported&#xA;0x2 - Two channels supported&#xA;Others - Reserved" resetval="2" end="20" begin="21" width="2"/>
        <bitfield id="NUM_CNTS" rwaccess="R" range="" description="The number of counter modules that exist.  The registers supporting the counter modules must be implemented consecutively in the memory map" resetval="0" end="16" begin="19" width="4"/>
        <bitfield id="DBQ_RESET_SUP" rwaccess="R" range="" description="Specifies whether HWA Core reset is supported or not which does not affect debug logic.&#xA;0 - Not Supported&#xA;1 - Supported" resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="NUM_BPS" rwaccess="R" range="" description="The number of breakpoint modules that exist.  The registers supporting the breakpoint modules must be implemented consecutively in the memory map" resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="TRIG_INPUT" rwaccess="R" range="" description="0  -  Trigger Inputs are not supported&#xA;1  -  Trigger Inputs are supported" resetval="1" end="22" begin="22" width="1"/>
        <bitfield id="DBG_SWBP_SUP" rwaccess="R" range="" description="Specifies whether HWA Core supports SWBP or not.&#xA;0 - Not Supported&#xA;1 - Supported" resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="0" begin="7" width="8"/>
    </register>
    <register id="__ALL___DBG_CTL" description="Debug Control register.&#xA;Used by debug software to control all of the basic debug functions" width="32" offset="0x16C4" page = "0" acronym="__ALL___DBG_CTL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="Reserved_6" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DBG_RESTART" rwaccess="RW" range="" description="Debug Restart Status bit. This bit is normally set when the DBG_HALT bit transitions from 1 to 0 when the natural execution state is entered. It is a sticky bit. It may also be set when a synchronous run causes the accelerator to leave halted state.&#xA;- Reading 1 means HWA Core exited halted state (at least temporarily).&#xA;- Reading 0 means HWA Core did not exit halted state.&#xA;- Writing 1 shall clear the bit if set. There is no restriction on when it can be cleared.&#xA;- Writing 0 shall have no effect." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="DBG_HALT" rwaccess="RW" range="" description="0 DBG_HALT Global debug run control.&#xA;The bit will be read as being set upon entry to HALTED state due to halted state being entered because of SWBP, HWBP, HWWP, EMU0 / 1 trigger or manual halt requested through this control.&#xA;- Writing 1 when read 0 shall cause a halt on the next possible halt boundary.&#xA;- Writing 0 when read 1 returns the system to the natural execution state. A synchronous run hardware request has the same effect.&#xA;- Reading 1 means that the halted state has been reached or been requested by the manual halt mechanism&#xA;- Reading 0 means that the target is in its natural execution state.&#xA;NOTE:&#xA;1. The natural execution state means the FSM state entered prior to last entry into Halted state. &#xA;2. This would be the last application requested FSM state unless the DBG_SYS_EXE_REQ control was used to change it." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="DBG_HALT_STEP" rwaccess="R" range="" description="Execution halted due to single step completion&#xA;- Set to 1 when the single step completes&#xA;- Set to 0 when execution resumes" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="DBG_STAT_EMU0" rwaccess="R" range="" description="Status of EMU0 input. This bit indicates the current value of the EMU0 input" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="DBG_HALT_EMU0" rwaccess="R" range="" description="Execution halted due to trigger in on EMU0 input&#xA;- Set to 1 when halt due to EMU0 input completes&#xA;- Set to 0 when execution resumes" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="Status of EMU1 input. This bit indicates the current value of the EMU1 input" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="DBG_HALT_USER" rwaccess="R" range="" description="Execution halted due to register update of DBG_HALT&#xA;- Set to 1 when halt due to DBG_HALT update completes&#xA;- Set to 0 when execution resumes" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="DBG_SINGLE_STEP_EN" rwaccess="RW" range="" description="Single Step Execution enable.&#xA;When this bit is set, the accelerator core shall be halted upon execution of   a single instruction. This is after the accelerator core has left the halted &#xA;state by clearing the DBG_HALT control bit.&#xA;&#xA;- Writing 1 enables halting when the next instruction following exit from halted state is executed. &#xA;- Writing 0 disables halts via single step.&#xA;                               &#xA;NOTE:&#xA;1. When the accelerator core enters its natural execution state, it may or may not execute an instruction and re-enter HALTED state.&#xA;" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="DBG_EMU0_CNTL" rwaccess="R" range="" description="EMU0 output control. The  cross trigger output control.  This values in this field determine the behavior of the outputs generated on EMU0.  &#xA;&#xA;NOTE: &#xA;The effect of setting 1 is ignored if the HWA Core is currently in HALTED state until the HWA core exits and re-enters HALTED state.&#xA;&#xA;0 :  No output.  Input only&#xA;1 : Pulse on halt. If this bit is set when halted then no effect until the HWA re-enters halted state.&#xA;2 : Pulse when any HWBP triggers&#xA;3 : Pulse when any HWWP triggers&#xA;4 : Drive pin high&#xA;5 : Drive pin low&#xA;6-15 : Reserved" resetval="0" end="16" begin="19" width="4"/>
        <bitfield id="DBG_HALT_BPWP" rwaccess="R" range="" description="Execution halted due to trigger from HWBP or WP. &#xA;- Set to 1 halt due to breakpoint or watchpoint completes&#xA;- Set to 0 when execution resumes" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="DBG_WPBP_EN" rwaccess="RW" range="" description="This bit enables the halts on watchpoint or hardware breakpoint trigger events.&#xA;- Writing 1 enables halting on any hardware breakpoint or watchpoint trigger&#xA;   - Each breakpoint or watchpoint resource also has a local enable&#xA;- Writing 0 disables halts via hardware breakpoints or watchpoints" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="DBG_EXE_STAT" rwaccess="R" range="" description="The execution status of the module&#xA;- Set to 1 when halted due to debug event&#xA;- Set to 0 when execution resumes" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="DBG_EMU1_EN" rwaccess="RW" range="" description="EMU1 input trigger enable&#xA;- Writing 1 enables halting on the falling edge of the EMU1 input&#xA;- Writing 0 disables halts via EMU1 input" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="20" begin="23" width="4"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="DBG_EMU0_EN" rwaccess="RW" range="" description="EMU0 input trigger enable&#xA;- Writing 1 enables halting on the falling edge of the EMU1 input&#xA;- Writing 0 disables halts via EMU0 input" resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_CTL" description="Hardware Breakpoint Control for FE" width="32" offset="0x1700" page = "0" acronym="__ALL___DBG_HWBP_0_CTL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="HALT" rwaccess="RW" range="" description="This bit configures the module to generate halt when triggered&#xA;Writing 1 enables a HWA halt when triggered.  The DBG_CNTL:DBG_HALT_BPWP must also be set for the halt to occur&#xA;Writing 0 disables halt upon trigger" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="This is the local enable for the hardware breakpoint module&#xA;Writing 1 to this bit enables the module to generate an instruction address match trigger&#xA;Writing 0 to this bit disables the module" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGERED" rwaccess="RW" range="" description="This bit is Set to &quot;1&quot; when HWBP located at the MB_Index in DBG_HWBP_n_MB_Index is executed&#xA;Set to 1 when executing the MB index = DBG_HWBP_n_MB_Index&#xA;Cleared to 0 by writing 1 to this bit" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_MB_INDEX" description="Hardware Breakpoint MB-Index for FE" width="32" offset="0x1704" page = "0" acronym="__ALL___DBG_HWBP_0_MB_INDEX">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Column index for breakpoint" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Row index for breakpoint" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_AMASK" description="Hardware Breakpoint Mask for MB-Index for FE" width="32" offset="0x170C" page = "0" acronym="__ALL___DBG_HWBP_0_AMASK">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Column index for breakpoint" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Row index for breakpoint" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_CTL" description="Hardware Breakpoint Control for BE" width="32" offset="0x1740" page = "0" acronym="__ALL___DBG_HWBP_1_CTL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="HALT" rwaccess="RW" range="" description="This bit configures the module to generate halt when triggered&#xA;Writing 1 enables a HWA halt when triggered.  The DBG_CNTL:DBG_HALT_BPWP must also be set for the halt to occur&#xA;Writing 0 disables halt upon trigger" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="This is the local enable for the hardware breakpoint module&#xA;Writing 1 to this bit enables the module to generate an instruction address match trigger&#xA;Writing 0 to this bit disables the module" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGERED" rwaccess="RW" range="" description="This bit is Set to &quot;1&quot; when HWBP located at the MB_Index in DBG_HWBP_n_MB_Index is executed&#xA;Set to 1 when executing the MB index = DBG_HWBP_n_MB_Index&#xA;Cleared to 0 by writing 1 to this bit" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_MB_INDEX" description="Hardware Breakpoint MB-Index for BE" width="32" offset="0x1744" page = "0" acronym="__ALL___DBG_HWBP_1_MB_INDEX">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Column index for breakpoint" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Row index for breakpoint" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_AMASK" description="Hardware Breakpoint mask for MB-Index for BE" width="32" offset="0x174C" page = "0" acronym="__ALL___DBG_HWBP_1_AMASK">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Column index for breakpoint" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Row index for breakpoint" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___SCHEDULER_STATUS" description="HTS status" width="32" offset="0x1780" page = "0" acronym="__ALL___SCHEDULER_STATUS">
        <bitfield id="PIPEDOWN" rwaccess="R" range="" description="HWA is in pipedown" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="HWA is executing" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="INIT" rwaccess="R" range="" description="HWA is autoloading/initializing" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS" description="HTS status" width="32" offset="0x1790" page = "0" acronym="__ALL___HWA_THREAD_STATUS">
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___CFG_RSVD0_START" description="Reserved Config Address Start" width="32" offset="0x1800" page = "0" acronym="__ALL___CFG_RSVD0_START">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___CFG_RSVD0_END" description="Reserved Config Address End" width="32" offset="0x1FFC" page = "0" acronym="__ALL___CFG_RSVD0_END">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___CFG_RSVD1_START" description="Reserved Config Address End" width="32" offset="0x3FFC" page = "0" acronym="__ALL___CFG_RSVD1_START">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEINFO" description="sliceInfo SL2 Buffer Base Address" width="32" offset="0x0" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of sliceInfo in SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BITSTRM" description="Bitstream SL2 Buffer Base Address" width="32" offset="0x4" page = "0" acronym="__ALL___SL2_BUF_ADDR_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base address of bit stream buffer in SL2 (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN0" description="Bin Stream 0 SL2 Buffer base address" width="32" offset="0x8" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 0 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN1" description="Bin Stream 1 SL2 Buffer base address" width="32" offset="0xC" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 1 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN2" description="Bin Stream 2 SL2 Buffer base address" width="32" offset="0x10" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 2 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_BIN3" description="Bin Stream 3 SL2 Buffer base address" width="32" offset="0x14" page = "0" acronym="__ALL___SL2_BUF_ADDR_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address of Bin stream 3 in  SL2  (128 bit aligned); bits[3:0] hardwired to 0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___MEM_BUF_ADDR_CABAC_UU_TOP_MB" description="Upper Top MB Buffer Base Address for CABAC neighouring MB data in internal memory or SL2" width="32" offset="0x18" page = "0" acronym="__ALL___MEM_BUF_ADDR_CABAC_UU_TOP_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="MEM_TYPE" rwaccess="RW" range="" description="Specifies whether buffer is in SL2 or internal memory&#xA;0 : SL2, 1 : Internal memory" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Top MB in the Pair &#xA;If MEM_TYPE == 0, address in SL2 (128 bit aligned) specified; bits[3:0] hardwired to 0&#xA;If MEM_TYPE == 1, address in internal memory (128 bit aligned) specified;bits[3:0] hardwired to 0; bits [22:15] unused. " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___MEM_BUF_ADDR_CABAC_UU_BOT_MB" description="Upper Top MB Buffer Base Address for CABAC neighouring MB data in internal memory or SL2" width="32" offset="0x1C" page = "0" acronym="__ALL___MEM_BUF_ADDR_CABAC_UU_BOT_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="MEM_TYPE" rwaccess="RW" range="" description="Specifies whether buffer is in SL2 or internal memory&#xA;0 : SL2, 1 : Internal memory" resetval="1" end="31" begin="31" width="1"/>
        <bitfield id="ADDR" rwaccess="RW" range="" description="Base Address for Upper MB Row, Bottom MB in the Pair&#xA;If MEM_TYPE == 0, address in SL2 (128 bit aligned) specified; bits[3:0] hardwired to 0&#xA;If MEM_TYPE == 1, address in internal memory (128 bit aligned) specified;bits[3:0] hardwired to 0; bits [22:15] unused. " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SLICEINFO" description="Buffer Control Parameters for sliceInfo Buffer&#xA;Note : This register is used by the FE for handling the SL2BC to the BE and ROP as well as for describing the input sliceInfo buffer to FE." width="32" offset="0x0" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Virtual Depth" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SLICEINFO" description="Buffer Control Pointers for sliceInfo Buffer (to BE + ROP)&#xA;Note : This register is used by the FE for handling the SL2BC to the BE and ROP as well as for describing the input sliceInfo buffer to FE." width="32" offset="0x4" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer. Also used  as the start value for reading the sliceInfo buffer by the FE." resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SLICEINFO" description="Buffer Control  Pointer Increment Parameters for sliceInfo buffer (to BE + ROP)&#xA;Note : This register is used by the FE for handling the SL2BC to the BE and ROP as well as for describing the input sliceInfo buffer to FE." width="32" offset="0x8" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SLICEINFO">
        <bitfield id="PTR_INC" rwaccess="RW" range="" description="BC Increment value for Write pointer. Also used as the increment value for the read pointer for reading sliceInfo buffer by FE." resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MB" description="Buffer Control Parameters for MB decoupling between FE and BE&#xA;Note : Valid only in N MB decoupled mode&#xA;" width="32" offset="0xC" page = "0" acronym="__ALL___SL2_BUF_DEPTH_MB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN0" description="Buffer Control Parameters for bin stream 0&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x18" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN0" description="Buffer Control Pointers for bin stream 0&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x1C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN0">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN1" description="Buffer Control Parameters for bin stream 1&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x20" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN1" description="Buffer Control Pointers for bin stream 1&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x24" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN1">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN2" description="Buffer Control Parameters for bin stream 2&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x28" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN2" description="Buffer Control Pointers for bin stream 2&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x2C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN2">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_BIN3" description="Buffer Control Parameters for bin stream 3&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x30" page = "0" acronym="__ALL___SL2_BUF_DEPTH_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="BC Actual Depth" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_BIN3" description="Buffer Control Pointers for bin stream 3&#xA;Note : Valid only in N MB decoupled mode" width="32" offset="0x34" page = "0" acronym="__ALL___SL2_BUF_START_PTR_BIN3">
        <bitfield id="Reserved_1" rwaccess="RW" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="WRITE_START_PTR" rwaccess="RW" range="" description="BC Start Value for Write Pointer" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BITSTRM" description="Buffer parameters and configuration for bit stream&#xA;Note : In the non-frame decoupled configuration, this register is used for DRM configuration. The corresponding registers in BE are unused" width="32" offset="0x40" page = "0" acronym="__ALL___DRM_BUF_CFG_BITSTRM">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="DMSP_MODE" rwaccess="RW" range="" description="If '1', specifies &quot;Direct Multi-page SL2 population&quot; mode of operation" resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="SW_MODE" rwaccess="RW" range="" description="If '1', specifies SW interactive mode of operation. In this mode, the ECD5 does not interact directly with VDMA for bitstream DMA. Instead it triggers an interrupt for requesting DMA transfer of bitstream." resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="24" begin="27" width="4"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes" resetval="0" end="0" begin="13" width="14"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BITSTRM" description="DMA Group ID for bit stream&#xA;Note : In the non-frame decoupled configuration, this register is used for DRM configuration. The corresponding registers in BE are unused" width="32" offset="0x44" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BITSTRM">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN0" description="Buffer Parameters and configuration for bin stream 0&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x48" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN0" description="DMA Group ID for bin stream 0&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x4C" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN0">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN1" description="Buffer Parameters and configuration for bin stream 1&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x50" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN1" description="DMA Group ID for bin stream 1&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x54" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN1">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN2" description="Buffer Parameters and configuration for bin stream 2&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x58" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN2" description="DMA Group ID for bin stream 2&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x5C" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN2">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___DRM_BUF_CFG_BIN3" description="Buffer Parameters and configuration for bin stream 3&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x60" page = "0" acronym="__ALL___DRM_BUF_CFG_BIN3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="30" width="7"/>
        <bitfield id="DMA_DISABLE" rwaccess="RW" range="" description="If '1', disables the triggering of VDMA. Only the SL2 buffer management is activated." resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="PAGE_SIZE" rwaccess="RW" range="" description="Size of each page in SL2 (in bytes); bits[3:0] are ignored, so the effective size is a multiple of 16 bytes&#xA;Although the VDMA transfer for bin stream is deterministic, PAGE_SIZE is needed by ECD5 to know when to trigger VDMA - i.e. when the page becomes full. Since the size of each entry/write in the bin buffer is not fixed, the DMA is triggered when the total size of the wriiten data reaches PAGE_SIZE " resetval="0" end="0" begin="13" width="14"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="NUM_PAGES" rwaccess="RW" range="" description="Number of pages in SL2 " resetval="0" end="16" begin="23" width="8"/>
    </register>
    <register id="__ALL___DRM_BUF_DMAGROUPID_BIN3" description="DMA Group ID for bin stream 3&#xA;Note : Valid only in frame decoupled mode" width="32" offset="0x64" page = "0" acronym="__ALL___DRM_BUF_DMAGROUPID_BIN3">
        <bitfield id="ID" rwaccess="RW" range="" description="Group ID for VDMA transfer" resetval="0" end="0" begin="5" width="6"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
    </register>
    <register id="__ALL___MEM_START" description="ECD5 Memory Address Start" width="32" offset="0x4000" page = "0" acronym="__ALL___MEM_START">
        <bitfield id="MEM" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MEM_END" description="ECD5 Memory Address End" width="32" offset="0x77FC" page = "0" acronym="__ALL___MEM_END">
        <bitfield id="MEM" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MEM_RSVD0_START" description="Reserved Mem Address Start" width="32" offset="0x7800" page = "0" acronym="__ALL___MEM_RSVD0_START">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MEM_RSVD0_END" description="Reserved Mem Address end" width="32" offset="0x7FFC" page = "0" acronym="__ALL___MEM_RSVD0_END">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MEM_RSVD1_START" description="Reserved Mem Address Start" width="32" offset="0x8000" page = "0" acronym="__ALL___MEM_RSVD1_START">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MEM_RSVD1_END" description="Reserved Mem Address end" width="32" offset="0xBFFC" page = "0" acronym="__ALL___MEM_RSVD1_END">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
</register>
</module>
