<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › emma › markeins › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) NEC Electronics Corporation 2004-2006</span>
<span class="cm"> *</span>
<span class="cm"> *  This file is based on the arch/mips/ddb5xxx/ddb5477/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> *	Copyright 2001 MontaVista Software Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *  (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; if not, write to the Free Software</span>
<span class="cm"> *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/ptrace.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>
<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>

<span class="cp">#include &lt;asm/emma/emma2rh.h&gt;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_value</span><span class="p">,</span> <span class="n">reg_bitmask</span><span class="p">,</span> <span class="n">reg_index</span><span class="p">;</span>

	<span class="n">reg_index</span> <span class="o">=</span> <span class="n">EMMA2RH_BHIF_INT_EN_0</span> <span class="o">+</span>
		    <span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_1</span> <span class="o">-</span> <span class="n">EMMA2RH_BHIF_INT_EN_0</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">irq</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">reg_value</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">reg_index</span><span class="p">);</span>
	<span class="n">reg_bitmask</span> <span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">reg_index</span><span class="p">,</span> <span class="n">reg_value</span> <span class="o">|</span> <span class="n">reg_bitmask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_value</span><span class="p">,</span> <span class="n">reg_bitmask</span><span class="p">,</span> <span class="n">reg_index</span><span class="p">;</span>

	<span class="n">reg_index</span> <span class="o">=</span> <span class="n">EMMA2RH_BHIF_INT_EN_0</span> <span class="o">+</span>
		    <span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_1</span> <span class="o">-</span> <span class="n">EMMA2RH_BHIF_INT_EN_0</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">irq</span> <span class="o">/</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">reg_value</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">reg_index</span><span class="p">);</span>
	<span class="n">reg_bitmask</span> <span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">reg_index</span><span class="p">,</span> <span class="n">reg_value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">reg_bitmask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">emma2rh_irq_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emma2rh_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">emma2rh_irq_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">emma2rh_irq_enable</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">emma2rh_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_EMMA2RH_IRQ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">EMMA2RH_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">emma2rh_irq_controller</span><span class="p">,</span>
					      <span class="n">handle_level_irq</span><span class="p">,</span> <span class="s">&quot;level&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_sw_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_SW_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_SW_INT_EN</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_SW_INT_EN</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_sw_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_SW_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_SW_INT_EN</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_SW_INT_EN</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">emma2rh_sw_irq_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emma2rh_sw_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">emma2rh_sw_irq_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">emma2rh_sw_irq_enable</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">emma2rh_sw_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_EMMA2RH_IRQ_SW</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">EMMA2RH_SW_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">emma2rh_sw_irq_controller</span><span class="p">,</span>
					      <span class="n">handle_level_irq</span><span class="p">,</span> <span class="s">&quot;level&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_gpio_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_GPIO_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_gpio_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_GPIO_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_gpio_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_GPIO_IRQ_BASE</span><span class="p">;</span>

	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_ST</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emma2rh_gpio_irq_mask_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">EMMA2RH_GPIO_IRQ_BASE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_ST</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">));</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">emma2rh_gpio_irq_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emma2rh_gpio_irq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">emma2rh_gpio_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">emma2rh_gpio_irq_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">emma2rh_gpio_irq_mask_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">emma2rh_gpio_irq_enable</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">emma2rh_gpio_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_EMMA2RH_IRQ_GPIO</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
					      <span class="o">&amp;</span><span class="n">emma2rh_gpio_irq_controller</span><span class="p">,</span>
					      <span class="n">handle_edge_irq</span><span class="p">,</span> <span class="s">&quot;edge&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irqaction</span> <span class="n">irq_cascade</span> <span class="o">=</span> <span class="p">{</span>
	   <span class="p">.</span><span class="n">handler</span> <span class="o">=</span> <span class="n">no_action</span><span class="p">,</span>
	   <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IRQF_NO_THREAD</span><span class="p">,</span>
	   <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cascade&quot;</span><span class="p">,</span>
	   <span class="p">.</span><span class="n">dev_id</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	   <span class="p">.</span><span class="n">next</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * the first level int-handler will jump here if it is a emma2rh irq</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">emma2rh_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">intStatus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bitmask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">intStatus</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_ST_0</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_0</span><span class="p">);</span>

<span class="cp">#ifdef EMMA2RH_SW_CASCADE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intStatus</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">EMMA2RH_SW_CASCADE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">swIntStatus</span><span class="p">;</span>
		<span class="n">swIntStatus</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_SW_INT</span><span class="p">)</span>
		    <span class="o">&amp;</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_SW_INT_EN</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">swIntStatus</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">do_IRQ</span><span class="p">(</span><span class="n">EMMA2RH_SW_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* Skip S/W interrupt */</span>
	<span class="n">intStatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">EMMA2RH_SW_CASCADE</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intStatus</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">EMMA2RH_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">intStatus</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_ST_1</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_1</span><span class="p">);</span>

<span class="cp">#ifdef EMMA2RH_GPIO_CASCADE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intStatus</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">EMMA2RH_GPIO_CASCADE</span> <span class="o">%</span> <span class="mi">32</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">gpioIntStatus</span><span class="p">;</span>
		<span class="n">gpioIntStatus</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_ST</span><span class="p">)</span>
		    <span class="o">&amp;</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">gpioIntStatus</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">do_IRQ</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* Skip GPIO interrupt */</span>
	<span class="n">intStatus</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">EMMA2RH_GPIO_CASCADE</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
<span class="cp">#endif</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intStatus</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">EMMA2RH_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">intStatus</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_ST_2</span><span class="p">)</span> <span class="o">&amp;</span>
		    <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_2</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">64</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">96</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">bitmask</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intStatus</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">EMMA2RH_IRQ_BASE</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* by default, interrupts are disabled. */</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT_EN_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT1_EN_0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT1_EN_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_INT1_EN_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_BHIF_SW_INT_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">clear_c0_status</span><span class="p">(</span><span class="mh">0xff00</span><span class="p">);</span>
	<span class="n">set_c0_status</span><span class="p">(</span><span class="mh">0x0400</span><span class="p">);</span>

<span class="cp">#define GPIO_PCI (0xf&lt;&lt;15)</span>
	<span class="cm">/* setup GPIO interrupt for PCI interface */</span>
	<span class="cm">/* direction input */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_DIR</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_DIR</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">GPIO_PCI</span><span class="p">);</span>
	<span class="cm">/* disable interrupt */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MASK</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">GPIO_PCI</span><span class="p">);</span>
	<span class="cm">/* level triggerd */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MODE</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_MODE</span><span class="p">,</span> <span class="n">reg</span> <span class="o">|</span> <span class="n">GPIO_PCI</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">emma2rh_in32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_CND_A</span><span class="p">);</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_CND_A</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">GPIO_PCI</span><span class="p">));</span>
	<span class="cm">/* interrupt clear */</span>
	<span class="n">emma2rh_out32</span><span class="p">(</span><span class="n">EMMA2RH_GPIO_INT_ST</span><span class="p">,</span> <span class="o">~</span><span class="n">GPIO_PCI</span><span class="p">);</span>

	<span class="cm">/* init all controllers */</span>
	<span class="n">emma2rh_irq_init</span><span class="p">();</span>
	<span class="n">emma2rh_sw_irq_init</span><span class="p">();</span>
	<span class="n">emma2rh_gpio_irq_init</span><span class="p">();</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>

	<span class="cm">/* setup cascade interrupts */</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">EMMA2RH_IRQ_BASE</span> <span class="o">+</span> <span class="n">EMMA2RH_SW_CASCADE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_cascade</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">EMMA2RH_IRQ_BASE</span> <span class="o">+</span> <span class="n">EMMA2RH_GPIO_CASCADE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_cascade</span><span class="p">);</span>
	<span class="n">setup_irq</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_cascade</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
        <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_cause</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ST0_IM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP7</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="mi">7</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP2</span><span class="p">)</span>
		<span class="n">emma2rh_irq_dispatch</span><span class="p">();</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP1</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP0</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">MIPS_CPU_IRQ_BASE</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
