$comment
	File created using the following command:
		vcd file 4bit_adder.msim.vcd -direction
$end
$date
	Wed Mar 06 20:32:02 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module fourbits_adder_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % sum [3] $end
$var wire 1 & sum [2] $end
$var wire 1 ' sum [1] $end
$var wire 1 ( sum [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 cout~output_o $end
$var wire 1 1 sum[0]~output_o $end
$var wire 1 2 sum[1]~output_o $end
$var wire 1 3 sum[2]~output_o $end
$var wire 1 4 sum[3]~output_o $end
$var wire 1 5 a[3]~input_o $end
$var wire 1 6 b[3]~input_o $end
$var wire 1 7 b[1]~input_o $end
$var wire 1 8 a[1]~input_o $end
$var wire 1 9 b[0]~input_o $end
$var wire 1 : a[0]~input_o $end
$var wire 1 ; cin~input_o $end
$var wire 1 < fd1|cout~0_combout $end
$var wire 1 = fd2|cout~0_combout $end
$var wire 1 > b[2]~input_o $end
$var wire 1 ? a[2]~input_o $end
$var wire 1 @ fd3|cout~0_combout $end
$var wire 1 A fd4|cout~0_combout $end
$var wire 1 B fd1|hd2|sum~0_combout $end
$var wire 1 C fd2|hd2|sum~combout $end
$var wire 1 D fd3|hd2|sum~combout $end
$var wire 1 E fd4|hd2|sum~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
$end
#80000
b100 !
b101 !
b100 "
b101 "
1#
19
1>
1:
1?
1;
0)
1<
1@
1B
11
1(
1C
1E
12
14
1'
1%
#120000
0#
0;
1)
0B
01
0(
#160000
b1101 !
b1111 !
b1101 "
b1111 "
1#
17
16
18
15
1;
0)
1=
1A
1B
10
11
1$
1(
1D
13
1&
#210000
0#
0;
1)
0B
01
0(
#240000
b1011 !
b1010 !
b1011 "
b1010 "
b10 !
b0 !
b10 "
b0 "
09
07
0>
06
0:
08
0?
05
0)
0<
0=
0@
0A
00
0$
0C
0D
0E
02
03
04
0'
0&
0%
#1000000
