

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Mon Aug  5 22:16:50 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d2_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    21.764|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4510|  4510|  4510|  4510|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+------+------+----------+-----------+-----------+------+----------+
        |                            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_2_LOOP_FLAT_2_LOOP  |  4508|  4508|        12|          3|          1|  1500|    yes   |
        +----------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    206|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        4|      -|      32|     15|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     333|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     786|   1391|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U33  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U35  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U34  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_2_bias_U     |dense_2_dense_2_bibs  |        0|  32|  15|    0|    30|   32|     1|          960|
    |dense_2_weights_U  |dense_2_dense_2_wjbC  |        4|   0|   0|    0|  1500|   32|     1|        48000|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  32|  15|    0|  1530|   64|     2|        48960|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_fu_261_p2       |     +    |      0|  0|   9|          12|          12|
    |add_ln9_fu_188_p2        |     +    |      0|  0|  13|          11|           1|
    |i_fu_194_p2              |     +    |      0|  0|  15|           5|           1|
    |j_fu_272_p2              |     +    |      0|  0|  15|           6|           1|
    |sub_ln14_fu_255_p2       |     -    |      0|  0|   9|          12|          12|
    |and_ln19_fu_329_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_1_fu_285_p2    |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln13_fu_200_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln19_1_fu_317_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_311_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_182_p2       |   icmp   |      0|  0|  13|          11|          11|
    |or_ln19_fu_323_p2        |    or    |      0|  0|   2|           1|           1|
    |dense_2_out_d0           |  select  |      0|  0|  32|           1|           1|
    |select_ln14_1_fu_206_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln14_2_fu_214_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln14_fu_277_p3    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 206|         107|          63|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_135_p4             |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_124_p4  |   9|          2|   11|         22|
    |ap_phi_mux_j_0_phi_fu_158_p4             |   9|          2|    6|         12|
    |ap_phi_mux_sum_0_phi_fu_146_p4           |   9|          2|   32|         64|
    |grp_fu_165_p0                            |  15|          3|   32|         96|
    |grp_fu_165_p1                            |  15|          3|   32|         96|
    |i_0_reg_131                              |   9|          2|    5|         10|
    |indvar_flatten_reg_120                   |   9|          2|   11|         22|
    |j_0_reg_154                              |   9|          2|    6|         12|
    |sum_0_reg_142                            |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 144|         30|  174|        416|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln9_reg_347                      |  11|   0|   11|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |i_0_reg_131                          |   5|   0|    5|          0|
    |icmp_ln13_1_reg_404                  |   1|   0|    1|          0|
    |icmp_ln13_reg_352                    |   1|   0|    1|          0|
    |icmp_ln9_reg_343                     |   1|   0|    1|          0|
    |indvar_flatten_reg_120               |  11|   0|   11|          0|
    |j_0_reg_154                          |   6|   0|    6|          0|
    |j_reg_393                            |   6|   0|    6|          0|
    |select_ln14_1_reg_357                |   6|   0|    6|          0|
    |select_ln14_2_reg_362                |   5|   0|    5|          0|
    |select_ln14_2_reg_362_pp0_iter1_reg  |   5|   0|    5|          0|
    |sum_0_reg_142                        |  32|   0|   32|          0|
    |sum_reg_413                          |  32|   0|   32|          0|
    |tmp_7_reg_388                        |  32|   0|   32|          0|
    |tmp_reg_429                          |  32|   0|   32|          0|
    |zext_ln14_reg_408                    |   5|   0|   64|         59|
    |zext_ln14_reg_408_pp0_iter3_reg      |   5|   0|   64|         59|
    |icmp_ln13_1_reg_404                  |  64|  32|    1|          0|
    |icmp_ln9_reg_343                     |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 333|  64|  325|        118|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_2   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_2   | return value |
|dense_2_out_address0  | out |    5|  ap_memory |  dense_2_out |     array    |
|dense_2_out_ce0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_we0       | out |    1|  ap_memory |  dense_2_out |     array    |
|dense_2_out_d0        | out |   32|  ap_memory |  dense_2_out |     array    |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_q0        |  in |   32|  ap_memory |  dense_1_out |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

