<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  2846, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 79527, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 28845, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 26690, user inline pragmas are applied</column>
            <column name="">(4) simplification, 13209, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  9500, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  9475, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  9498, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 11920, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 11924, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 11924, loop and instruction simplification</column>
            <column name="">(2) parallelization, 11922, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 12213, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 11435, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 10753, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 10867, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="harness" col1="harness.cpp:128" col2="2846" col3="13209" col4="11924" col5="11435" col6="10867">
                    <row id="3" col0="load" col1="harness.cpp:46" col2="166" col3="589" col4="789" col5="787" col6="737"/>
                    <row id="1" col0="inference" col1="harness.cpp:78" col2="2447" col3="12267" col4="10451" col5="10064" col6="9517">
                        <row id="11" col0="dut" col1="harness.cpp:9" col2="2431" col3="12257" col4="10441" col5="10055" col6="9506">
                            <row id="7" col0="multicast&lt;int, 2&gt;" col1="harness.h:39" col2="31" col3="5" col4="4" col5="4" col6="12"/>
                            <row id="6" col0="padding&lt;std::array&lt;ap_ufixed&lt;8, 3, AP_TRN, AP_WRAP, 0&gt;, 37&gt;, 2, 16&gt;" col1="harness.h:84" col2="139" col3="32" col4="548" col5="548" col6="333"/>
                            <row id="8" col0="dense_relu_saturate&lt;ap_ufixed&lt;8, 3, AP_TRN, AP_WRAP, 0&gt;, ap_ufixed&lt;8, 3, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;9, 4, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;9, 4, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;20, 8, AP_TRN, AP_WRAP, 0&gt;, 37, 16, 16&gt;" col1="harness.h:117" col2="2089" col3="12152" col3_disp="12,152 (2 calls)" col4="9400" col4_disp="9,400 (2 calls)" col5="9014" col5_disp="9,014 (2 calls)" col6="8804" col6_disp="8,804 (2 calls)">
                                <row id="12" col0="ap_fixed_max&lt;8, 3&gt;" col1="harness.h:33" col2="68" col2_disp="  68 (2 calls)" col3="" col4="" col5="" col6="">
                                    <row id="13" col0="static_pow2&lt;float&gt;" col1="harness.h:21" col2="24" col2_disp="  24 (2 calls)" col3="" col4="" col5="" col6=""/>
                                    <row id="10" col0="static_pow2&lt;int&gt;" col1="harness.h:21" col2="22" col2_disp="  22 (2 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="9" col0="filter&lt;std::array&lt;ap_ufixed&lt;8, 3, AP_TRN, AP_WRAP, 0&gt;, 16&gt;, 2, 16&gt;" col1="harness.h:53" col2="97" col3="40" col4="457" col5="457" col6="331"/>
                        </row>
                    </row>
                    <row id="5" col0="store" col1="harness.cpp:93" col2="158" col3="315" col4="633" col5="532" col6="566"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

