[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of RK3188 production of ROCKCHIP from the text:RK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 1   \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRockchip  \nRK3188  \nDatasheet  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRevision  1.4 \nApr.2015 \n \n  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 2  Revision History  \nDate  Revision  Description  \n2013-02-21 0.1 Initial Release  \n2013-02-27 1.0 first Release  \n2013-5-17 1.1 Add timing spec  \n2013-9-23 1.2 Add max CPU frequency spec  \n2014-6-19 1.3 Update \n2015-4-10 1.4 Update \n   \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 3  Table of Content  \nTable of Content  ................................ ................................ ................................ .. 3 \nFigure Index  ................................ ................................ ................................ ....... 5 \nTable Index  6 \nWarranty Disclaimer  ................................ ................................ .............................  7 \nChapter 1  Introduction  ................................ ................................ .......................  8 \n1.2.1 Processor  ................................ ................................ ........................  8 \n1.2.2 Memory Organization  ................................ ................................ ..... 9 \n1.2.3 Internal Memory  ................................ ................................ ...............  9 \n1.2.4 External Memory or Storage device  ................................ .....................  9 \n1.2.5 System Component ................................ ................................ ..........  10 \n1.2.6 Video CODEC  ................................ ................................ ..................  12 \n1.2.7 Video Encoder  ................................ ................................ .................  12 \n1.2.8 JPEG CODEC  ................................ ................................ ...................  13 \n1.2.9 Image Enhancement  ................................ ................................ ........  13 \n1.2.10 Graphics Engine  ................................ ................................ .............  15 \n1.2.11 Video IN/OUT  ................................ ................................ ................  15 \n1.2.12 Audio Interface  ................................ ................................ ..............  16 \n1.2.13 Connectivity  ................................ ................................ ..................  16 \n1.2.14 O thers ................................ ................................ ..........................  18 \n1.2.15 Package Type  ................................ ................................ ................  18 \n1.3 Block Diagram  ................................ ................................ ...........................  19 \nChapter 2  Package information  ................................ ................................ ...........  20 \nChapter 3  Electrical Specification  ................................ ................................ ........  48 \n3.4 Recommended Operating Frequency  ................................ .............................  50 \n3.5 Electrical Characteristics for General IO  ................................ .........................  51 \n3.6 Electrical Characteristics for PLL  ................................ ................................ ... 51 \n3.7 Electrical Characteristics for SAR -ADC................................ ............................  52 \n3.8 Electrical Characteristics for USB OTG/Host2.0 Interface  ................................ .. 52 \n3.9 Electrical Characteristics for HSIC Interface  ................................ ....................  53 \n3.10 Electrical Characteristics for DDR IO  ................................ ............................  54 \n3.11 Electrical Characteristics for eFuse  ................................ ..............................  54 \nChapter 4  Timing Specification  ................................ ................................ ............  55 \n4.1 DDR Timing Diagram  ................................ ................................ ..................  55 \n4.2 SMC Timing Diagram  ................................ ................................ ..................  57 \n4.3 Nandc Timing Diagram  ................................ ................................ ................  58 \n4.3.1 Asynchronous Interface  ................................ ................................ .... 58 \n4.3.2 ONFI Synchronous Interface ................................ ..............................  60 \n4.3.3 Toggle Interface  ................................ ................................ ..............  61 \n4.4 eMMC Timing Diagram  ................................ ................................ ................  63 \n4.4.1 CMD Interface Timing  ................................ ................................ ....... 63 \n4.4.2 DAT Interface Timing  ................................ ................................ ....... 64 \n4.5 DAT Interface Timing, DDR4 Mode  ................................ ................................  65 \n4.6 DAT Interface Timing, DDR8 Mode  ................................ ................................  66 \n4.7 SDMMC Timing Diagram  ................................ ................................ ..............  66 \n4.7.1CMD Interface Timing ................................ ................................ ........  66 \n4.7.2 DAT Interface Timing  ................................ ................................ ....... 67 \n4.7.3 LCDC Timing Diagram  ................................ ................................ ...... 68 \n4.7.4 CIF Timing Diagram  ................................ ................................ .........  71 \n4.7.5 GPS Timing Diagram  ................................ ................................ ........  72 \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 4  4.7.6 I2S Timing Diagram  ................................ ................................ .........  72 \n4.7.7 Master mode  ................................ ................................ ...................  72 \n4.7.8 Slave mode  ................................ ................................ ....................  73 \n4.8 SDIO Timing Diagram  ................................ ................................ .................  73 \n4.6.1 CMD Interface Timing  ................................ ................................ ....... 73 \n4.6.2 DAT Interface Timing  ................................ ................................ ....... 74 \n4.9 MAC Timing Diagram  ................................ ................................ ..................  75 \n4.9.1 Management Timing Diagram  ................................ ............................  75 \n4.10 RMII Timing Diagram  ................................ ................................ ................  75 \n4.11 HSADC Timing Diagram  ................................ ................................ .............  76 \n4.12 SPI Timing Diagram  ................................ ................................ ..................  77 \n4.13 I2C Timing Diagram  ................................ ................................ ..................  78 \nChapter 5  Hardware Guideline  ................................ ................................ ............  80 \n5.1 Reference design for oscillator PCB connection ................................ ................  80 \n5.2 Reference design for PLL PCB connection  ................................ .......................  80 \n5.3 Reference design for USB OTG/Host2.0 connection  ................................ ..........  81 \n5.4 RK3188 Power up/down sequence requirement  ................................ ...............  82 \n5.5 The relationship between CLK32K and NPOR  ................................ ..................  82 \n5.6 RK3188 Power on reset descriptions  ................................ ..............................  82 \nChapter 6  Thermal Management  ................................ ................................ .........  84 \n6.1 Overview  ................................ ................................ ................................ .. 84 \n6.2 Package Thermal Characteristics  ................................ ................................ ... 84 \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 5  Figure Index  \nFig. 1 -1 RK3188 Block Diagram  ................................ ................................ ........  19 \nFig. 2 -1 RK3188 TFBGA453 Package Top View  ................................ ....................  20 \nFig. 2 -2 RK3188 TFBGA453 Package Side View  ................................ ...................  21 \nFig. 2 -3 RK3188 TFBGA453 Package Bottom View  ................................ ...............  21 \nFig. 2 -4 RK3188 TFBGA453 Package Dimension  ................................ ..................  21 \nFig. 2 -5 RK3188 Ball Mapping Diagram  ................................ ..............................  25 \nFig. 4 -1 DDR3 burst write operation: AL=0,CWL=4, BC4  ................................ ...... 55 \nFig. 4 -2 DDR3 burst read operation: AL=0,CL=5, BC4  ................................ .........  55 \nFig. 4 -3 LPDDR2 burst write operation: WL=1,BL=4  ................................ ............  56 \nFig. 4 -4 LPDDR2 burst read operation: RL=3, BL=4  ................................ .............  56 \nFig. 4 -5 SMC timing diagram of asynchronous read  ................................ .............  57 \nFig. 4 -6 Asynchronous Write Timing Diagram In Multiplexed Mode  .........................  57 \nFig. 4 -7 NandC Asyn8x/16x Address/Command Latch Cycle  ................................ .. 58 \nFig. 4 -8 NandC Asyn8x/16x Data Input Cycles  ................................ ....................  59 \nFig. 4 -9 NandC Asyn8x/16x Data Output Cycles  ................................ ..................  59 \nFig. 4 -10 NandC ONFI Syn Address/Command Latch Cycle  ................................ ... 60 \nFig. 4 -11 NandC ONFI Synchronous Data Input Cycles  ................................ .........  60 \nFig. 4 -12 NandC ONFI Syn Data Output Cycles  ................................ ....................  61 \nFig. 4 -13 NandC Toggle Address/Command Latch Cycle  ................................ ........  62 \nFig. 4 -14 NandC Toggle Data Input Cycles  ................................ ..........................  62 \nFig. 4 -15 NandC Toggle Data Output Cycles  ................................ ........................  63 \nFig. 4 -16 eMMC CMD Interface Timing  ................................ ...............................  63 \nFig. 4 -17 eMMC Data Interface Timing  ................................ ...............................  64 \nFig. 4 -18 SDMMC CMD Interface Timing  ................................ .............................  66 \nFig. 4 -19 LCDC RGB interface timing (SDR)  ................................ ........................  68 \nFig. 4 -20 CIF timing diagram  ................................ ................................ ............  71 \nFig. 4 -21 RK3188 GPS timing waveform  ................................ .............................  72 \nFig. 4 -22 Master mode timing diagram ................................ ...............................  72 \nFig. 4 -23 Slave mode timing diagram  ................................ ................................  73 \nFig. 4 -24 SDIO CMD Interface Timing  ................................ ................................  73 \nFig. 4 -25 RMII timing diagram  ................................ ................................ ..........  75 \nFig. 4 -26 HS -ADC Interface timing diagram  ................................ ........................  76 \nFig. 4 -27 SPI controller timing diagram  ................................ ..............................  77 \nFig. 4 -28 SPI controller timing diagram in slave mode  ................................ ..........  78 \nFig. 4 -29 I2C timing diagram  ................................ ................................ ............  78 \nFig. 5 -1 External Reference Circuit for 24MHzOscillators  ................................ ....... 80 \nFig. 5 -2 External reference circuit for PLL  ................................ ...........................  80 \nFig. 5 -3 RK3188 USB OTG/Host2.0 interface reference connection  .........................  81 \nFig. 5 -4 RK3188 reset signals sequence  ................................ .............................  83 \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 6  Table Index  \nTable 2 -1 RK3188 Ball Pin Number Order Information  ................................ ..........  26 \nTable 2 -2 RK3188 Power/Ground IO information  ................................ .................  31 \nTable 2 -3 RK3188 IO descriptions  ................................ ................................ ..... 33 \nTable 2 -4 RK3188 IO function description list  ................................ ......................  40 \nTable 2 -5 RK3188 IO Type List  ................................ ................................ ..........  46 \nTable 3 -1 RK3188 absolute maximum ratings  ................................ .....................  48 \nTable 3 -2 RK3188 recommended operating conditions  ................................ ..........  48 \nTable 3 -3 RK3188 DC Characteristics  ................................ ................................ . 49 \nTable 3 -4 Recommended operating frequency for PD_ALIVE domain  .......................  50 \nTable 3 -5 RK3188 Electrical Characteristics for Digital General IO  ..........................  51 \nTable 3 -6 RK3188 Electrical Characteristics for PLL  ................................ ..............  51 \nTable 3 -7 RK3188 Electrical Characte ristics for SAR -ADC ................................ ...... 52 \nTable 3 -8 RK3188 Electrical Characteristics for USB OTG/Host2.0 Interface  .............  52 \nTable 3 -9 RK3188 Electrical Characteristics for HSIC Interface  ...............................  53 \nTable 3 -10 RK3188 Electrical Characteristics for DDR IO  ................................ ....... 54 \nTable 3 -11 RK3188 Electrical Charact eristics for eFuse  ................................ .........  54 \nTable 4 -1 meaning of the parameter in Fig.1 -3 and Fig.1 -4 ................................ ... 56 \nTable 4 -2 SDIO Data Interface Timing ................................ ................................  74 \nTable 5 -1 Ferrite Bead Selection  ................................ ................................ ........  81 \nTable 6 -1 Thermal Resistance Characteristics  ................................ ......................  84 \n \n \n \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 7  Warranty Disclaimer  \nRockchip Electronics Co.,  Ltd make s no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) by \nor with respect to anything in this document, and shall not be liable for any implied warranties of non -infringement, \nmerchantab ility or fitness for a particular pur pose or for any indirect, special or consequential damages.  \n \nInformation furnished is believed to be accurate and reliable. However, Rockchip Electronics Co. , Ltd assumes no responsibility \nfor the consequenc es of use of such information or for any infring ement of patents or other rights of third parties that may \nresult from its use.  \n \nRockchip Electronics Co.,  Ltd’s products are not designed, intended, or authorized for us ing as components in systems intended \nfor surgical implant into the body, or other ap plications intended to support or sustain life, or for any other application in which \nthe failure of the Rockchip Electronics Co.,  Ltd’s product could create a situation where personal injury or death may occur, \nshould buyer purchase or use Rockchip Electr onics Co.,  Ltd’s products for any such unintended or unauthorized ap plication, \nbuyer s shall indemnify and hold Rockchip Electronics Co.,  Ltd and its officers, employees, subsidiaries, affiliates, and \ndistributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly \nor indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if  \nsuch claim alleges that Rockchip Electronics Co.,  Ltd was negligent regarding the design or manufacture of the part.  \n \nCopyright and Patent Right  \nInformation in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co. , \nLtd ’s products. The re are no expres sed or implied copyright licenses granted hereunder to design or fabricate any integrated \ncircuits or integrated circuits based on the information in this document.  \n \nRockchip Electronics Co.,  Ltd does not convey any license under its patent rights nor the  rights \nof others.  \nAll copyright and patent rights referenced in this document belong to their respective owners and \nshall be subject to corresponding  copyright and patent licensing requirements.  \n \nTrademarks  \nRockchip and RockchipTM logo and the name of Rockchip Electronics Co.,  Ltd’s products are trademarks of Rockchip Electronics \nCo., Ltd. and are exclusively owned by Rockchip Electronics Co.,  Ltd. References to other companies and their products use \ntrademarks owned by the respect ive companies and are for reference purpose only.  \n \nConfidentiality  \nThe information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the \nconfidentiality of this document, and except for the specific purpose, this document shall not be disclosed to any third party.  \n  \nReverse engineering or disassembly is prohibited.  \n \nROCKCHIP ELECTRONICS CO.,LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT \nSPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR  DESIGN AT ANY TIME AND WITHOUT NOTICE \nAND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.  \n \nCopyright © 2012 Rockchip Electronics Co.,  Ltd. \nAll rights reserved. No part of this publication may be reproduced, stored in a retrieval sys tem, or transmitted in any form or by \nany means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Rockchip \nElectronics Co.,  Ltd.  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 8  Chapter 1  Introduction  \n1.1 Overview  \nRK31 88 is a low power, high performance processor for mobile phones, personal mobile \ninternet device and other digital multimedia applications, and integrates quad-core Cortex -A9 \nwith separately  NEON  and FPU coprocessor.  \nMany embedded powerful hardware engines provide optimized performance for high -end \napplication. RK3188 supports almost full -format video decoder by 1080p@60fps, also \nsupport H.264/MVC/VP8 encoder by 1080p@ 30fps, high -quality JPEG encoder/decoder , and \nspecial  image preprocessor and postprocessor.  \nEmbedded 3D GPU makes RK3188 completely compatible with OpenGL ES2.0 and 1.1, \nOpenVG1.1. Special 2D hardware engine with MMU will maximize display performance  and \nprovide very smoothly operation . \nRK3188 has high -performance external memory interface  (DDR3 /LPDDR2/LVDDR3) \ncapable of sustaining demanding memory bandwidths, also provides a complete  set of \nperipheral interface to support very fl exible applications . \n1.2 Features  \nThe features listed below which may or may not be present in actual product, may  be subj ect \nto the third party licensing requirements. Please contact Rockchip for actual product feature \nconfigurations and licensing requirements.  \n \n1.2.1 Processor  \n\uf06c Quad-core ARM Cortex -A9 MPCore processor , a high -performance, low -power  and cached \napplication processor  \n\uf06c Full implementation of the ARM architecture v7 -A instruction set, ARM Neon Advanced \nSIMD (single instruction, multiple data) support for accelerated media and signal \nprocessing computation  \n\uf06c Superscalar, variable length, out -of-order pipeline with dynamic branch prediction, 8 -\nstage pipeline  \n\uf06c Include VFPv3 hardware to support single and double -precision add, subtract, divide, \nmultiply and accumulate, and square root operations  \n\uf06c SCU ensures memory coherency between the four CPUs \n\uf06c Integrated timer and wa tchdog timer per CPU  \n\uf06c Integrated 32KB L1 instruction cache , 32KB L1 data cache  with 4-way set associative  \n\uf06c 512KB unified L2 Cache  \n\uf06c Trustzone technology support  \n\uf06c Full core sight  debug solution  \n\uf06c Debug and trace visibility of whole systems  \n\uf06c ETM trace support  \n\uf06c Invas ive and non -invasive debug  \n\uf06c Six separate power domain s for every core  to support internal power switch and \nexternally turn on/off based on different application scenario  \n\uf06e PD_A9_ 0: 1st Cortex -A9 + Neon + FPU + L1 I/D Cache  \n\uf06e PD_A9_1: 2nd Cortex -A9 + Neon + FPU + L1 I/D Cache  \n\uf06e PD_A9_ 2: 3rd Cortex -A9 + Neon + FPU + L1 I/D Cache  \n\uf06e PD_A9_ 3: 4th Cortex -A9 + Neon + FPU + L1 I/D Cache  \n\uf06c PD_DBG: Core Sight -DK for Cortex -A9 \n\uf06c PD_SCU: SCU + L2 Cache controller  + L2 Dataram , and including PD_A9_0, \nPD_A9_1,  PD_A9_ 2, PD_A9_ 3, PD_DGB  \n\uf06c One isolated voltage domain to support DVFS  \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 9  1.2.2  Memory Organization  \n\uf06c Internal on -chip memory  \n\uf06e 10KB Boot  Rom \n\uf06e 32KB internal SRAM for security and non -security access, detailed size is \nprogrammable  \n\uf06c External off -chip memory① \n\uf06e DDR3 -1066, 16/32bits data width s, 2 ranks, totally 2 GB(max) address space , \nmaximum address space for one rank is also 2GB.  \n\uf06e LPDDR2 -1066, 32bits data width, 2 ranks, totally 2 GB(max) address space , \nmaximum address space for one rank is also 2GB.  \n\uf06e Async SRAM/Nor Flash, 8/16 bits data width,2banks  \n\uf06e Async Nand Flash(include LBA Nand), 8/16bits data width,  4 banks , 60bits ECC  \n\uf06e Sync ONFI Nand Flash , 8bits data width, 8 banks , 60bits ECC  \n \n1.2.3 Internal Memory  \n\uf06c Internal Boot Rom \n\uf06e Size : 10KB  \n\uf06e Support system boot from the following device:  \n\uf075 8bits/16bits Async Nand Flash  \n\uf075 8bits ONFI Nand Flash  \n\uf075 SPI0 interface  \n\uf075 eMMC interface  \n\uf075 SDMMC interface  \n\uf06e Support system code download by the following interface:  \n\uf075 USB OTG  interface  \n\uf075 UART 2Interface  \n\uf06c Internal SRAM  \n\uf06e Size : 32KB \n\uf06e Support security and non -security  access  \n\uf06e Security or non -security space is software programmable  \n\uf06e Security space can be  0KB,4KB,8KB,12KB,16KB ,32KB  continuous size  \n \n1.2.4  External Memory or Storage device  \n\uf06e Dynamic Memory Interface (DDR3/LPDDR2)  \n\uf06e Compatible with JEDEC standard DDR3/LPDDR2 SDRAM  \n\uf06e Data rates up to 1066Mbps(533MHz) for DDR3/LPDDR2  \n\uf06e Support up to 2 ranks (chip selects), totally 2 GB(max) address space , and maximum  \naddress space for one rank is also 2GB, which is software -configurable.  \n\uf06e 16bits/32bits data width is software programm able \n\uf06e 7 host ports with 64bits AXI bus interface for system access, AXI bus clock  is \nasynchronous with DDR clock  \n\uf06e Programmable timing parameters  to support DDR3/LPDDR2 SDRAM fr om various \nvendor  \n\uf06e Advanced command reordering and scheduling to maximize bus utili zation  \n\uf06e Low power modes, such as power -down and self -refresh for DDR3/LPDDR2 SDRAM; \nclock stop and deep power -down forLPDDR2 SDRAM  \n\uf06e Compensation for board delays and variable latencies through programmable \npipelines  \n\uf06e Embedded dynamic drift detection in the PH Y to get dynamic drift compensation with \nthe controller  \n\uf06e Programmable output and ODT impedance with dynamic PVT compensation  \n\uf06e Support one low -power work mode: power down DDR PHY and most of DDR IO \nexcept two cs and two cke output signals, make SDRAM still in  self-refresh state to \nprevent  data missing .  \n \n\uf06e Static Memory Interface (ASRAM/Nor Flash)  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 10  \uf06e Compatible with standard async SRAM or Nor Flash  \n\uf06e Support up to 2 banks (chip selects)  \n\uf06e For bank0, 8bits/16bits data width is software programmable; For bank1, 16bits data \nwidth is fixed  \n\uf06e Support separately data and address bus , also support shared data and address bus  \nto save IO numbers  \n \n\uf06e Nand Flash Interface  \n\uf06e Support 8bits/16bits async nand flash, up to 4 banks  \n\uf06e Support 8bits sync DDR nand flash, up to 4 banks  \n\uf06e Support LBA nand flash in async or sync mode  \n\uf06e Up to 60bits hardware ECC  \n\uf06e For DDR nand flash, support DLL bypass and 1/4 or 1/8 clock adjust, maximum clock \nrate is 75MHz  \n\uf06e For async nand flash, support configurable interface timing , maximum data rate is \n16bit/ cycle \n\uf06e Embedded special DMA interface  to do data transfer  \n\uf06e Also support data transfer together with gener al DMAC1  in SoC system  \n \n\uf06e eMMC Interface  \n\uf06e Compatible with standard iNAND interface  \n\uf06e Support MMC4.41 protocol  \n\uf06e Provide eMMC boot sequence to receive boot data  from external eMMC device  \n\uf06e Support combined single FIFO(32x32bits) for both transmit and receive operations  \n\uf06e Support FIFO over -run and under -run prevention by stopping card clock \nautomatically  \n\uf06e Support CRC generation and error detection  \n\uf06e Embedded clock freque ncy division control to provide programmable baud rate  \n\uf06e Support block size from 1 to 65535Bytes  \n\uf06e 8bits d ata bus width  \n \n\uf06e SD/MMC Interface  \n\uf06e Compatible with SD3.0, MMC ver4.41  \n\uf06e Support combined single FIFO(32x32bits) for both transmit and receive operations  \n\uf06e Support FIFO over -run and under -run prevention by stopping card clock \nautomatically  \n\uf06e Support CRC generation and error detection  \n\uf06e Embedded clock frequency division control to provide programmable baud rate  \n\uf06e Support block size from 1 to 65535Bytes  \n\uf06e Data bus widt h is 4bits \n \n1.2.5  System Component  \n\uf075 CRU (clock & reset unit)  \n\uf06e Support clock gating control for individual components inside RK3188  \n\uf06e One oscillator with 24MHz clock  input and 4 embedded PLLs  \n\uf06e Up to 2.2GHz clock output for all PLL s \n\uf06e Support global soft -reset control f or whole SOC, also individual soft -reset for every \ncomponents  \n \n\uf075 PMU(power management unit)  \n\uf06e 6 work modes(slow mode, normal mode, idle mode, stop mode, sleep mode, power -\noff mode) to save power by different frequency or automatic clock gating control or \npower domain on/off control  \n\uf06e Lots of wakeup sources in different mode  \n\uf06e 3 separate voltage domains  \n\uf06e 10 separate power domains, which can be power up/down by software based on \ndifferent application scenes  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 11   \n\uf075 Timer  \n\uf06e 7 on-chip 64bits Timers  in SoC with interrupt -based operation  \n\uf06e Provide two operation modes: free -running and user -defined count  \n\uf06e Support timer work  state checkable  \n\uf06e Fixed 24MHz clock input  \n \n\uf075 PWM \n\uf06e Four on -chip PWMs with interrupt -based operation  \n\uf06e Programmable 4 -bit pre -scalar from apb bus clock  \n\uf06e Embedded 32 -bit timer/counter facility  \n\uf06e Support single -run or continuous -run PWM mode  \n\uf06e Provides reference mode  and output various duty -cycle waveform  \n \n\uf075 WatchDog  \n\uf06e 32 bits watchdog counter width  \n\uf06e Counter clock is from apb bus clock  \n\uf06e Counter counts down from a preset value to 0 to indicate the occurrence of a timeout  \n\uf06e WDT can perform two types of operations when timeout occurs:  \n\uf075 Generate a system reset  \n\uf075 First generate an interrupt and if this is not cleared by the service routine by the \ntime a second timeout occurs then generate a system reset  \n\uf06e Programmable reset pulse length  \n\uf06e Totally 16 defined -ranges of main timeout period  \n \n\uf075 Bus Architecture  \n\uf06e 64-bit multi -layer AXI/AHB/APB composite bus architecture  \n\uf06e 5 embedded AXI interconnect  \n\uf075 CPU interconnect with three 64 -bits AXI masters, two 64 -bits AXI slave s, one 32 -\nbits AHB master and lots of 32 -bits AHB/APB slaves  \n\uf075 PERI interconnect wit h two 64 -bits AXI masters, one 64 -bits AXI slave, one 32 -\nbits AXI slave, four 32 -bits AHB masters and lots of 32 -bits AHB/APB slaves  \n\uf075 Display interconnect with six 64 -bits AXI masters and one 32 -bits AHB slave  \n\uf075 GPU interconnect with one 128 -bits AXI master a nd 64-bits AXI slave ,they are \npoint-to-point AXI -lite architecture  \n\uf075 VCODEC  interconnect also with one 64 -bits AXI master and one 32 -bits AHB \nslave ,they are point -to-point AXI -lite architecture  \n\uf06e For each interconnect with AXI/AHB/APB composite bus, clocks f or AXI/AHB/APB \ndomains are always synchronous, and different integer ratio is supported  for them.  \n\uf06e Flexible different QoS solution  to improve the utility of bus bandwidth  \n \n\uf075 Interrupt Controller  \n\uf06e Support 3 PPI interrupt source and 76 SPI interrupt sources input from different \ncomponents inside RK3188  \n\uf06e Support 16 softw are-triggered interrupts  \n\uf06e Input interrupt level is fixed , only high -level sensitive  \n\uf06e Two interrupt output s (nFIQ and nIRQ)  separately for each  Cortex -A9, both are low -\nlevel sensitive  \n\uf06e Support diff erent interrupt priority for each interrupt source, and they are always \nsoftware -programmable  \n \n\uf075 DMAC  \n\uf06e Micro -code programming based DMA  \n\uf06e The specific instruction set provides flexibility for programming DMA transfers  \n\uf06e Linked list DMA function is supported to co mplete scatter -gather transfer  \n\uf06e Support internal instruction cache  \n\uf06e Embedded DMA manager thread  \n\uf06e Support data transfer types with memory -to-memory, memory -to-peripheral, \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 12  peripheral -to-memory  \n\uf06e Signals the occurrence of various DMA events using the interrupt ou tput signals  \n\uf06e Mapping relationship between each channel and different interrupt outputs is \nsoftware -programmable  \n\uf06e Two embedded DMA controller , DMAC0 is for cpu system, DMAC1 is for peri system  \n\uf06e DMAC0 features:  \n\uf075 6 channels totally  \n\uf075 11 hardware request from per ipherals  \n\uf075 2 interrupt output  \n\uf075 Dual APB slave interface for register config ure, designated as secure and non -\nsecure  \n\uf075 Support Trustzone technology and programmable secure state for each DMA \nchannel  \n\uf06e DMAC1 features:  \n\uf075 7 channels totally  \n\uf075 13 hardware request from peripherals  \n\uf075 2 interrupt output s \n\uf075 Not support trustzone technology  \n \n\uf075 Security system  \n\uf06e Support trustzone technology for the following components inside RK3188  \n\uf075 Cortex -A9, support security and non -security mode, switch by software  \n\uf075 DMAC0, support some dedicated ch annels work only in security mode  \n\uf075 eFuse, only accessed by Cortex -A9 in security mode  \n\uf075 Internal memory , part of space is addressed only in security mode, detailed size \nis software -programmable together with TZMA(trustzone memory adapter) and \nTZPC(trustzone protection controller)  \n \n1.2.6  Video CODEC  \n\uf06e Shared internal memory and bus interface for video decoder and encoder ② \n\uf06e Real-time video decoder of MPEG -1, MPEG -2, MPEG -4,H.263, H.264 , AVS , VC -1 , \nVP8 , MVC  \n\uf06e Error detection and concealment support for all video formats  \n\uf06e Output data format is YUV420 semi -planar, and YUV400(monochrome) is also \nsupported for H.264  \n\uf06e H.264 up to HP level 4.2  : 1080p@60fps (1920x1088)③ \n\uf06e MPEG -4 up to ASP level 5  : 1080p@60fps (1920x1088)  \n\uf06e MPEG -2 up to MP    : 1080p@60fps (1920x1088)  \n\uf06e MPEG -1 up to MP    : 1080p@60fps (1920x1088)  \n\uf06e H.263       : 576p@60fps(720x576)  \n\uf06e VC-1 up to AP level 3   : 1080p@30fps (1920x1088)  \n\uf06e VP8             : 1080p@60fps (1920x1088)  \n\uf06e AVS      : 1080p@60fps (1920x1088)  \n\uf06e MVC      : 1080p@60fps (1920x1088)  \n\uf06e For AVS, 4:4:4 sampling not supported  \n\uf06e For H.264, Image cropping not supported  \n\uf06e For MPEG -4,GMC(global motion compensation) not supported  \n\uf06e For VC -1, upscaling and range mapping are supported in image post -processor  \n\uf06e For MPEG -4 SP/H.263, using a modified H.264 in -loop filter to impleme nt deblocking \nfilter in post -processor unit  \n \n1.2.7  Video Encoder  \n\uf06e Support video encoder for H.264 (BP@level4.0, MP@level4.0, HP@level4.0), MVC \nand VP8  \n\uf06e Only support I and P slices, not B slices  \n\uf06e Support error resilience based on constrained intra prediction and slices  \n\uf06e Input data format :  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 13  \uf075 YCbCr 4:2:0 planar  \n\uf075 YCbCr 4:2:0 semi -planar  \n\uf075 YCbYCr 4:2:2  \n\uf075 CbYCrY 4:2:2 interleaved  \n\uf075 RGB444 and BGR444  \n\uf075 RGB555 and BGR555  \n\uf075 RGB565 and BGR565  \n\uf075 RGB888 and BRG888  \n\uf075 RGB101010 and BRG101010  \n\uf06e Image size is from 96x96 to 1920x1088(Full HD)  \n\uf06e Maxim um frame rate is up to 30fps@1920x1080③ \n\uf06e Bit rate supported is from 10Kbps to 20Mbps  \n \n1.2.8  JPEG CODEC  \n\uf06e JPEG decoder  \n\uf06e Input JPEG file : YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and 4:4:4 sampling \nformats  \n\uf06e Output raw image : YCbCr 4:0:0, 4:2:0, 4:2:2, 4:4:0, 4:1:1 and  4:4:4 semi -planar  \n\uf06e Decoder size is from 48x48 to 8176x8176(66.8Mpixels)  \n\uf06e Maximum data rate④ is up to 76million pixels per second  \n\uf06e JPEG encoder  \n\uf06e Input raw image :  \n\uf075 YCbCr 4:2:0 planar  \n\uf075 YCbCr 4:2:0 semi -planar  \n\uf075 YCbYCr 4:2:2  \n\uf075 CbYCrY 4:2:2 interleaved  \n\uf075 RGB444 and BGR444  \n\uf075 RGB555 and BGR555  \n\uf075 RGB565 and BGR565  \n\uf075 RGB888 and BRG888  \n\uf075 RGB101010 and BRG101010  \n\uf06e Output JPEG file : JFIF file format 1.02 or Non -progressive JPEG  \n\uf06e Encoder image size up to 8192x8192(64million pixels) from 96x32  \n\uf06e Maximum data rate④ up to 90million pixels per second  \n \n1.2.9  Image Enhancement  \n\uf06e Image pre -processor  \n\uf06e Only used together with HD video encoder inside RK3188, not support stand -alone \nmode  \n\uf06e Provides RGB to YCbCr 4:2:0 color space conversion, compatible with BT601, BT709 \nor user defined coefficients  \n\uf06e Provides YCbCr4:2:2 to YCbCr4:2:0 color space conversion  \n\uf06e Support cropping operation from 8192x8192 to any supported encoding size  \n\uf06e Support rotation with 90 or 270 degrees  \n \n\uf06e Video stabilization  \n\uf06e Work in combined mode with HD video encoder inside RK3188 and stand -alone mode  \n\uf06e Adaptive motion compensation filter  \n\uf06e Support scene detection from video sequence, encodes key frame when scene \nchange noticed  \n \n\uf06e Image Post-Processor(embedded inside video decoder)  \n\uf06e Combined with HD video decoder and JPEG decoder, post -processor can read input \ndata directly from decoder output to reduce bus bandwidth  \n\uf06e Also work as a stand -alone mode, its input data is from a camera interface or other \nimage data stored in external memory  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 14  \uf06e Input data format :  \n\uf075 Any format generated by video decoder in combined mode  \n\uf075 YCbCr 4:2:0 semi -planar  \n\uf075 YCbCr 4:2:0 planar  \n\uf075 YCbYCr 4:2:2  \n\uf075 YCrYCb 4:2:2  \n\uf075 CbYCrY 4:2:2  \n\uf075 CrYCbY 4:2:2  \n\uf06e Ouput data format:  \n\uf075 YCbCr 4:2:0 semi -planar  \n\uf075 YCbYCr 4:2:2  \n\uf075 YCrYCb 4:2:2  \n\uf075 CbYCrY 4:2:2  \n\uf075 CrYCbY 4:2:2  \n\uf075 Fully configurable ARGB channel lengths and locations inside 32bits, such as \nARGB8888,  RGB565,  ARGB4444 etc.  \n\uf06e Input image size:  \n\uf075 Combined mode : from 48x48 to 8176x8176 (66.8Mpixels)  \n\uf075 Stand -alone mode : width from 48 to 8176,height from 48 to 8176, and \nmaximum size limited to 16.7Mpixels  \n\uf075 Step size is 16 pixels  \n\uf06e Output i mage size: from 16x16 to 1920x1088 (horizontal step size 8,vertical step \nsize 2)  \n\uf06e Support image up -scaling :  \n\uf075 Bicubic polynomial interpolation with a four -tap horizontal kernel and a two -tap \nvertical kernel  \n\uf075 Arbitrary non -integer scaling ratio separately for both dimensions  \n\uf075 Maximum output width is 3x input width  \n\uf075 Maximum output height is 3x input height  \n\uf06e Support image down -scaling:  \n\uf075 Arbitrary non -integer scaling ratio separately for both dimensions  \n\uf075 Unlimited down -scaling ratio  \n\uf06e Support YUV to RGB color conversion , compatible with BT.601 -5, BT.709 and user \ndefinable conversion coefficient  \n\uf06e Support dithering (2x2 ordered spatial dithering ) for 4,5,6bit RGB channel precision  \n\uf06e Support programmable alpha channel and alpha blending operation with the \nfollowing overlay inpu t formats:  \n\uf075 8bit alpha +YUV444, big -endian channel order with AYUV8888  \n\uf075 8bit alpha +24bit RGB, big -endian channel order with ARGB8888  \n\uf06e Support deinterlacing with conditional spatial deinterlace filtering, only compatible \nwith YUV420 input format  \n\uf06e Support RGB i mage contrast / brightness / color saturation adjustment  \n\uf06e Support image cropping & digital zoom only for JPEG or stand -alone mode  \n\uf06e Support picture in p icture \n\uf06e Support image rotation (horizontal flip, vertical flip, rotation 90,180 or 270 degrees)  \n \n\uf06e Image Post-Processor  (IPP) (standalone)  \n\uf06e memory to memory  mode  \n\uf06e input data format and size  \n\uf075 RGB888 : 16x16 to 8191x8191  \n\uf075 RGB565 : 16x16 to 8191x8191  \n\uf075 YUV422/YUV420 : 16x16 to 8190x8190  \n\uf075 YUV444 : 16x16 to 8190x8190  \n\uf06e pre scaler  \n\uf075 integer down -scaling(ratio: 1/2,1/3,1/4,1/5,1/6,1/7,1/8) with linear filter  \n\uf075 deinterlace(up to 1080i) to support YUV422&YUV420 input format  \n\uf06e post scaler  \n\uf075 down-scaling with 1/2 ~ 1 arbitary non -integer ratio  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 15  \uf075 up-scaling with 1~4 arbitary non -integer ratio  \n\uf075 4-tap vertical, 2 -tap horizontal  filter \n\uf075 The max output image width of post scaler is 4096  \n\uf06e Support rotation with 90/180/270 degrees and x -mirror,y -mirror  \n \n1.2.10  Graphics Engine  \n\uf06c 3D Graphics Engine :  \n\uf06e High performance  OpenGL ES1.1 and 2.0, OpenVG1.1 etc.  \n\uf06e Embedded 4 shader cores with shared hierarchical tiler  \n\uf06e Seperate vertex(geometry) and fragment(pixel) processing for maximum parallel \nthroughput  \n\uf06e Provide MMU and L2 Cache with 128KB size  \n \n\uf06c 2D Graphics Engine :  \n\uf06e BitBlit  with Stretch Blit , Simple Blit and  Filter Blit  \n\uf06e Color fill with gradient fill, and pattern fill  \n\uf06e Line drawing  with anti -aliasing and specified width  \n\uf06e High-performance stretch and shrink  \n\uf06e Monochrome expansion for text rendering  \n\uf06e ROP2,ROP3,ROP4  \n\uf06e Alpha blending modes including global alpha, per_pixel alpha, porter -duff and fading  \n\uf06e 8K x 8K input and 2K x 2K output raster 2D coordinate system  \n\uf06e Arbitrary  degrees rotation  with anti -aliasing  on every 2D primitive  \n\uf06e Blending, scaling and rotation are supported in one pass for Bitbilt  \n\uf06e Source format:  \n\uf075 ABGR 8888, XBGR888, ARGB888 8, XRGB888  \n\uf075 RGB888, RGB 565 \n\uf075 RGBA5551, RGBA4444  \n\uf075 YUV420 planar, YUV420 semi -planar  \n\uf075 YUV422 planar, YUV422 semi -planar  \n\uf075 BPP8, BPP4, BPP2, BPP1  \n\uf06e Destination formats:  \n\uf075 ABGR 8888, XBGR888, ARGB8888, XRGB888  \n\uf075 RGB888, RGB 565 \n\uf075 RGBA5551, RGBA4444  \n\uf075 YUV420 planar, YUV420 semi-planar only in filter and pre -scale mode  \n\uf075 YUV422 planar, YUV422 semi -planar only in filter and pre -scale mode  \n \n1.2.11  Video IN/OUT  \n\uf0d8 Camera Interface  \n\uf06e Support up to 5M pixels   \n\uf06e 8bits BT656(PAL/NTSC) interface  \n\uf06e 16bits BT601 DDR  interface  \n\uf06e 8bits/10bits/12bits raw d ata interface  \n\uf06e YUV422 data input format with adjustable YUV sequence  \n\uf06e YUV422,YUV420 output format with separately Y and UV space  \n\uf06e Support picture in picture (PIP)   \n\uf06e Support simple image effects such as Arbit rary(sepia), Negative, Art freeze, \nEmbossing etc.     \n\uf06e Support static histogram statistics and white balance statistics  \n\uf06e Support image crop with arbitrary windows  \n\uf06e Support scale up/down from 1/8 to 8 with arbitrary non -integer ratio  \n \n\uf0d8 Display Interface  \n\uf06c Two independent display controller s \n\uf06c Support LCD or TFT interfaces up to 2048x1536 \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 16  \uf06c Parallel RGB LCD Interface :  \nRGB888(24bits),RGB666(18bits),RGB565(15bits)  \n\uf06c Serial RGB LCD Interface: 3x8bits with RGB delta support, 3x8bits  \nfollowed by dummy data, 16bits followed by 8bits  \n\uf06c MCU LCD interface : i-8080 with up to 24bits RGB  \n\uf06c Support DDR output mode with differential clocks output  \n\uf06c Support DDR output mode with single clock output  \n\uf06c Four display layers :   \n\uf06c One background layer with programmable 24bits color  \n\uf06c One video layer (win0)  \n\uf06c RGB888, ARGB888, RGB565, YUV422, YUV420  \n\uf06c 1/8 to 8 scaling up/down engine with arbitrary non -integer ratio  \n\uf06c Support virtual display  \n\uf06c 256 level alpha blending  \n\uf06c Support transparency color key  \n\uf06c Support 3D display   \n\uf06c One video layer (win1)  \n\uf06c RGB888, ARGB888, RGB565 , 1/2/4/8BPP  \n\uf06c Support virtual display  \n\uf06c 256 level alpha blending  \n\uf06c Support transparency color key  \n\uf06c Hardware cursor( hwc)  \n\uf06c 2BPP \n\uf06c Maximum resolution 64x64  \n\uf06c 3-color and transparent mode  \n\uf06c 2-color + transparency + tran_invert mode  \n\uf06c 16 level alpha blending   \n\uf06c 3 x 256 x 8 bits displa y LUTs  \n\uf06c Win0 and Win1 layer overlay exchangeable  \n\uf06c Support color space conversion:  \nYUV2RGB(rec601 -mpeg/rec601 -jpeg/rec709) and RGB2YUV  \n\uf06c Deflicker support for interlace output  \n\uf06c 24bits to 16bits/18bitsditheringoperation  \n\uf06c Blank and black display  \n\uf06c Standby mode  \n \n1.2.12  Audio Interface  \n\uf06c I2S/PCM with 2ch  \n\uf06e Up to 2 channels (2xTX, 2xRX)  \n\uf06e Audio resolution from 16bits to 32bits  \n\uf06e Sample rate up to 192KHz  \n\uf06e Provides master and slave work mode, software configurable  \n\uf06e Support 3 I2S formats (normal, left -justified, right -justified)   \n\uf06e Support 4 PCM formats(early, late1, late2, late3)  \n\uf06e I2S and PCM mode cannot be used at the same time  \n\uf06c SPDIF  \n\uf06e Audio resolution: 16bits/20bits/24bits  \n\uf06e Software configurable sample rates (48KHz, 44.1KHz, 32KHz)  \n\uf06e Stereo voice replay with 2 channels  \n \n1.2.13  Connectivity  \n\uf06e SDIO interface  \n\uf06e Compatible with SDIO 3.0 protocol  \n\uf06e Support FIFO over -run and under -run prevention by stopping card clock  \nAutomatically  \n\uf06e 4bits data bus width s \n\uf06e High-speed ADC stream interface  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 17  \uf06e Support  single -channel 8bits/10bits interface  \n\uf06e DMA-based and interrupt -based operation  \n\uf06e Support 8bits TS stream interface  \n\uf06e Support PID filter operation  \n\uf075 Combined with high -speed ADC interface to implement filter from original TS \ndata \n\uf075 Provide PID filter up to 64 channels PID simultaneously  \n\uf075 Support sync -byte detection in  transport packet head  \n\uf075 Support packet lost mechanism in condition of limited bandwidth  \n \n\uf06e MAC 10/100 MEthernet Controller  \n\uf06e IEEE802.3u compliant Ethernet Media Access Controller(MAC)  \n\uf06e Support only RMII(Reduced MII) mode  \n\uf06e 10Mbps and 100Mbps compatible  \n\uf06e Automatic r etry and automatic collision frame deletion  \n\uf06e Full duplex support  with flow -control  \n\uf06e Address filtering(broadcast, multicast, logical, physical)  \n \n\uf06c GPS Interface  \n\uf06e Single chip, integrate GPS bb with cpu.  \n\uf06e 32 DMA channels for ahb master access  \n\uf06e Complete l1 -band, C/A,  and NMEA -0183 compatibility.  \n\uf06e Support reference frequencies 16.368MHz.  \n\uf06e High sensitivity for indoor fixes.  \n\uf06e Low power consumption.  \n\uf06e Low cost with smaller size.  \n\uf06e Multi modes support both standalone GPS and A_GPS  \n \n\uf06e SPI Controller  \n\uf06e 2 on-chip SPI controller inside R K3188  \n\uf06e Support serial -master and serial -slave mode, software -configurable  \n\uf06e DMA-based or interrupt -based operation  \n\uf06e Embedded two 32x16bits FIFO for TX and RX operation respectively  \n\uf06e Support 2 chip -selects output in serial -master mode  \n \n\uf06e Uart Controller  \n\uf06e 4 on-chip uart controller inside RK3188  \n\uf06e DMA-based or interrupt -based operation  \n\uf06e For UART1/UART2/UART3, Embedded two 32Bytes FIFO for TX and RX operation \nrespectively  \n\uf06e For UART0, two 64Bytes FIFOs are embedded for TX/RX operation  \n\uf06e Support 5bit,6bit,7bit,8bit serial dat a transmit or receive  \n\uf06e Standard asynchronous communication bits such as start,stop and parity  \n\uf06e Support different input clock for uart operation to get up to 4Mbps or other special \nbaud rate  \n\uf06e Support non -integer clock divides for baud clock generation  \n\uf06e Auto flow control mode is only for UART0, UART1, UART 3 \n \n\uf06e I2C controller  \n\uf06e 5 on-chip I2C controller in RK3188  \n\uf06e Multi-master I2C operation  \n\uf06e Support 7bits and 10bits address mode  \n\uf06e Software programmable clock frequency and transfer rate up to 400Kbit/s in the fast \nmode  \n\uf06e Serial 8bit s oriented and bidirectional data transfers can be made at up to 100Kbit/s \nin the standard mode  \n \n\uf06e GPIO \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 18  \uf06e 4 groups of GPIO (GPIO0~GPIO 3,) , 32 GPIOs per group, totally have 1 28 GPIOs  \n\uf06e All of GPIOs can be used to generate interrupt to Cortex -A9 \n\uf06e GPIO0 can be used to wakeup system from stop/sleep/power -off mode   \n\uf06e All of pullup GPIOs are software -programmable for pullup resistor or not  \n\uf06e All of pulldown GPIOs are software -programmable for pulldown resistor  \nor not   \n\uf06e All of GPIOs are always in input direct ion in default after power -on-reset \n\uf06e The drive strength for all of GPIOs is software -programmable  \n \n\uf06e USB Host2.0  \n\uf06e Compatible with USB Host 2.0 specification  \n\uf06e Supports high -speed(480Mbps), full -speed(12Mbps) and low -speed(1.5Mbps) mode  \n\uf06e Provides 16 host mode channels  \n\uf06e Support periodic out channel in host mode  \n \n\uf06e USB OTG2.0  \n\uf06e Compatible with USB OTG 2.0 specification  \n\uf06e Supports high -speed(480Mbps), full -speed(12Mbps) and low -speed(1.5Mbps) mode  \n\uf06e Support up to 9 device mode endpoints in addition to control endpoint 0  \n\uf06e Support up to 6 device mode IN endpoints including control endpoint 0  \n\uf06e Endpoints 1/3/5/7 can be used only as data IN endpoint  \n\uf06e Endpoints 2/4/6 can be used only as data OUT endpoint  \n\uf06e Endpoints 8/9 can be used as data OUT and IN endpoint  \n\uf06e Provides 9 host mode chan nels \n\uf06e Provides UART support to receive and transmit asynchronous, serial data by reusing \nDP/DM ports  \n \n\uf06e HSIC Interface  \n\uf06e Compliant with the USB2.0 Specification and Enhanced Host Controller Interface \nSpecification 2.0  \n\uf06e 1 Port HSIC PHY Interface Operates in host mode  \n\uf06e Built-in one 840x35 bits FIFO  \n\uf06e Internal DMA with scatter/gather function  \n \n1.2.14  Others  \n\uf06e SAR-ADC(Successive Approximation Register)  \n\uf06e 3-channel single -ended 10 -bit SAR analog -to-digital converter  \n\uf06e Conversion speed range is up to 1 MSPS  \n\uf06e SAR-ADC clock must be less than 1MHz  \n \n\uf06e eFuse  \n\uf06e 256bits (32x8) high -density electrical Fuse  \n\uf06e Support  standby mode  \n \n1.2.15  Package Type  \n\uf06e TFBGA453LD (body: 19mm x 19mm; ball size: 0.4mm; ball pitch: 0.8mm)  \n \n \n \n \n \n \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 19  1.3 Block Diagram  \nThe following diagram shows the basic block diagram for RK3188.  \n \nRK3188\n512KB L2 Cache\nDual LCD Controller\n(1920 x1080 output\n24 bits panel\n5-layer window\nScale up /Down )8bits CCIR /\nCamera I /FImage Interface2D Graphics \nEngine\n1080 P Video  \nencoderMali-400MP4\nGPU\n1080 P Video \ndecoderImager Post \nprocessorJPEG Codec\nSDR/DDR/LBA \nNand Flash \nLPDDR 2\n1066 Mbps,32bit External Memory Interface\nDDR3/LVDDR 3\n1066 Mbps,32bitSD3.0 / HS-\nMMC 4.41(8bits)Inand /eMMC I /FNor Flash /Async \nSRAMUSB OTG 2.0\nSDIO\n(4bits)UARTx 4I2S/PCM (2ch ) \nI2C x5SPI(M/S) x2\nGPIO x128GPSUSB HOST 2.0\nMAC (RMII )HSIC\nHSADC TS I /F\n(10bit)Connectivity\nDMACx 2  (13ch)Interrupt \nControllerPMU controller\nPWMx 4\nWatchDogTimerx 3Clock & Reset\nSystem register\nSAR-ADCPLL x 4System Peripheral\nSRAM (16KB)\nROM (10KB)\neFuse \n(32 x 8bits )MemoryMulti -Media Processor32KB \nICache \nFPU/NEONCortex -A9 MP \n32KB \nDCache\n32KB \nICache \nFPU/NEONCortex -A9 MP \n32KB \nDCache32KB \nICache \nFPU/NEONCortex -A9 MP \n32KB \nDCache\n32KB \nICache \nFPU/NEONCortex -A9 MP \n32KB \nDCache\n \nFig. 1-1 RK3188 Block Diagram  \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 20  Chapter 2  Package information  \n2.1 Ordering information  \nOrderable Device  RoHS \nstatus  Package  Package \nQty Device special \nfeature  \nRK3188  Pb-Free TFBGA453  700pcs  1.6G Quad core  A9 AP  \n \n2.2 Top Marking  \nRockchip : Brand Name\nRKXXXX : Chip Name\nABC: Subcontractor Code\nXXXXXX : Die Lot NO #\nDEFG : Date Code\n● The first pin\n \n \n \n2.3 Dimension  \n \n \nFig. 2-1 RK3188 TFBGA453 Package Top View  \n\nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 21  \n \nFig. 2-2 RK3188 TFBGA453 Package Side View  \n \nFig. 2-3 RK3188 TFBGA453 Package Bottom View  \n \n \nFig. 2-4 RK3188 TFBGA453 Package Dimension  \n \n \n \n \n \n \n\nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 22  2.4 Ball Map  \n  1 2 3 4 5 6 7 8 9 10 11 12 \nA LCD0_HSY\nNC MDM3  NP MDQS_B3  MDQ31  NP MDQS_B1  MCSN0  NP MRASN  MA0 NP \nB LCD0_VSY\nNC MDQ24  MDQ25  MDQS_3  MDQ30  MDQ10  MDQS_1  MCKE1  MCSN1  MCASN  MBA2  MA2 \nC NP VSS MDQ26  MDQ27  MDQ29  MDQ9  MDQ12  MDQ15  MCKE0  MWEN  MBA1  MA1 \nD LCD0_D0  LCD0_DCL\nK LCD0_DEN  VSS MDQ28  MDQ8  VSS MDQ14  NP VSS MBA0  NP \nE LCD0_D1  LCD0_D2  LCD0_D3  LCD0_D4  NP MDM1  MDQ11  MDQ13  NP MRETEN  MRESET  NP \nF NP LCD0_D9  LCD0_D8  LCD0_D7  LCD0_D6  NP MVDD  MVDD  NP MVDD  MVDD  NP \nG LCD0_D14  LCD0_D13  LCD0_D12  LCD0_D11  LCD0_D10  LCD0_D5  NP CVDD_1V0  VSS CVDD_1V0  MVDDAO  MVREFAO  \nH LCD0_D20  LCD0_D19  LCD0_D18  LCD0_D17  LCD0_D16  LCD0_D15  CVDD_1V0  VSS VSS VSS VSS VSS \nJ NP LCD0_D23  LCD0_D22  NP NP NP LCD0_VCC\n1 VSS VSS VSS VSS VSS \nK LCD0_D21  GPIO2_A5/\nLCD1_D5/\nSMC_D5  GPIO2_A4/\nLCD1_D4/\nSMC_D4  GPIO2_A3/\nLCD1_D3/\nSMC_D3  GPIO2_A1/\nLCD1_D1/\nSMC_D1  GPIO2_A0/\nLCD1_D0/\nSMC_D0  LCD0_VCC\n0 VSS VSS VSS VSS VSS \nL GPIO2_B3/\nLCD1_D11\n/SMC_D11  GPIO2_B2/\nLCD1_D10\n/SMC_D10  GPIO2_B1/\nLCD1_D9/\nSMC_D9  GPIO2_A2/\nLCD1_D2/\nSMC_D2  GPIO2_A7/\nLCD1_D7/\nSMC_D7  GPIO2_A6/\nLCD1_D6/\nSMC_D6  LCD1_VCC  VSS VSS VSS VSS VSS \nM NP GPIO2_B4/\nLCD1_D12\n/SMC_D12  GPIO2_B0/\nLCD1_D8/\nSMC_D8  NP NP NP CIF_VCC  VSS VSS VSS VSS VSS \nN GPIO2_C1/\nLCD1_D17\n/SMC_A1  GPIO2_C0/\nLCD1_D16\n/SMC_A0  GPIO2_B7/\nLCD1_D15\n/SMC_D15  GPIO2_B5/\nLCD1_D13\n/SMC_D13  AVDD  AVDD  CVDD_1V0  VSS VSS VSS VSS VSS \n \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 23   \nP GPIO2_C2/\nLCD1_D18\n/SMC_A2  GPIO2_C3/\nLCD1_D19\n/SMC_A3  GPIO2_C4/\nLCD1_D20\n/SMC_A4  GPIO2_B6/\nLCD1_D14\n/SMC_D14  AVDD  AVDD  VSS VSS VSS VSS VSS VSS \nR NP GPIO2_C6/\nLCD1_D22\n/SMC_A6  GPIO2_C5/\nLCD1_D21\n/SMC_A5  NP NP NP VSS VSS VSS VSS VSS VSS \nT GPIO2_D0\n/LCD1_DC\nLK/SMC_C\nSN0 GPIO2_D1\n/LCD1_DE\nN/SMC_W\nEN GPIO2_D2\n/LCD1_HS\nYNC/SMC_\nOEN GPIO2_C7/\nLCD1_D23\n/SMC_A7  AVDD  AVDD  VSS VSS VSS VSS VSS VSS \nU GPIO2_D3\n/LCD1_VS\nYNC/SMC_\nADVN  GPIO2_D4\n/SMC_BLS\n_N0 GPIO2_D5\n/SMC_BLS\n_N1 GPIO2_D6\n/SMC_CSN\n1 AVDD  AVDD  NP AVDD  AVDD  AVDD  APLL_AVS\nS C/GPLL_AV\nSS \nV NP CIF_CLKI/\nTS_CLKO  VSS CIF_D6/TS\n_D4 AVDD  NP AVDD  AVDD  NP AVDD  APLL_1V0  NP \nW CIF_D3/TS\n_D1 CIF_D4/TS\n_D2 CIF_D5/TS\n_D3 CIF_D9/TS\n_D7 NP GPIO0_A5  GPIO0_A3  GPIO0_B0  NP AVDD_CO\nM GPIO0_A6  NP \nY CIF_D12  CIF_D13  CIF_D7/TS\n_D5 CIF_D8/TS\n_D6 CIF_CLKO/\nGPIO3_B3  GPIO0_A1  TEST GPIO0_B3  NP EFUSE  GPIO0_B6  NP \nAA NP CIF_D14  CIF_VSYN\nC/TS_SYN\nC CIF_D10/I\n2C3_SDA/\nGPIO3_B6  GPIO0_A2  GPIO0_A4  GPIO0_B1  VSS DDRIO_PW\nROFF  DDRIO_RE\nT_EN  GPIO0_B7  GPIO1_A4/\nUART1_RX\n/SPI0_RXD  \nAB CIF_D15  CIF_HREF  CIF_D2/TS\n_D0 CIF_D11/I\n2C3_SCL/\nGPIO3_B7  CLK32K_I\nN GPIO0_B2  CPU_PWR\nOFF XIN24M  CORE_PW\nROFF  GPIO0_B5  GPIO1_B7/\nSPI0_CSN\n1 GPIO1_A7/\nUART1_RT\nSN/SPI0_C\nSN0 \nAC CIF_D1/TS\n_D9/GPIO\n3_B5 CIF_D0/TS\n_D8/GPIO\n3_B4 NP GPIO0_A0  NPOR  NP GPIO0_A7  XOUT24M  NP GPIO0_B4  GPIO1_D6\n/I2C4_SDA  NP \n  1 2 3 4 5 6 7 8 9 10 11 12 \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 24  13 14 15 16 17 18 19 20 21 22 23   \nMCK_N  MA5 NP MA15  MDQ18  NP MDQS_B2  MDQ19  NP MDQS_B0  MDQ4  A \nMCK MA6 MA11  MA14  MDQ17  MDQ21  MDQS_2  MDQ22  MDQ23  MDQS_0  MDQ5  B \nMA4 MA7 MA10  MA13  MODT1  MDQ16  MDQ20  MDM2  VSS MDQ2  NP C \nVSS MA8 NP VSS MODT0  MA12  VSS MDM0  MDQ1  MDQ3  MDQ6  D \nMA3 MA9 NP MT_ATO  MT_DTO1  MT_DTO0  NP GPIO1_D5/\nI2C2_SCL  VSS MDQ0  MDQ7  E \nMVDD  MVDD  NP MVDD  MVDD  NP JTAG_SEL  GPIO3_B2  GPIO1_D4/\nI2C2_SDA  GPIO2_D7  NP F \nMVREF  VSS MPZQ  CVDD_1V0  NP CVDD_1V0  GPIO1_D3/\nI2C1_SCL  GPIO1_D2/\nI2C1_SDA  GPIO1_D1/\nI2C0_SCL  GPIO1_D0/\nI2C0_SDA  GPIO3_D0/\nSDMMC1_P\nWR/MII_MD  G \nVSS VSS VSS VSS CVDD_1V0  VCCIO1  ADC_IN2  ADC_IN1  ADC_IN0  GPIO3_D1/\nSDMMC1_B\nACKEND/MI\nI_MDCLK  GPIO3_D2/\nSDMMC1_I\nNT H \nVSS VSS VSS VSS CVDD_1V0  NP NP NP GPIO3_C6/\nSDMMC1_D\nET/RMII_RX\n_ERR  GPIO3_C7/\nSDMMC1_W\nP/RMII_CS\nR_VALID  NP J \nVSS VSS VSS VSS VCCIO0  ADCVDD_1\nV8 GPIO3_C3/\nSDMMC1_D\n2/RMII_RX\n_D0 GPIO3_C4/\nSDMMC1_D\n3/RMII_RX\n_D1 GPIO3_C5/\nSDMMC1_C\nLKO/RMII_\nCLKO  GPIO3_C1/\nSDMMC1_D\n0/RMII_TX_\nD1 GPIO3_C2/\nSDMMC1_D\n1/RMII_TX_\nD0 K \nVSS VSS VSS VSS CVDD_1V0  CVDD_1V0  GPIO1_A1/\nUART0_TX  GPIO1_A0/\nUART0_RX  GPIO1_A2/\nUART0_CTS\nN GPIO3_C0/\nSDMMC1_C\nMD/RMII_T\nX_EN  GPIO1_A3/\nUART0_RTS\nN L \nVSS VSS VSS VSS CVDD_1V0  NP NP NP GPIO3_B0/\nSDMMC0_D\nET GPIO3_B1/\nSDMMC0_W\nP NP M \nVSS VSS VSS VSS VSS FLASH_VCC  GPIO3_A0/\nSDMMC0_R\nSTN GPIO1_B6/\nSPDIF_TX/\nSPI1_CSN1  GPIO3_A1/\nSDMMC0_P\nWR GPIO3_D7  GPIO3_D3/\nPWM0  N \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 25   \nVSS VSS VSS VSS VSS CVDD_1V\n0 GPIO1_B1\n/UART2_T\nX/JTAG_T\nDO GPIO1_B0\n/UART2_R\nX/JTAG_T\nDI GPIO1_B5\n/UART3_R\nTSN GPIO3_D5\n/PWM2/JT\nAG_TCK  GPIO3_D6\n/PWM3/JT\nAG_TMS  P \nVSS VSS VSS VSS CVDD_1V\n0 NP NP NP GPIO0_D5\n/SPI1_TX  GPIO3_D4\n/PWM1/JT\nAG_TRST\nN NP R \nVSS VSS VSS VSS CVDD_1V\n0 GPIO3_A3\n/SDMMC0\n_CMD  GPIO3_A2\n/SDMMC0\n_CLKO  GPIO0_D7\n/SPI1_CS\nN0 GPIO0_D6\n/SPI1_CLK  GPIO1_B3\n/UART3_T\nX/GPS_SI\nG GPIO1_B4\n/UART3_C\nTSN/GPS_\nCLK T \nDPLL_AV\nSS USBDVDD\n_1V0  USBVDD_\n3V3 HSIC_VD\nD12 NP AP1_VCC  FLASH_A\nLE GPIO3_A7\n/SDMMC0\n_D3 GPIO1_B2\n/UART3_R\nX/GPS_M\nAG GPIO3_A5\n/SDMMC0\n_D1 GPIO0_D4\n/SPI1_RX  U \nC/GPLL_1\nV0 DPLL_1V0  NP USBVDD_\n1V8 AP0_VCC  NP GPIO0_C6\n/FLASH_D\n14 GPIO3_A4\n/SDMMC0\n_D0 GPIO0_C5\n/FLASH_D\n13 GPIO3_A6\n/SDMMC0\n_D2 NP V \nPVCC_3V\n3 PVDD_1V\n0 NP GPIO1_C1\n/I2S_SCLK  FLASH_R\nDY FLASH_C\nLE NP GPIO0_C1\n/FLASH_D\n9 GPIO0_C2\n/FLASH_D\n10 GPIO0_C0\n/FLASH_D\n8 GPIO0_C7\n/FLASH_D\n15 W \nGPIO1_C0\n/I2S_CLK  GPIO1_C3\n/I2S_LRC\nK_TX  NP GPIO1_A5\n/UART1_T\nX/SPI0_TX\nD OTG_ID  FLASH_W\nP/EMMC_\nPWR  FLASH_C\nSN0 GPIO0_D1\n/FLASH_C\nSN1 FLASH_D\n5/EMMC_\nD5 FLASH_D\n3/EMMC_\nD3 GPIO0_C3\n/FLASH_D\n11 Y \nGPIO1_A6\n/UART1_C\nTSN/SPI0\n_CLK  VSS GPIO1_D7\n/I2C4_SCL  VSS OTG_VBU\nS VSS FLASH_W\nRN GPIO0_D3\n/FLASH_C\nSN3/EMM\nC_RSTN  FLASH_D\n2/EMMC_\nD2 GPIO0_D2\n/FLASH_C\nSN2/EMM\nC_CMD  NP AA \nGPIO1_C4\n/I2S_SDI  OTG_DM  OTG_RKE\nLVIN  HOST_DM  HSIC_STR\nOBE  HSIC_DAT\nA FLASH_R\nDN GPIO0_D0\n/FALSH_D\nQS/EMMC\n_CLKO  FLASH_D\n1/EMMC_\nD1 FLASH_D\n7/EMMC_\nD7 GPIO0_C4\n/FLASH_D\n12 AB \nGPIO_C5/I\n2S_SDO  OTG_DP  NP HOST_DP  HOST_RK\nELVIN  NP GPIO1_C2\n/I2S_LRC\nK_RX  FLASH_D\n0/EMMC_\nD0 NP FLASH_D\n4/EMMC_\nD4 FLASH_D\n6/EMMC_\nD6 AC \n13 14 15 16 17 18 19 20 21 22 23 \n  \n \nFig. 2-5 RK3188 Ball Mapping Diagram  \n \n \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 26  2.5 Ball Pin Number Order  \nTable 2-1 RK3188 Ball Pin Number Order Information  \nBall \n# Pin Name  Ball #  Pin Name  Ball #  Pin Name  \nA1 LCD0_HSYNC  B1 LCD0_VSYNC  C1 NC \nA2 MDM3  B2 MDQ24  C2 VSS \nA3 NC B3 MDQ25  C3 MDQ26  \nA4 MDQS_B3  B4 MDQS_3  C4 MDQ27  \nA5 MDQ31  B5 MDQ30  C5 MDQ29  \nA6 NC B6 MDQ10  C6 MDQ9  \nA7 MDQS_B1  B7 MDQS_1  C7 MDQ12  \nA8 MCSN0  B8 MCKE1  C8 MDQ15  \nA9 NC B9 MCSN1  C9 MCKE0  \nA10 MRASN  B10 MCASN  C10 MWEN  \nA11 MA0 B11 MBA2  C11 MBA1  \nA12 NC B12 MA2 C12 MA1 \nA13 MCK_N  B13 MCK C13 MA4 \nA14 MA5 B14 MA6 C14 MA7 \nA15 NC B15 MA11  C15 MA10  \nA16 MA15  B16 MA14  C16 MA13  \nA17 MDQ18  B17 MDQ17  C17 MODT1  \nA18 NC B18 MDQ21  C18 MDQ16  \nA19 MDQS_B2  B19 MDQS_2  C19 MDQ20  \nA20 MDQ19  B20 MDQ22  C20 MDM2  \nA21 NC B21 MDQ23  C21 VSS \nA22 MDQS_B0  B22 MDQS_0  C22 MDQ2  \nA23 MDQ4  B23 MDQ5  C23 NC \nD1 LCD0_D0  E1 LCD0_D1  F1 NC \nD2 LCD0_DCLK  E2 LCD0_D2  F2 LCD0_D9  \nD3 LCD0_DEN  E3 LCD0_D3  F3 LCD0_D8  \nD4 VSS E4 LCD0_D4  F4 LCD0_D7  \nD5 MDQ28  E5 NC F5 LCD0_D6  \nD6 MDQ8  E6 MDM1  F6 NC \nD7 VSS E7 MDQ11  F7 MVDD  \nD8 MDQ14  E8 MDQ13  F8 MVDD  \nD9 NC E9 NC F9 NC \nD10 VSS E10 MRETEN  F10 MVDD  \nD11 MBA0  E11 MRESET  F11 MVDD  \nD12 NC E12 NC F12 NC \nD13 VSS E13 MA3 F13 MVDD  \nD14 MA8 E14 MA9 F14 MVDD  \nD15 NC E15 NC F15 NC \nD16 VSS E16 MT_ATO  F16 MVDD  \nD17 MODT0  E17 MT_DTO1  F17 MVDD  \nD18 MA12  E18 MT_DTO0  F18 NC \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 27  D19 VSS E19 NC F19 JTAG_SEL  \nD20 MDM0  E20 GPIO1_D5/I2C2_SCL  F20 GPIO3_B2  \nD21 MDQ1  E21 VSS F21 GPIO1_D4/I2C2_SDA  \nD22 MDQ3  E22 MDQ0  F22 GPIO2_D7  \nD23 MDQ6  E23 MDQ7  F23 NC \nG1 LCD0_D14  H1 LCD0_D20  J1 NC \nG2 LCD0_D13  H2 LCD0_D19  J2 LCD0_D23  \nG3 LCD0_D12  H3 LCD0_D18  J3 LCD0_D22  \nG4 LCD0_D11  H4 LCD0_D17  J4 NC \nG5 LCD0_D10  H5 LCD0_D16  J5 NC \nG6 LCD0_D5  H6 LCD0_D15  J6 NC \nG7 NC H7 CVDD_1V0  J7 LCD0_VCC1  \nG8 CVDD_1V0  H8 VSS J8 VSS \nG9 VSS H9 VSS J9 VSS \nG10 CVDD_1V0  H10 VSS J10 VSS \nG11 MVDDAO  H11 VSS J11 VSS \nG12 MVREFAO  H12 VSS J12 VSS \nG13 MVREF  H13 VSS J13 VSS \nG14 VSS H14 VSS J14 VSS \nG15 MPZQ  H15 VSS J15 VSS \nG16 CVDD_1V0  H16 VSS J16 VSS \nG17 NC H17 CVDD_1V0  J17 CVDD_1V0  \nG18 CVDD_1V0  H18 VCCIO1  J18 NC \nG19 GPIO1_D3/I2C1_SCL  H19 ADC_IN2  J19 NC \nG20 GPIO1_D2/I2C1_SDA  H20 ADC_IN1  J20 NC \nG21 GPIO1_D1/I2C0_SCL  H21 ADC_IN0  J21 GPIO3_C6/SDMMC1_DET/\nRMII_RX_ERR  \nG22 GPIO1_D0/I2C0_SDA  H22 GPIO3_D1/SDMMC1_BACKEN\nD/MII_MDCLK  J22 GPIO3_C7/SDMMC1_WP/R\nMII_CSR_VALID  \nG23 GPIO3_D0/SDMMC1_PWR/MI\nI_MD  H23 GPIO3_D2/SDMMC1_INT  J23 NC \nK1 LCD0_D21  L1 GPIO2_B3/LCD1_D11/SMC_D\n11 M1 NC \nK2 GPIO2_A5/LCD1_D5/SMC_D\n5 L2 GPIO2_B2/LCD1_D10/SMC_D\n10 M2 GPIO2_B4/LCD1_D12/SMC\n_D12  \nK3 GPIO2_A4/LCD1_D4/SMC_D\n4 L3 GPIO2_B1/LCD1_D9/SMC_D9  M3 GPIO2_B0/LCD1_D8/SMC_\nD8 \nK4 GPIO2_A3/LCD1_D3/SMC_D\n3 L4 GPIO2_A2/LCD1_D2/SMC_D2  M4 NC \nK5 GPIO2_A1/LCD1_D1/SMC_D\n1 L5 GPIO2_A7/LCD1_D7/SMC_D7  M5 NC \nK6 GPIO2_A0/LCD1_D0/SMC_D\n0 L6 GPIO2_A6/LCD1_D6/SMC_D6  M6 NC \nK7 LCD0_VCC0  L7 LCD1_VCC  M7 CIF_VCC  \nK8 VSS L8 VSS M8 VSS \nK9 VSS L9 VSS M9 VSS \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 28  K10 VSS L10 VSS M10 VSS \nK11 VSS L11 VSS M11 VSS \nK12 VSS L12 VSS M12 VSS \nK13 VSS L13 VSS M13 VSS \nK14 VSS L14 VSS M14 VSS \nK15 VSS L15 VSS M15 VSS \nK16 VSS L16 VSS M16 VSS \nK17 VCCIO0  L17 CVDD_1V0  M17 CVDD_1V0  \nK18 ADCVDD_1V8  L18 CVDD_1V0  M18 NC \nK19 GPIO3_C3/SDMMC1_D2/RMII\n_RX_D0  L19 GPIO1_A1/UART0_TX  M19 NC \nK20 GPIO3_C4/SDMMC1_D3/RMII\n_RX_D1  L20 GPIO1_A0/UART0_RX  M20 NC \nK21 GPIO3_C5/SDMMC1_CLKO/R\nMII_CLKO  L21 GPIO1_A2/UART0_CTSN  M21 GPIO3_B0/SDMMC0_DET  \nK22 GPIO3_C1/SDMMC1_D0/RMII\n_TX_D1  L22 GPIO3_C0/SDMMC1_CMD/RMI\nI_TX_EN  M22 GPIO3_B1/SDMMC0_WP  \nK23 GPIO3_C2/SDMMC1_D1/RMII\n_TX_D0  L23 GPIO1_A3/UART0_RTSN  M23 NC \nN1 GPIO2_C1/LCD1_D17/SMC_A\n1 P1 GPIO2_C2/LCD1_D18/SMC_A\n2 R1 NC \nN2 GPIO2_C0/LCD1_D16/SMC_A\n0 P2 GPIO2_C3/LCD1_D19/SMC_A\n3 R2 GPIO2_C6/LCD1_D22/SMC\n_A6 \nN3 GPIO2_B7/LCD1_D15/SMC_\nD15 P3 GPIO2_C4/LCD1_D20/SMC_A\n4 R3 GPIO2_C5/LCD1_D21/SMC\n_A5 \nN4 GPIO2_B5/LCD1_D13/SMC_\nD13 P4 GPIO2_B6/LCD1_D14/SMC_D\n14 R4 NC \nN5 AVDD  P5 AVDD  R5 NC \nN6 AVDD  P6 AVDD  R6 NC \nN7 CVDD_1V0  P7 VSS R7 VSS \nN8 VSS P8 VSS R8 VSS \nN9 VSS P9 VSS R9 VSS \nN10 VSS P10 VSS R10 VSS \nN11 VSS P11 VSS R11 VSS \nN12 VSS P12 VSS R12 VSS \nN13 VSS P13 VSS R13 VSS \nN14 VSS P14 VSS R14 VSS \nN15 VSS P15 VSS R15 VSS \nN16 VSS P16 VSS R16 VSS \nN17 VSS P17 VSS R17 CVDD_1V0  \nN18 FLASH_VCC  P18 CVDD_1V0  R18 NC \nN19 GPIO3_A0/SDMMC0_RSTN  P19 GPIO1_B1/UART2_TX/JTAG_T\nDO R19 NC \nN20 GPIO1_B6/SPDIF_TX/SPI1_C\nSN1 P20 GPIO1_B0/UART2_RX/JTAG_T\nDI R20 NC \nN21 GPIO3_A1/SDMMC0_PWR  P21 GPIO1_B5/UART3_RTSN  R21 GPIO0_D5/SPI1_TX  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 29  N22 GPIO3_D7  P22 GPIO3_D5/PWM2/JTAG_TCK  R22 GPIO3_D4/PWM1/JTAG_TR\nSTN \nN23 GPIO3_D3/PWM0  P23 GPIO3_D6/PWM3/JTAG_TMS  R23 NC \nT1 GPIO2_D0/LCD1_DCLK/SMC_\nCSN0  U1 GPIO2_D3/LCD1_VSYNC/SMC\n_ADVN  V1 NC \nT2 GPIO2_D1/LCD1_DEN/SMC_\nWEN U2 GPIO2_D4/SMC_BLS_N0  V2 CIF_CLKI/TS_CLKO  \nT3 GPIO2_D2/LCD1_HSYNC/SM\nC_OEN  U3 GPIO2_D5/SMC_BLS_N1  V3 VSS \nT4 GPIO2_C7/LCD1_D23/SMC_A\n7 U4 GPIO2_D6/SMC_CSN1  V4 CIF_D6/TS_D4  \nT5 AVDD  U5 AVDD  V5 AVDD  \nT6 AVDD  U6 AVDD  V6 NC \nT7 VSS U7 NC V7 AVDD  \nT8 VSS U8 AVDD  V8 AVDD  \nT9 VSS U9 AVDD  V9 NC \nT10 VSS U10 AVDD  V10 AVDD  \nT11 VSS U11 APLL_AVSS  V11 APLL_1V0  \nT12 VSS U12 DPLL_AVSS  V12 NC \nT13 VSS U13 C/GPLL_AVSS  V13 DPLL_1V0  \nT14 VSS U14 USBDVDD_1V0  V14 C/GPLL_1V0  \nT15 VSS U15 USBVDD_3V3  V15 NC \nT16 VSS U16 HSIC_VDD12  V16 USBVDD_1V8  \nT17 CVDD_1V0  U17 NC V17 AP0_VCC  \nT18 GPIO3_A3/SDMMC0_CMD  U18 AP1_VCC  V18 NC \nT19 GPIO3_A2/SDMMC0_CLKO  U19 FLASH_ALE  V19 GPIO0_C6/FLASH_D14  \nT20 GPIO0_D7/SPI1_CSN0  U20 GPIO3_A7/SDMMC0_D3  V20 GPIO3_A4/SDMMC0_D0  \nT21 GPIO0_D6/SPI1_CLK  U21 GPIO1_B2/UART3_RX/GPS_M\nAG V21 GPIO0_C5/FLASH_D13  \nT22 GPIO1_B3/UART3_TX/GPS_S\nIG U22 GPIO3_A5/SDMMC0_D1  V22 GPIO3_A6/SDMMC0_D2  \nT23 GPIO1_B4/UART3_CTSN/GPS\n_CLK U23 GPIO0_D4/SPI1_RX  V23 NC \nW1 CIF_D3/TS_D1  Y1 CIF_D12  AA1 NC \nW2 CIF_D4/TS_D2  Y2 CIF_D13  AA2 CIF_D14  \nW3 CIF_D5/TS_D3  Y3 CIF_D7/TS_D5  AA3 CIF_VSYNC/TS_SYNC  \nW4 CIF_D9/TS_D7  Y4 CIF_D8/TS_D6  AA4 CIF_D10/I2C3_SDA/GPIO3\n_B6 \nW5 NC Y5 CIF_CLKO/GPIO3_B3  AA5 GPIO0_A2  \nW6 GPIO0_A5  Y6 GPIO0_A1  AA6 GPIO0_A4  \nW7 GPIO0_A3  Y7 TEST AA7 GPIO0_B1  \nW8 GPIO0_B0  Y8 GPIO0_B3  AA8 VSS \nW9 NC Y9 NC AA9 DDRIO_PWROFF  \nW10 AVDD_COM  Y10 EFUSE  AA10 DDRIO_RET_EN  \nW11 GPIO0_A6  Y11 GPIO0_B6  AA11 GPIO0_B7  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 30  W12 NC Y12 NC AA12 GPIO1_A4/UART1_RX/SPI\n0_RXD  \nW13 PVCC_3V3  Y13 GPIO1_C0/I2S_CLK  AA13 GPIO1_A6/UART1_CTSN/S\nPI0_CLK  \nW14 PVDD_1V0  Y14 GPIO1_C3/I2S_LRCK_TX  AA14 VSS \nW15 NC Y15 NC AA15 GPIO1_D7/I2C4_SCL  \nW16 GPIO1_C1/I2S_SCLK  Y16 GPIO1_A5/UART1_TX/SPI0_T\nXD AA16 VSS \nW17 FLASH_RDY  Y17 OTG_ID  AA17 OTG_VBUS  \nW18 FLASH_CLE  Y18 FLASH_WP/EMMC_PWR  AA18 VSS \nW19 NC Y19 FLASH_CSN0  AA19 FLASH_WRN  \nW20 GPIO0_C1/FLASH_D9  Y20 GPIO0_D1/FLASH_CSN1  AA20 GPIO0_D3/FLASH_CSN3/E\nMMC_RSTN  \nW21 GPIO0_C2/FLASH_D10  Y21 FLASH_D5/EMMC_D5  AA21 FLASH_D2/EMMC_D2  \nW22 GPIO0_C0/FLASH_D8  Y22 FLASH_D3/EMMC_D3  AA22 GPIO0_D2/FLASH_CSN2/E\nMMC_CMD  \nW23 GPIO0_C7/FLASH_D15  Y23 GPIO0_C3/FLASH_D11  AA23 NC \nAB1 CIF_D15  AC1 CIF_D1/TS_D9/GPIO3_B5    \nAB2 CIF_HREF  AC2 CIF_D0/TS_D8/GPIO3_B4    \nAB3 CIF_D2/TS_D0  AC3 NC   \nAB4 CIF_D11/I2C3_SCL/GPIO3_B\n7 AC4 GPIO0_A0    \nAB5 CLK32K_IN  AC5 NPOR    \nAB6 GPIO0_B2  AC6 NC   \nAB7 CPU_PWROFF  AC7 GPIO0_A7    \nAB8 XIN24M  AC8 XOUT24M    \nAB9 CORE_PWROFF  AC9 NC   \nAB10 GPIO0_B5  AC10  GPIO0_B4    \nAB11 GPIO1_B7/SPI0_CSN1  AC11  GPIO1_D6/I2C4_SDA    \nAB12 GPIO1_A7/UART1_RTSN/SPI\n0_CSN0  AC12  NC   \nAB13 GPIO1_C4/I2S_SDI  AC13  GPIO_C5/I2S_SDO    \nAB14 OTG_DM  AC14  OTG_DP    \nAB15 OTG_RKELVIN  AC15  NC   \nAB16 HOST_DM  AC16  HOST_DP    \nAB17 HSIC_STROBE  AC17  HOST_RKELVIN    \nAB18 HSIC_DATA  AC18  NC   \nAB19 FLASH_RDN  AC19  GPIO1_C2/I2S_LRCK_RX    \nAB20 GPIO0_D0/FALSH_DQS/EMM\nC_CLKO  AC20  FLASH_D0/EMMC_D0    \nAB21 FLASH_D1/EMMC_D1  AC21  NC   \nAB22 FLASH_D7/EMMC_D7  AC22  FLASH_D4/EMMC_D4    \nAB23 GPIO0_C4/FLASH_D12  AC23  FLASH_D6/EMMC_D6    \n \n \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 31  2.6 Power/ground  IO descriptions  \nTable 2-2 RK3188 Power/Ground IO information  \nGroup  Ball #  Min(V)  Typ(V)  Max(V)  Descriptions  \nGND C2, D4, D7, D10, D13, D16, \nD19, C21, E21, G9, G14, H8, \nH9, H10, H11, H12, H13, \nH14, H15, H16, J8, J9, J10, \nJ11, J12, J13, J14, J15, J16, \nK8, K9, K10, K11, K12, K13, \nK14, K15, K16, L8, L9, L10, \nL11, L12, L13, L14, L15, \nL16, M8, M9, M10, M1 1, \nM12, M13, M14, M15, M16, \nN8, N9, N10, N11, N12, \nN13, N14, N15, N16, N17, \nP7, P8, P9, P10, P11, P12, \nP13, P14, P15, P16, P17, R8, \nR9, R10, R11, R12, R13, \nR14, R15, R16, T7, T8, T9, \nT11, T12, T13, T14, T15, \nT16, V3, AA8, AA14, AA16, \nAA18, R7, T10  N/A N/A N/A Internal Core Ground  \nand Digital IO Ground  \n  \nAVDD  N5, N6, P5, P6, T5, T6, U5, \nU6, V5, V7, U8, U9, U10, V8, \nV10 0.9 1.0 1.05 Internal CPU Power  \n(@ cpu frequency <= 1GHz)  \n0.9 1.0 1.25 Internal CPU Power  \n(@ cpu frequency <= 1.5GHz)  \n  \nCVDD  G8, G10,  G16, G18, H17, \nJ17, H7, N7, L17, L18, M17, \nP18, R17, T17  0.9 1.0 1.2 Internal Core Logic Power  \n  \nPVDD  W14 0.9 1.0 1.1 Internal PMU Domain Logic Power  \n  \nPVCC  W13 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 PMU Domain Digital IO Power  \n  \nVCCIO0  K17 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 \nDigital GPIO Power  \nVCCIO1  H18 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 \n  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 32  LCD0_VCC0  K7 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 \nLCDC0 Digital IO Power  \nLCD0_VCC1  J7 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 \n  \nLCD1_VCC  L7 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 LCDC1 Digital IO Power  \n  \nCIF_VCC  M7 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 Camera Digital IO Power  \n  \nFLASH_VCC  N18 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 Nand Flash Digital IO Power  \n  \nAP0_VCC  V17 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 UART0/SDIO/MAC for Mobile \nphone Digital IO Power  \n \nAP1_VCC  U18 3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 UART1/SPI0/I2S/I2C4 for Mobile \nphone Digital IO Power  \n \nMVDD  F7, F8, F10, F11, F13, F14, \nF16, F17  1.425  \n1.14 1.5 \n1.2 1.575  \n1.30 DDR3 Digital IO Power  \nLPDDR2 Digital IO Power  \n  \nAPLL_AVSS  U11 N/A N/A N/A ARM PLL Analog Ground  \nAPLL_AVDD  V11 0.9 1.0 1.1 ARM PLL Analog Power  \n  \nDPLL_AVSS  V13 N/A N/A N/A DDR PLL Analog Ground  \nDPLL_AVDD  V13 0.9 1.0 1.1 DDR PLL Analog Power  \n  \nCGPLL_AVSS  U13 N/A N/A N/A CODEC/GENERAL  \n PLL Analog Ground  \nCGPLL_1V0  V14 0.9 1.0 1.1 CODEC/GENERAL  \n PLL Analog Power  \n  \nADCVDD_1V8  K18 1.62 1.8 1.98 SAR-ADC Analog Power  \n \n  \nUSBDVDD_1V0  U14 0.9 1.0 1.1 USB OTG2.0/Host2.0 Digital \nPower  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 33  USBVDD_1V8  V16 1.62 1.8 1.98 USB OTG2.0/Host2.0 Analog \nPower  \nUSBVDD_3V3  U15 3.069  3.3 3.63 USB OTG2.0/Host2.0 Analog \nPower  \n  \nEFUSE_VDDQ  Y10 1.35 1.5 1.65 eFuse IO Digital Power  \n \nHSIC U16 1.08 1.2 1.32 HSIC 1.2V Transmitter Power \nSupply  \n  \n \n \n2.7 Function IO descriptions  \nTable 2-3 RK3188 IO descriptions  \nPad#  Ball#  func0  func1  func2  func3  Pad \ntype① Current\n② Pull Reset  \nState\n③ Power  \nSupply ⑤: \nLCDC0_DATA[7]  F4 LCDC0_DATA[7]        I/O 8 N/A O \nLCDC0_VC\nC LCDC0_DATA[8]  F3 LCDC0_DATA[8]        I/O 8 N/A O \nLCDC0_DATA[9]  F2 LCDC0_DATA[9]        I/O 8 N/A O \nLCDC0_DATA[10]  G5 LCDC0_DATA[10]        I/O 8 N/A O \nLCDC0_DATA[11]  G4 LCDC0_DATA[11]        I/O 8 N/A O \nLCDC0_DATA[12]  G3 LCDC0_DATA[12]        I/O 8 N/A O \nLCDC0_DATA[13]  G2 LCDC0_DATA[13]        I/O 8 N/A O \nLCDC0_DATA[14]  G1 LCDC0_DATA[14]        I/O 8 N/A O \nLCDC0_DATA[15]  H6 LCDC0_DATA[15]        I/O 8 N/A O \nLCDC0_DATA[16]  H5 LCDC0_DATA[16]        I/O 8 N/A O \nLCDC0_DATA[17]  H4 LCDC0_DATA[17]        I/O 8 N/A O \nLCDC0_DATA[18]  H3 LCDC0_DATA[18]        I/O 8 N/A O \nLCDC0_DATA[19]  H2 LCDC0_DATA[19]        I/O 8 N/A O \nLCDC0_DATA[20]  H1 LCDC0_DATA[20]        I/O 8 N/A O \nLCDC0_DATA[21]  K1 LCDC0_DATA[21]        I/O 8 N/A O \nLCDC0_DATA[22]  J3 LCDC0_DATA[22]        I/O 8 N/A O \nLCDC0_DATA[23]  J2 LCDC0_DATA[23]        I/O 8 N/A O \nGPIO2_A[0]  K6 GPIO2_A[0]  lcdc1_data0  smc_data0  trace_data0  I/O 8 Down⑥ I LCDC1_VC\nC \n \n \n \n \n \n \n \n \n GPIO2_A[1]  K5 GPIO2_A[1]  lcdc1_data1  smc_data1  trace_data1  I/O 8 Down⑥ I \nGPIO2_A[2]  L4 GPIO2_A[2]  lcdc1_data2  smc_data2  trace_data2  I/O 8 Down⑥ I \nGPIO2_A[3]  K4 GPIO2_A[3]  lcdc1_data3  smc_data3  trace_data3  I/O 8 Down⑥ I \nGPIO2_A[4]  K3 GPIO2_A[4]  lcdc1_data4  smc_data4  trace_data4  I/O 8 Down⑥ I \nGPIO2_A[5]  K2 GPIO2_A[5]  lcdc1_data5  smc_data5  trace_data5  I/O 8 Down⑥ I \nGPIO2_A[6]  L6 GPIO2_A[6]  lcdc1_data6  smc_data6  trace_data6  I/O 8 Down⑥ I \nGPIO2_A[7]  L5 GPIO2_A[7]  lcdc1_data7  smc_data7  trace_data7  I/O 8 Down⑥ I \nGPIO2_B[0]  M3 GPIO2_B[0]  lcdc1_data8  smc_data8  trace_data8  I/O 8 Down⑥ I \nGPIO2_B[1]  L3 GPIO2_B[1]  lcdc1_data9  smc_data9  trace_data9  I/O 8 Down⑥ I \nGPIO2_B[2]  L2 GPIO2_B[2]  lcdc1_data10  smc_data10  trace_data10  I/O 8 Down⑥ I \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 34  GPIO2_B[3]  L1 GPIO2_B[3]  lcdc1_data11  smc_data11  trace_data11  I/O 8 Down⑥ I  \n \n GPIO2_B[4]  M2 GPIO2_B[4]  lcdc1_data12  smc_data12  trace_data12  I/O 8 Down⑥ I \nGPIO2_B[5]  N4 GPIO2_B[5]  lcdc1_data13  smc_data13  trace_data13  I/O 8 Down⑥ I \nGPIO2_B[6]  P4 GPIO2_B[6]  lcdc1_data14  smc_data14  trace_data14  I/O 8 Down⑥ I \nGPIO2_B[7]  N3 GPIO2_B[7]  lcdc1_data15  smc_data15  trace_data15  I/O 8 Down⑥ I \nGPIO2_C[0]  N2 GPIO2_C[0]  lcdc1_data16  smc_addr0  trace_clk  I/O 8 Down⑥ I \nGPIO2_C[1]  N1 GPIO2_C[1]  lcdc1_data17  smc_addr1  trace_ctl  I/O 8 Down⑥ I \nGPIO2_C[2]  P1 GPIO2_C[2]  lcdc1_data18  smc_addr2   I/O 8 Down⑥ I \nGPIO2_C[3]  P2 GPIO2_C[3]  lcdc1_data19  smc_addr3   I/O 8 Down⑥ I \nGPIO2_C[4]  P3 GPIO2_C[4]  lcdc1_data20  smc_addr4   I/O 8 Down⑥ I \nGPIO2_C[5]  R3 GPIO2_C[5]  lcdc1_data21  smc_addr5   I/O 8 Down⑥ I \nGPIO2_C[6]  R2 GPIO2_C[6]  lcdc1_data22  smc_addr6   I/O 8 Down⑥ I \nGPIO2_C[7]  T4 GPIO2_C[7]  lcdc1_data23  smc_addr7   I/O 8 Down⑥ I \nGPIO2_D[0]  T1 GPIO2_D[0]  lcdc1_dclk  smc_csn0   I/O 12 Down⑥ I \nGPIO2_D[1]  T2 GPIO2_D[1]  lcdc1_den  smc_we_n   I/O 8 Down⑥ I \nGPIO2_D[2]  T3 GPIO2_D[2]  lcdc1_hsync  smc_oe_n   I/O 8 Down⑥ I \nGPIO2_D[3]  U1 GPIO2_D[3]  lcdc1_vsync  smc_adv_n   I/O 8 Down⑥ I \nGPIO2_D[4]  U2 GPIO2_D[4]  smc_bls_n0     I/O 4 Up⑥ I \nGPIO2_D[5]  U3 GPIO2_D[5]  smc_bls_n1     I/O 4 Up⑥ I \nGPIO2_D[6]  U4 GPIO2_D[6]  smc_csn1     I/O 4 Up⑥ I \nCIF_CLKIN  V2 CIF_CLKIN  hsadc_clkout  gps_clk   I/O 2 down  I \nCIF_VCC  \n \n \n \n \n \n \n \n CIF_DATA[3]  W1 CIF_DATA[3]  hsadc_data1     I 2 down  I \nCIF_DATA[4]  W2 CIF_DATA[4]  hsadc_data2     I 2 down  I \nCIF_DATA[5]  W3 CIF_DATA[5]  hsadc_data3     I 2 down  I \nCIF_DATA[6]  V4 CIF_DATA[6]  hsadc_data4     I 2 down  I \nCIF_DATA[7]  Y3 CIF_DATA[7]  hsadc_data5     I 2 down  I \nCIF_DATA[8]  Y4 CIF_DATA[8]  hsadc_data6     I 2 down  I \nCIF_DATA[9]  W4 CIF_DATA[9]  hsadc_data7     I 2 down  I \nCIF_DATA_15_12[\n12] Y1 CIF_DATA_15_12[\n12]    I 2 down  I \nCIF_DATA_15_12[\n13] Y2 CIF_DATA_15_12[\n13]    I 2 down  I \nCIF_DATA_15_12[\n14] AA2 CIF_DATA_15_12[\n14]    I 2 down  I \nCIF_DATA_15_12[\n15] AB1 CIF_DATA_15_12[\n15]    I 2 down  I \nCIF_VSYNC  AA3 CIF_VSYNC  ts_sync     I 2 down  I \nCIF_HREF  AB2 CIF_HREF      I 2 down  I \nCIF_DATA[2]  AB3 CIF_DATA[2]  hsadc_data0     I 2 down  I \nGPIO3_B[3]  Y5 GPIO3_B[3]  cif_clkout     I/O 4 Down⑥ I \nGPIO3_B[4]  AC2 GPIO3_B[4]  cif_data0  hsadc_data8   I/O 2 Down⑥ I \nGPIO3_B[5]  AC1 GPIO3_B[5]  cif_data1  hsadc_data9   I/O 2 Down⑥ I \nGPIO3_B[6]  AA4 GPIO3_B[6]  cif_data10  i2c3_sda   I/O 2 Up⑥ I \nGPIO3_B[7]  AB4 GPIO3_B[7]  cif_data11  i2c3_scl   I/O 2 Up⑥ I \nGPIO0_A[0]  AC4 GPIO0_A[0]       I/O 2 Down⑥ I PVCC_3V3  \n GPIO0_A[1]  Y6 GPIO0_A[1]       I/O 2 Down⑥ I \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 35  GPIO0_A[2]  AA5 GPIO0_A[2]       I/O 2 Down⑥ I  \n \n \n \n \n \n \n \n \n GPIO0_A[3]  W7 GPIO0_A[3]       I/O 2 Down⑥ I \nGPIO0_A[4]  AA6 GPIO0_A[4]       I/O 2 Up⑥ I \nGPIO0_A[5]  W6 GPIO0_A[5]       I/O 2 Up⑥ I \nGPIO0_A[6]  W11 GPIO0_A[6]       I/O 2 Up⑥ I \nGPIO0_A[7]  AC7 GPIO0_A[7]       I/O 2 Up⑥ I \nCLK32K  AB5 CLK32K       I 2 Down  I \nNPOR  AC5 NPOR       I 2 N/A I \nGPIO0_B[0]  W8 GPIO0_B[0]       I/O 2 Up⑥ I \nGPIO0_B[1]  AA7 GPIO0_B[1]       I/O 2 Up⑥ I \nGPIO0_B[2]  AB6 GPIO0_B[2]       I/O 2 Up⑥ I \nGPIO0_B[3]  Y8 GPIO0_B[3]       I/O 2 Up⑥ I \nCORE_PWROFF  AB9 CORE_PWROFF       O 2 Down  I \nCPU_PWROFF  AB7 CPU_PWROFF       O 2 Down  I \nXIN24M  AB8 XIN24M       I   N/A I \nXOUT24M  AC8 XOUT24M       O   N/A I \nVDD2_APLL  V11 1.0V      AP   N/A NA \nPLL \nDomain  \n \n \n \n \n \n \n \n \n VSS2_APLL  U11 Analog Ground       AG   N/A NA \nVDD1_APLL  V11 1.0V      AP   N/A NA \nVSS1_APLL  U11 Analog Ground       AG   N/A NA \nVDD2_DPLL  U12 1.0V      AP   N/A NA \nVSS2_DPLL  V13 Analog Ground       AG   N/A NA \nVDD1_DPLL  U12 1.0V      AP   N/A NA \nVSS1_DPLL  V13 Analog Ground       AG   N/A NA \nVDD2_GPLL  V14 1.0V      AP   N/A NA \nVSS2_GPLL  U13 Analog Ground       AG   N/A NA \nVDD1_GPLL  V14 1.0V      AP   N/A NA \nVSS1_GPLL  U13 Analog Ground       AG   N/A NA \nVSS1_CPLL  U13 Analog Ground       AG   N/A NA \nVDD1_CPLL  V14 1.0V      AP   N/A NA \nVSS2_CPLL  U13 Analog Ground       AG   N/A NA \nVDD2_CPLL  V14 1.0V      AP   N/A NA \nOTG_ID  Y17 OTG_ID       A   N/A NA \nUSB_OTG  \n \n \n  \n  OTG_DVDD  U14 OTG_DVDD       DP   N/A NA \nOTG_VBUS  AA17  OTG_VBUS       A   N/A NA \nOTG_VDD330  U15 OTG_VDD330       AP   N/A NA \nOTG_DP  AC14  OTG_DP       A   N/A NA \nOTG_DM  AB14  OTG_DM       A   N/A NA \nOTG_RKELVIN  AB15  OTG_RKELVIN       A   N/A NA \nOTG_VDD180  V16 OTG_VDD180       AP   N/A NA \nHOST_DVDD  U14 HOST_DVDD       DP   N/A NA \nHOST_VDD330  U15 HOST_VDD330       AP   N/A NA \nHOST_DP  AC16  HOST_DP       A   N/A NA \nHOST_DM  AB16  HOST_DM       A   N/A NA \nHOST_RKELVIN  AC17  HOST_RKELVIN       A   N/A NA \nHOST_VDD180  V16 HOST_VDD180       AP   N/A NA \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 36  HSIC_DATA  AB18  HSIC_DATA       N/A  \nHSIC_VDD12  U16 HSIC_VDD12       AP   N/A NA \nHSIC_STROBE  AB17  HSIC_STROBE       N/A  \nEFUSE_VQPS  Y10 EFUSE_VQPS       AP   N/A NA EFUSE  \nGPIO0_B[4]  AC10  GPIO0_B[4]       I/O 2 Up⑥ I \nAP1_VCC  \n \n \n \n \n GPIO0_B[5]  AB10  GPIO0_B[5]       I/O 2 Up⑥ I \nGPIO0_B[6]  Y11 GPIO0_B[6]       I/O 2 Up⑥ I \nGPIO0_B[7]  AA11  GPIO0_B[7]       I/O 2 Up⑥ I \nGPIO1_A[4]  AA12  GPIO1_A[4]  uart1_sin  spi0_rxd   I/O 2 Up⑥ I \nGPIO1_A[5]  Y16 GPIO1_A[5]  uart1_sout  spi0_txd   I/O 2 Down⑥ I \nGPIO1_A[6]  AA13  GPIO1_A[6]  uart1_cts_n  spi0_clk   I/O 2 Up⑥ I \nGPIO1_A[7]  AB12  GPIO1_A[7]  uart1_rts_n  spi0_csn0   I/O 2 Up⑥ I \nGPIO1_B[7]  AB11  GPIO1_B[7]  spi0_csn1     I/O 2 Up⑥ I \nGPIO1_D[6]  AC11  GPIO1_D[6]  i2s4_sda     I/O 2 Up⑥ I \nGPIO1_D[7]  AA15  GPIO1_D[7]  i2s4_scl     I/O 2 Up⑥ I \nGPIO1_C[0]  Y13 GPIO1_C[0]  i2s_clk     I/O 4 Down⑥ I \nGPIO1_C[1]  W16 GPIO1_C[1]  i2s_sclk     I/O 2 Down⑥ I \nGPIO1_C[2]  AC19  GPIO1_C[2]  i2s_lrck_rx     I/O 2 Down⑥ I \nGPIO1_C[3]  Y14 GPIO1_C[3]  i2s_lrck_tx     I/O 2 Down⑥ I \nGPIO1_C[4]  AB13  GPIO1_C[4]  i2s_sdi     I/O 2 Down⑥ I \nGPIO1_C[5]  AC13  GPIO1_C[5]  i2s_sdo     I/O 2 Down⑥ I \nFLASH_RDY  W17 FLASH_RDY       I/O 4 Up⑥ I \n  \nFLASH_VC\nC \n \n \n \n \n \n \n \n \n FLASH_WP  Y18 FLASH_WP  emmc_pwr_en     O 4 Down⑥ I \nFLASH_RDN  AB19  FLASH_RDN       O 8 Up⑥ O \nFLASH_ALE  U19 FLASH_ALE       O 4 Down⑥ O \nFLASH_CLE  W18 FLASH_CLE       O 4 Down⑥ O \nFLASH_WRN  AA19  FLASH_WRN       O 8 Up⑥ O \nFLASH_CSN  Y19 FLASH_CSN       O 4 Up⑥ O \nGPIO0_D[1]  Y20 GPIO0_D[1]  flash_csn1     I/O 4 Up⑥ I \nGPIO0_D[2]  AA22  GPIO0_D[2]  flash_csn2  emmc_cmd   I/O 4 Up⑥ I \nGPIO0_D[3]  AA20  GPIO0_D[3]  flash_csn3  emmc_rstn_o\nut  I/O 4 Up⑥ I \nGPIO0_D[0]  AB20  GPIO0_D[0]  flash_dqs  emmc_clkout   I/O 8 Down⑥ I \nFLASH_DATA[0]  AC20  FLASH_DATA[0]  emmc_data0     I/O 8 Down⑥ I \nFLASH_DATA[1]  AB21  FLASH_DATA[1]  emmc_data1     I/O 8 Down⑥ I \nFLASH_DATA[2]  AA21  FLASH_DATA[2]  emmc_data2     I/O 8 Down⑥ I \nFLASH_DATA[3]  Y22 FLASH_DATA[3]  emmc_data3     I/O 8 Down⑥ I \nFLASH_DATA[4]  AC22  FLASH_DATA[4]  emmc_data4     I/O 8 Down⑥ I \nFLASH_DATA[5]  Y21 FLASH_DATA[5]  emmc_data5     I/O 8 Down⑥ I \nFLASH_DATA[6]  AC23  FLASH_DATA[6]  emmc_data6     I/O 8 Down⑥ I \nFLASH_DATA[7]  AB22  FLASH_DATA[7]  emmc_data7     I/O 8 Down⑥ I \nGPIO0_C[0]  W22 GPIO0_C[0]  flash_data8     I/O 8 Down⑥ I \nGPIO0_C[1]  W20 GPIO0_C[1]  flash_data9     I/O 8 Down⑥ I \nGPIO0_C[2]  W21 GPIO0_C[2]  flash_data10     I/O 8 Down⑥ I \nGPIO0_C[3]  Y23 GPIO0_C[3]  flash_data11     I/O 8 Down⑥ I \nGPIO0_C[4]  AB23  GPIO0_C[4]  flash_data12     I/O 8 Down⑥ I \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 37  GPIO0_C[5]  V21 GPIO0_C[5]  flash_data13     I/O 8 Down⑥ I \nGPIO0_C[6]  V19 GPIO0_C[6]  flash_data14     I/O 8 Down⑥ I \nGPIO0_C[7]  W23 GPIO0_C[7]  flash_data15     I/O 8 Down⑥ I \nGPIO3_A[2]  T19 GPIO3_A[2]  sdmmc0_clkout     I/O 4 Down⑥ I \nVCCIO0  \n \n \n \n \n \n \n \n \n GPIO3_A[3]  T18 GPIO3_A[3]  sdmmc0_cmd     I/O 4 Up⑥ I \nGPIO3_A[4]  V20 GPIO3_A[4]  sdmmc0_data0     I/O 4 Up⑥ I \nGPIO3_A[5]  U22 GPIO3_A[5]  sdmmc0_data1     I/O 4 Up⑥ I \nGPIO3_A[6]  V22 GPIO3_A[6]  sdmmc0_data2     I/O 4 Up⑥ I \nGPIO3_A[7]  U20 GPIO3_A[7]  sdmmc0_data3     I/O 4 Up⑥ I \nGPIO0_D[4]  U23 GPIO0_D[4]  spi1_rxd     I/O 2 Down⑥ I \nGPIO0_D[5]  R21 GPIO0_D[5]  spi1_txd     I/O 2 Down⑥ I \nGPIO0_D[6]  T21 GPIO0_D[6]  spi1_clk     I/O 4 Down⑥ I \nGPIO0_D[7]  T20 GPIO0_D[7]  spi1_csn0     I/O 2 Down⑥ I \nGPIO1_B[2]  U21 GPIO1_B[2]  uart3_sin  gps_map   I/O 2 Up⑥ I \nGPIO1_B[3]  T22 GPIO1_B[3]  uart3_sout  gps_sig   I/O 2 Down⑥ I \nGPIO1_B[4]  T23 GPIO1_B[4]  uart3_cts_n  gps_rfclk   I/O 2 Up⑥ I \nGPIO1_B[5]  P21 GPIO1_B[5]  uart3_rts_n    I/O 2 Up⑥ I \nGPIO1_B[0]  P20 GPIO1_B[0]  jtag_tdi  jtag_tdi   I/O 2 Up⑥ I \nGPIO1_B[1]  P19 GPIO1_B[1]  jtag_tdo  jtag_tdo   I/O 2 Down⑥ I \nGPIO3_D[4]  R22 GPIO3_D[4]  pwm1  jtag_trstn   I/O 2 Down⑥ I \nGPIO3_D[5]  P22 GPIO3_D[5]  pwm2  jtag_tck  otg_drv_vbus  I/O 2 Up⑥ I \nGPIO3_D[6]  P23 GPIO3_D[6]  pwm3  jtag_tms  host_drv_vbu\ns I/O 2 Up⑥ I \nGPIO3_D[7]  N22 GPIO3_D[7]      I/O 2 Down⑥ I \nGPIO3_D[3]  N23 GPIO3_D[3]  pwm0     I/O 2 Down⑥ I \nGPIO1_B[6]  N20 GPIO1_B[6]  spdif_tx  spi1_csn1   I/O 2 Down⑥ I \nGPIO3_A[0]  N19 GPIO3_A[0]       I/O 2 Up⑥ I \nGPIO3_A[1]  N21 GPIO3_A[1]       I/O 2 Down⑥ I \nGPIO3_B[0]  M21 GPIO3_B[0]       I/O 2 Up⑥ I \nGPIO3_B[1]  M22 GPIO3_B[1]       I/O 2 Down⑥ I \nGPIO1_A[0]  L20 GPIO1_A[0]  uart0_sin     I/O 2 Up⑥ I \nAP0_VCC  \n \n \n \n GPIO1_A[1]  L19 GPIO1_A[1]  uart0_sout     I/O 2 Down⑥ I \nGPIO1_A[2]  L21 GPIO1_A[2]  uart_cts_n     I/O 2 Up⑥ I \nGPIO1_A[3]  L23 GPIO1_A[3]  uart0_rts_n     I/O 2 Up⑥ I \nGPIO3_C[0]  L22 GPIO3_C[0]  sdmmc1_cmd  rmiitx_en   I/O 4 Up⑥ I \nGPIO3_C[1]  K22 GPIO3_C[1]  sdmmc1_data0  rmii_txd1   I/O 4 Up⑥ I \nGPIO3_C[2]  K23 GPIO3_C[2]  sdmmc1_data1  rmii_rxd0   I/O 4 Up⑥ I \nGPIO3_C[4]  K20 GPIO3_C[4]  sdmmc1_data3  rmii_rxd1   I/O 4 Up⑥ I \nGPIO3_C[5]  K21 GPIO3_C[5]  sdmmc1_clkout  rmii_clkout  rmii_clkin  I/O 4 Down⑥ I \nGPIO3_C[6]  J21 GPIO3_C[6]  sdmmc1_detect\n_n rmii_rx_err   I/O 2 Down⑥ I \nGPIO3_C[7]  J22 GPIO3_C[7]  sdmmc1_write_\nprt rmii_crs_dvali\nd  I/O 2 Down⑥ I \nGPIO3_D[0]  G23 GPIO3_D[0]  sdmmc1_pwr_e\nn mii_md   I/O 2 Down⑥ I \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 38  GPIO3_D[1]  H22 GPIO3_D[1]  sdmmc1_backe\nnd_pwr  mii_mdclk   I/O 2 Down⑥ I \nGPIO3_D[2]  H23 GPIO3_D[2]  sdmmc1_int_n     I/O 2 Down⑥ I \nGPIO3_C[3]  K19 GPIO3_C[3]      I/O 4 Up⑥ I \nDVDD_SARADC  K18 1.8V      P   N/A NA \nADCVDD_1\nV8 \n VDDA_SARADC  K18 1.8V      AP   N/A NA \nSARADC_AIN[2]  H19 SARADC_AIN[2]  sdmmc0_cmd     A   N/A NA \nSARADC_AIN[1]  H20 SARADC_AIN[1]      A   N/A NA \nSARADC_AIN[0]  H21 SARADC_AIN[0]      A   N/A NA \nGPIO1_D[0]  G22 GPIO1_D[0]  I2c0_sda     I/O 2 Up⑥ I \nVCCIO1  GPIO1_D[1]  G21 GPIO1_D[1]  I2c0_scl     I/O 2 Up⑥ I \nGPIO1_D[2]  G20 GPIO1_D[2]  I2c1_sda     I/O 2 Up⑥ I \nGPIO1_D[3]  G19 GPIO1_D[3]  I2c1_scl     I/O 2 Up⑥ I \nGPIO1_D[4]  F21 GPIO1_D[4]  I2c2_sda     I/O 2 Up⑥ I \nGPIO1_D[5]  E20 GPIO1_D[5]  I2c2_scl     I/O 2 Up⑥ I \nGPIO2_D[7]  F22 GPIO2_D[7]  test_clock_out     I/O 8 Down⑥ I \nGPIO3_B[2]  F20 GPIO3_B[2]       I/O 2 Down⑥ I \nJTAGSEL  F19 JTAGSEL       I/O 2 down  I \nDDR_DQ[7]  E23 DDR_DQ[7]        I/O   N/A I MVDD  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n DDR_DQ[6]  D23 DDR_DQ[6]        I/O   N/A I \nDDR_DQ[5]  B23 DDR_DQ[5]        I/O   N/A I \nDDR_DQ[4]  A23 DDR_DQ[4]        I/O   N/A I \nDDR_DQS[0]  B22 DDR_DQS[0]        I/O   N/A I \nDDR_DQS_B[0]  A22 DDR_DQS_B[0]        I/O   N/A I \nDDR_DQ[3]  D22 DDR_DQ[3]        I/O   N/A I \nDDR_DQ[2]  C22 DDR_DQ[2]        I/O   N/A I \nDDR_DQ[1]  D21 DDR_DQ[1]        I/O   N/A I \nDDR_DQ[0]  E22 DDR_DQ[0]        I/O   N/A I \nDDR_DM[0]  D20 DDR_DM[0]        I/O   N/A I \nDDR_VREF[0]  G13 DDR_VREF[0]        P   N/A NA \nDDR_DQ[23]  B21 DDR_DQ[23]        I/O   N/A I \nDDR_DQ[22]  B20 DDR_DQ[22]        I/O   N/A I \nDDR_DQ[21]  B18 DDR_DQ[21]        I/O   N/A I \nDDR_DQ[20]  C19 DDR_DQ[20]        I/O   N/A I \nDDR_DQS[2]  B19 DDR_DQS[2]        I/O   N/A I \nDDR_DQS_B[2]  A19 DDR_DQS_B[2]        I/O   N/A I \nDDR_DQ[19]  A20 DDR_DQ[19]        I/O   N/A I \nDDR_DQ[18]  A17 DDR_DQ[18]        I/O   N/A I \nDDR_DQ[17]  B17 DDR_DQ[17]        I/O   N/A I \nDDR_DQ[16]  C18 DDR_DQ[16]        I/O   N/A I \nDDR_DM[2]  C20 DDR_DM[2]        I/O   N/A I \nDDR_PZQ  G15 DDR_PZQ        I/O   N/A I \nDDR_ODT[1]  C17 DDR_ODT[1]        O   N/A O \nDDR_ODT[0]  D17 DDR_ODT[0]        O   N/A O \nDDR_ADDR[15]  A16 DDR_ADDR[15]        O   N/A O \nDDR_CMD_VREF_1  G13 DDR_CMD_VREF_1        P   N/A NA \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 39  DDR_ADDR[14]  B16 DDR_ADDR[14]        O   N/A O \nDDR_ADDR[13]  C16 DDR_ADDR[13]        O   N/A O \nDDR_ADDR[12]  D18 DDR_ADDR[12]        O   N/A O \nDDR_ADDR[11]  B15 DDR_ADDR[11]        O   N/A O \nDDR_ADDR[10]  C15 DDR_ADDR[10]        O   N/A O \nDDR_ADDR[9]  E14 DDR_ADDR[9]        O   N/A O \nDDR_ADDR[8]  D14 DDR_ADDR[8]        O   N/A O \nDDR_ADDR[7]  C14 DDR_ADDR[7]        O   N/A O \nDDR_ADDR[6]  B14 DDR_ADDR[6]        O   N/A O \nDDR_ADDR[5]  A14 DDR_ADDR[5]        O   N/A O \nDDR_CK  B13 DDR_CK        O   N/A O \nDDR_CK_N  A13 DDR_CK_N        O   N/A O \nDDR_ADDR[4]  C13 DDR_ADDR[4]        O   N/A O \nDDR_ADDR[3]  E13 DDR_ADDR[3]        O   N/A O \nDDR_ADDR[2]  B12 DDR_ADDR[2]        O   N/A O \nDDR_ADDR[1]  C12 DDR_ADDR[1]        O   N/A O \nDDR_ADDR[0]  A11 DDR_ADDR[0]        O   N/A O \nDDR_BA[2]  B11 DDR_BA[2]        O   N/A O \nDDR_BA[1]  C11 DDR_BA[1]        O   N/A O \nDDR_BA[0]  D11 DDR_BA[0]        O   N/A O \nDDR_RASN  A10 DDR_RASN        O   N/A O \nDDR_CASN  B10 DDR_CASN        O   N/A O \nDDR_WEN  C10 DDR_WEN        O   N/A O \nDDR_CSN[1]  B9 DDR_CSN[1]        O   N/A O \nDDR_CSN[0]  A8 DDR_CSN[0]        O   N/A O \nDDR_CKE1  B8 DDR_CKE1        O   N/A O \nDDR_CKE0  C9 DDR_CKE0        O   N/A O \nDDR_RESET  E11 DDR_RESET        O   N/A O \nDDR_ISO_VREF_0  G12 DDR_ISO_VREF_0        P   N/A NA \nDDR_DQ[15]  C8 DDR_DQ[15]        I/O   N/A I \nDDR_DQ[14]  D8 DDR_DQ[14]        I/O   N/A I \nDDR_DQ[13]  E8 DDR_DQ[13]        I/O   N/A I \nDDR_DQ[12]  C7 DDR_DQ[12]        I/O   N/A I \nDDR_DQS[1]  B7 DDR_DQS[1]        I/O   N/A I \nDDR_DQS_B[1]  A7 DDR_DQS_B[1]        I/O   N/A I \nDDR_DQ[11]  E7 DDR_DQ[11]        I/O   N/A I \nDDR_DQ[10]  B6 DDR_DQ[10]        I/O   N/A I \nDDR_DQ[9]  C6 DDR_DQ[9]        I/O   N/A I \nDDR_DQ[8]  D6 DDR_DQ[8]        I/O   N/A I \nDDR_DM[1]  E6 DDR_DM[1]        I/O   N/A I \nDDR_VREF[1]  G13 DDR_VREF[1]        P   N/A I \nDDR_DQ[31]  A5 DDR_DQ[31]        I/O   N/A I \nDDR_DQ[30]  B5 DDR_DQ[30]        I/O   N/A I \nDDR_DQ[29]  C5 DDR_DQ[29]        I/O   N/A I \nDDR_DQ[28]  D5 DDR_DQ[28]        I/O   N/A I \nDDR_DQS[3]  B4 DDR_DQS[3]        I/O   N/A I \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 40  DDR_DQS_B[3]  A4 DDR_DQS_B[3]        I/O   N/A I \nDDR_DQ[27]  C4 DDR_DQ[27]        I/O   N/A I \nDDR_DQ[26]  C3 DDR_DQ[26]        I/O   N/A I \nDDR_DQ[25]  B3 DDR_DQ[25]        I/O   N/A I \nDDR_DQ[24]  B2 DDR_DQ[24]        I/O   N/A I \nDDR_DM[3]  A2 DDR_DM[3]        I/O   N/A I \nLCDC0_HSYNC  A1 LCDC0_HSYNC       O 8 N/A O \nLCDC0_VC\nC0 \n \n \n LCDC0_VSYNC  B1 LCDC0_VSYNC       O 8 N/A O \nLCDC0_DCLK  D2 LCDC0_DCLK       O 12 N/A O \nLCDC0_DEN  D3 LCDC0_DEN       O 8 N/A O \nLCDC0_DATA[0]  D1 LCDC0_DATA[0]       O 8 N/A O \nLCDC0_DATA[1]  E1 LCDC0_DATA[1]       O 8 N/A O \nLCDC0_DATA[2]  E2 LCDC0_DATA[2]       O 8 N/A O \nLCDC0_DATA[3]  E3 LCDC0_DATA[3]       O 8 N/A O \nLCDC0_DATA[4]  E4 LCDC0_DATA[4]       O 8 N/A O \nLCDC0_DATA[5]  G6 LCDC0_DATA[5]       O 8 N/A O \nLCDC0_DATA[6]  F5 LCDC0_DATA[6]       O 8 N/A O \n \nNotes :  \n①: Pad types : I = input , O = output , I/O = input/output (bidirectional) ,  \n                   AP = Analog Power , AG = Analog Ground  \n                   DP = Digital Power , DG = Digital Ground  \n                   A = Analog  \n②: Output Drive strength is configurable, it’s the suggested value in this table. Unit is mA , only Digital IO \nhave drive value  \n③:Reset state: I = input without any pull resistor     O = output  \n④:It is die location. For examples, “Left side” means that all the related IOs are always in left side of die  \n⑤:Power supply means that all the related IOs are in this IO power domain. If multiple powers are included, \nthey are connected together in one IO power ring  \n⑥ The pull up/pull down is configurable.  \n \n \n2.8 IO pin name descriptions  \nThis sub -chapter will focus on the detailed function description of every pins based on \ndifferent interface.  \n  \nTable 2-4 RK3188 IO function description list  \nInterface  Pin Name  Direction  Description  \nMisc XIN24M  I Clock input of 24MHz crystal  \nXOUT24M  O Clock output of 24MHz crystal  \nCLK32K  I Clock input of 32.768KHz  \nCPU_PWROFF  O Request signal to external PMIC for power down \nCPU subsystem with dual -core Cortex -A9  \nCORE_PWROFF  O Request signal to external PMIC for SoC  Core \nlogic w/o Cortex -A9 subsystem and PMU logic  \nNPOR  I Power on reset for chip  \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 41  Interface  Pin Name  Direction  Description  \nDebug  JTAG_SEL  I JTAG function select input  \nTRST_N  I JTAG interface reset input  \nTCK I JTAG interface clock input/SWD interface clock \ninput \nTDI I JTAG interface TDI input  \nTMS I/O JTAG interface TMS input/SWD interface data \nout \nTDO O JTAG interface TDO output  \n \n \nInterface  Pin Name  Direction  Description  \nETM Trace  trace_clk  O Cortex -A9 ETM trace port clk  \ntrace_ctl  O Cortex -A9 ETM trace port control  \ntrace_data i(i=0~15) O Cortex -A9 ETM trace port data  \nInterface  Pin Name  Direction  Description  \nSD/MMC \nHost \nController  sdmmc_clkout  O sdmmc card clock.  \nsdmmc_cmd  I/O sdmmc card command output and reponse \ninput.  \nsdmmc_data i \n(i=0~3) I/O sdmmc card data input and output.  \nsdmmc_detect_n  I sdmmc card detect signal, a 0 represents \npresence of card.  \nsdmmc_write_prt  I sdmmc card write protect signal, a 1 represents \nwrite is protected.  \nsdmmc_rstn_out  O sdmmc card reset signal  \nsdmmc_pwr_en  O sdmmc card power -enable control signal  \n \n \nInterface  Pin Name  Direction  Description  \nSDIO Host \nController  sdio_clkout  O sdio card clock.  \nsdio_cmd  I/O sdio card command output and reponse input.  \nsdio_data i \n(i=0~3) I/O sdio card data input and output.  \nsdio_detect_n  I sdio card detect signal, a 0 represents presence \nof card.  \nsdio_write_prt  I sdio card write protect signal, a 1 represents \nwrite is protected.  \nsdio_pwr_en  O sdio card power -enable control signal  \nsdio_int_n  O sdio card interrupt indication  \nsdio_backend  O the back -end power supply for embedded \ndevice  \n \n \nInterface  Pin Name  Direction  Description  \nemmc_clkout  O emmc card clock.  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 42  eMMC \nInterface  emmc_cmd  I/O emmc card command output and reponse input.  \nemmc_data i \n(i=0~7) I/O emmc card data input and output.  \nemmc_pwr_en  O emmc card power -enable control signal  \nemmc_rstn_out  O emmc card reset signal  \n \n \nInterface  Pin Name  Direction  Description  \nDMC CK O Active -high clock signal to the memory device.  \nCK_B  O Active -low clock signal to the memory device.  \nCKEi (i=0,1)  O Active -high clock enable signal to the memory \ndevice for two chip select.  \nCS_B i (i=0,1)  O Active -low chip select signal to the memory \ndevice. AThere are two chip select.  \nRAS_B  O Active -low row address strobe to the memory \ndevice.  \nCAS_B  O Active -low column address strobe to the \nmemory device.  \nWE_B  O Active -low write enable strobe to the memory \ndevice.  \nBA[2:0]  O Bank address signal to the memory device.  \nA[15:0]  O Address signal to the memory device.  \nDQ[31:0]  I/O Bidirectional data line to the memory device.  \nDQS[3:0]  I/O Active -high bidirectional data strobes to the \nmemory device.  \nDQS_B[3:0]  I/O Active -low bidirectional data strobes to the \nmemory device.  \nDM[3:0]  O Active -low data mask signal to the memory \ndevice.  \nODTi (i=0,1)  O On-Die Termination output signal for two chip \nselect.  \nRET_EN  I Active -low retention latch enable input  \nRESET  O DDR3 reset signal to the memory device  \nVREFi (i=0,1,2,3)  I/O Reference Voltage input for three regions of \nDDR IO  \nZQ_PIN  I/O ZQ calibration pad which connects 240ohm ±\n1% resistor  \n \n \nInterface  Pin Name  Direction  Description  \nSMC smc_oe_n  O SMC output enable signal.  \nsmc_bls_n i (i=0,1)  O SMC byte lane strobe signal for two bytes.  \nsmc_we_n  O SMC write enable signal.  \nsmc_csn i (i=0,1)  O SMC chip enable signal.  \nsmc_adv_n  O SMC address valid signal  in shared mode  \nsmc_addr i (i=0~7) O SMC address signal.  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 43  smc_data i (i=0~15)  I/O SMC directional data line to memory device.  \n \n \nInterface  Pin Name  Direction  Description  \nNandC  FLASH_WP  O Flash write-protected signal  \nFLASH_ALE  O Flash address latch enable signal  \nFLASH_CLE  O Flash command latch enable signal  \nFLASH_WRN  O Flash write enable and clock signal  \nFLASH_RDN  O Flash read enable and write/read signal  \nFLASH_DATA[ i](i=0~7)  I/O Low 8bits of flash data inputs/outputs signal  \nflash_data i(i=8~15)  I/O High 8bits of flash data inputs/outputs signal  \nflash_dqs  I/O Flash data strobe signal  \nFLASH_RDY  I Flash ready/busy signal  \nFLASH0_CSN  O Flash chip enable signal for chip 0  \nflash_csn i(i=1~3) O Flash chip enable signal for chip i, i=1~ 3 \n \n \nInterface  Pin Name  Direction  Description  \nHSADC  \nInterface  hsadc_clkout  O hsadc/tsi/gps reference clock  \nhsadc_data i \n(i=0~9) I hsadc(i=0~9)/tsi(i=0~7)/gps data(i=0,1)  \nts_sync  I ts synchronizer signal  \n \n \nInterface  Pin Name  Direction  Description  \nI2S/PCM \nController \n(2 channel)  i2s_clk  O I2S/PCM 1 clock source  \ni2s_sclk  I/O I2S/PCM 1 serial clock  \ni2s_lrck_rx  I/O I2S/PCM 1 left & right channel signal for \nreceiving serial data, synchronous left &  right \nchannel in I2S mode and the beginning of a \ngroup of left & right channels in PCM mode  \ni2s_sdi  I I2S/PCM 1 serial data input  \ni2s_sdo  O I2S/PCM 1 serial data ouput  \ni2s_lrck_tx  I/O I2S/PCM 1 left &  right channel signal for \ntransmitting serial data, synchronous left & \nright channel in I2S mode and the beginning of \na group of left & right channels in PCM mode  \n \n \nInterface  Pin Name  Direction  Description  \nSPDIF \ntransmitter  spdif_tx  O spdif biphase data ouput  \n \n \nInterface  Pin Name  Direction  Description  \nSPI \nController  spix_clk(x=0,1)  I/O spi serial clock  \nspix_csny \n(x=0,1)(y=0,1)  I/O spi chip select signal,low active  \nspix_txd(x=0,1)  O spi serial data output  \nspix_rxd(x=0,1)  I spi serial data input  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 44   \n \nInterface  Pin Name  Direction  Description  \nLCDC0  LCDC0_DCLK  O LCDC0 RGB interface display clock out, MCU i80 \ninterface RS signal  \nLCDC0_VSYNC  O LCDC0 RGB interface vertival sync pulse, MCU \ni80 interface CSN signal  \nLCDC0_HSYNC  O LCDC0 RGB interface horizontial sync pulse, \nMCU i80 interface WEN signal  \nLCDC0_DEN  O LCDC0 RGB interface data enable, MCU i80 \ninterface REN signal  \nLCDC0_DATA[23:0]  I/O LCDC0 data output/input  \n \n \nInterface  Pin Name  Direction  Description  \nLCDC1  lcdc1_dclk  O LCDC1 RGB interface display clock out, MCU i80 \ninterface RS signal  \nlcdc1_vsync  O LCDC1 RGB interface vertival sync pulse, MCU \ni80 interface CSN signal  \nlcdc1_hsync  O LCDC1 RGB interface horizontial sync pulse, \nMCU i80 interface WEN signal  \nlcdc1_den  O LCDC1 RGB interface data enable, MCU i80 \ninterface REN signal  \nlcdc1_data[23:0]  I/O LCDC1 data output/input  \n \n \nInterface  Pin Name  Direction  Description  \nCamera IF  CIF_CLKIN  I Camera0 interface input pixel clock  \ncif_clkout  O Camera0 interface output work clock  \nCIF_VSYNC  I Camera0 interface vertical sync signal  \nCIF_HREF  I Camera0 interface horizontial sync signal  \ncif_data[1:0]  I Camera0 interface low 2 -bit input pixel data  \nCIF_DATAIN[9:2]  I Camera0 interface middle  low 8-bit input pixel \ndata \ncif_data[11:10]  I Camera0 interface middle high 2 -bit input pixel \ndata \n CIF_DATA_15_12  \n[15:12]  I Camera0 interface high 4-bit input pixel data  \n \n \nInterface  Pin Name  Direction  Description  \nRMII rmii_clkout  O RMII REC_CLK output  \nrmii_clkin  I RMII REF_CLK input \nrmii_tx_en  O rmii transfer enable  \nrmii_txd1  O rmii transfer data  \nrmii_txd0  O rmii transfer data  \nrmii_rx_err  I rmii receive error  \nrmii_crs_dvalid  I rmii carrier sense / receive data valid input  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 45  rmii_rxd1  I rmii receive data  \nrmii_rxd0  I rmii receive data  \nmii_md  I/O mii management interface data  \nmii_mdclk  O mii management interface clock  \n \n \nInterface  Pin Name  Direction  Description  \nPWM pwm3  O Pulse Width Modulation output  \npwm2  O Pulse Width Modulation output  \npwm1  O Pulse Width Modulation output  \npwm0  O Pulse Width Modulation output  \n \n \nInterface  Pin Name  Direction  Description  \nGPS gps_rfclk  I GPS reference clock  \ngps_sig  I GPS SIG input  \ngps_mag  I GPS MAG input  \n \n \nInterface  Pin Name  Direction  Description  \nI2C i2c0_sda  I/O I2C0 data  \ni2c0_scl  I/O I2C0 clock  \ni2c1_sda  I/O I2C1 data  \ni2c1_scl  I/O I2C1 clock  \ni2c2_sda  I/O I2C2 data  \ni2c2_scl  I/O I2C2 clock  \ni2c3_sda  I/O I2C3 data  \ni2c3_scl  I/O I2C3 clock  \ni2c4_sda  I/O I2C4 data  \ni2c4_scl  I/O I2C4 clock  \n \n \nInterface  Pin Name  Direction  Description  \nUART  uart0_sin  I UART0 searial data input  \nuart0_sout  O UART0 searial data output  \nuart0_cts_n  I UART0 clear to send  \nuart0_rts_n  O UART0 request to send  \nuart1_sin  I UART1 searial data input  \nuart1_sout  O UART1 searial data output  \nuart1_cts_n  O UART1 clear to send  \nuart1_rts_n  I UART1 request to send  \nuart2_sin  I UART2 searial data input  \nuart2_sout  O UART2 searial data output  \nuart3_sin  I UART3 searial data input  \nuart3_sout  O UART3 searial data output  \nuart3_cts_n  I UART3 clear to send  \nuart3_rts_n  O UART3 request to send  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 46   \n \nInterface  Pin Name  Direction  Description  \nUSB OTG \n2.0 OTG_DM  N/A USB OTG 2.0 Data signal DM  \nOTG_RKELVIN  N/A USB OTG 2.0 Transmitter Kelvin Connection to \nResistor Tune Pin  \nOTG_DP  N/A USB OTG 2.0 Data signal DP  \nOTG_VBUS  N/A USB OTG 2.0 5 -V power supply pin  \notg_drv_vbus  O USB OTG 2.0 drive VBUS  \n \n \nInterface  Pin Name  Direction  Description  \nUSB Host \n2.0 HOST_DM  N/A USB HOST 2.0 Data signal DM  \nHOST_RKELVIN  N/A USB HOST 2.0 Transmitter Kelvin Connection to \nResistor Tune Pin  \nHOST_DP  N/A USB HOST 2.0 Data signal DP  \nHOST_VBUS  N/A USB HOST 2.0 5 -V power supply pin  \nhost_drv_vbus  O USB HOST 2.0 drive VBUS  \n \n \nInterface  Pin Name  Direction  Description  \nHSIC HSIC_DATA  N/A HSIC DATA signal  \nHSIC_STROBE  N/A HSIC STROBE signal  \n \n \nInterface  Pin Name  Direction  Description  \nSAR-ADC SARADC_AIN[i]  \n(i=0~ 2) N/A SAR-ADC input signal for 3 channel  \n \n \nInterface  Pin Name  Direction  Description  \neFuse  EFUSE_VDDQ  N/A eFuse program and sense power  \n \n \n2.9 RK3188 IO Type  \nThe following list shows IO type except DDR IO and all of Power/Ground IO .  \n \nTable 2-5 RK3188 IO Type List  \nType  Diagram  Description  Pin Name  \nA  Analog IO Cell  with IO \nvoltage  EFUSE_VQPS  \nB  Dedicated Power supply to \nInternal Macro with IO \nvoltage  SARADC_AIN[2:0]  \n\nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 47  C \n Crystal Oscillator with high \nenable  XIN24M/XOUT24M  \nD \n Tri-state output pad with \ninput, which \npullup/pulldown, slew rate \nand drive strength is \nconfigurable  Part of digital \nGPIO \n \n \n \n \n \n \n\nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 48  Chapter 3  Electrical Specification  \n3.1 Absolute Maximum Ratings  \nTable 3-1 RK3188 absolute maximum ratings  \nParamerters  Related Power Group  Max Unit \nDC supply voltage for Internal digital logic  AVDD,  \nCVDD,  \nPVDD,  \nUSBDVDD  1.4 V \nDC supply voltage for Digital GPIO  \n(except for SAR -ADC, PLL, USB, DDR IO)  LCD0_VCC0,LCD0_VCC1, \nLCD1_VCC,  \nCIF_VCC  \nPVCC_3V3,  \nAP0_VCC,AP1_VCC,  \nFLASH_VCC,  \nVCCIO0,VCCIO1  3.6 V \nDC supply voltage for DDR IO  MVDD  1.95 V \nDC supply voltage for Analog part of SAR -ADC ADCVDD_1V8  1.98 V \nDC supply voltage for Analog part of PLL  APLL_1V0  \nCGPLL_1V0  \nDPLL_1V0  1.3 V \nDC supply voltage for Analog part of USB \nOTG/Host2.0  USBVDD_1V8  \nUSBVDD_3V3  1.98 \n3.63 V \nAnalog Input voltage  for SAR -ADC ADCVDD_1V8  1.98 V \nAnalog Input voltage for DP/DM/VBUS of USB \nOTG/Host2.0   5 V \nDigital input voltage for input buffer of GPIO   3.6 V \nDigital output voltage for output buffer of GPIO   3.6 V \nStorage Temperature  Tstg 125 ℃ \nMax Conjunction Temperature  Tj 125 ℃ \n \nAbsolute maximum ratings specify the values beyond which the device may be damaged \npermanently. Long -term exposure to absolute maximum ratings conditions may affect device \nreliability.  \n \n3.2 Recommended Operating Conditions  \nTable 1 -7 describes the recommended operating condition for every clock domain.  \n \nTable 3-2 RK3188 recommended operating conditions  \nParameters  Symbol  Min Typ Max Units  \nInternal digital logic  Power  \n（except USB OTG)  AVDD,  \nCVDD,  \nPVDD  0.9 1.0 1.4 V \nDigital GPIO \nPower(3.3V/2.5V/1.8V)  VCCIO0,VCCIO1,  3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 V \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 49  Digital GPIO \nPower(3.3V/2.5V/1.8V)  LCD0_VCC0, \nLCD0_VCC1, LCD1_VCC,  \nCIF_VCC,  \nPVCC,  \nFLASH_VCC,  \nAP0_VCC, AP1_VCC  3 \n2.25 \n1.62 3.3 \n2.5 \n1.8 3.6 \n2.75 \n1.98 V \nDDR IO (DDR3 mode)  Power  MVDD  1.425  1.5 1.575  V \nDDR IO (LPDDR2 mode)  \nPower  MVDD  1.14 1.2 1.3 V \nDDR reference supply (VREF) \nInput  VREF 0.49*MVDD  0.5*MVDD  0.51*MVDD  V \nDDR External termination \nvoltage    VREF- \n40mV  VREF VREFi+ \n40mV  V \nPLL Analog Power  APLL_1V0  \nCGPLL_1V0  \nDPLL_1V0  0.9 1.0 1.1 V \nSAR-ADC Analog Power  ADCVDD_1V8  1.62 1.8 1.98 V \nUSB OTG/Host2.0 Digital Power  USBDVDD_1V0  0.9 1.0 1.1 V \nUSB OTG/Host2.0 Analog \nPower(1.8V)  USBVDD_1V8  1.62 1.8 1.98 V \nUSB OTG/Host2.0 Analog \nPower(3.3V)  USBVDD_3V3  3.069  3.3 3.63 V \nUSB OTG/Host2.0 external \nresistor  REXT NA 200 NA Ohm \nHSIC Analog Power  USBDVDD_1V0  1.1 1 0.9   \nPLL input clock frequency    N/A 24 N/A MHz \nMax CPU frequency    1.6  GHz \nAmbient Operating \nTemperature ○2 Ta 0 25 80 ℃ \nNotes :  ①：Symbol name is same as the pin name in the io descriptions  \n    ○2 with the reference software setup , the reference software will limit the chipset temperature about \n80℃ \n \n \n3.3 DC Characteristics  \n \nTable 3-3 RK3188 DC Characteristics  \nParameters  Symbol  Min Typ Max Units  \nDigital \nGPIO \n@3.3V  Input Low Voltage  Vil -0.3 0 3.3x0.3  V \nInput High Voltage  Vih 3.3x0.7  3.3 3.3+0.3  V \nOutput Low Voltage  Vol -0.3 NA NA V \nOutput High Voltage  Voh NA NA 3.6 V \nThreshold Point  Vtr+ 1.53 1.46 1.43 V \nVtr- 1.19 1.12 1.05 V \nPullup Resistor  Rpu 33.7 58 101.5  Kohm  \nPulldown Resistor  Rpd 34.2 60.1 109.3  Kohm  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 50  Digital \nGPIO  \n@1.8V  Input Low Voltage  Vil -0.3 0 1.8x0.3  V \nInput High Voltage  Vih 1.8x0.7  1.8 1.8 + 0.3  V \nOutput Low Voltage  Vol -0.3 NA NA V \nOutput High Voltage  Voh NA NA 1.8+0.3  V \nThreshold Point  Vtr+ 1.23 1.12 1.03 V \nVtr- 0.91 0.82 0.73 V \nPullup Resistor  Rpu 35 62.9 120 Kohm  \nPulldown Resistor  Rpd 35.1 61 113.9  Kohm  \nDDR IO  \n@DDR3 \nmode  Input High Voltage  Vih_ddr  VREF + 0.09  NA MVDD  V \nInput Low Voltage  Vil_ddr  -0.3 0 VREF - 0.09 V \nOutput High Voltage  Voh_ddr  0.8xMVDD  NA N/A V \nOutput Low Voltage  Vol_ddr  N/A NA 0.2*MVDD  V \nInput termination \nresistance(ODT) to \nVDDIO_DDRi/2 \n(i=0~6)  Rtt 100 \n54 \n36 120 \n60 \n40 140 \n66 \n44 Ohm \nDDR IO  \n@LPDDR2 \nmode  Input High Voltage  Vih_ddr  VREF + 0.13  NA MVDD  V \nInput Low Voltage  Vil_ddr  -0.3 NA VREF - 0.13 V \nOutput High Voltage  Voh_ddr  0.9*VREF  NA NA V \nOutput Low Voltage  Vol_ddr  NA NA 0.1*VREF  V \n \n \n3.4 Recommended Operating Frequency  \nTable 3-4 Recommended operating frequency for PD_ALIVE domain  \nParameter  Condition  Symbol  MIN TYP MAX Unit \nXIN Oscillator  1.0V , 25 ℃ \nIO_XIN24M  24 24 24 \nMHz 1.1V , -40 ℃ 24 24 24 \n0.9V , 125 ℃ 24 24 24 \nDDR PLL  1.0V , 25 ℃ \nddr_pll_clk  N/A N/A 1238 \nMHz 1.1V , -40 ℃ N/A N/A 1346 \n0.9V , 125 ℃ N/A N/A 1118 \nARM PLL  1.0V , 25 ℃ \narm_pll_clk  N/A N/A 1598 \nMHz 1.1V , -40 ℃ N/A N/A 2161 \n0.9V , 125 ℃ N/A N/A 1165 \nCODEC PLL  1.0V , 25 ℃ \ncocec_pll_clk  N/A N/A 1170 \nMHz 1.1V , -40 ℃ N/A N/A 1647 \n0.9V , 125 ℃ N/A N/A 831 \nGENERAL PLL  1.0V , 25 ℃ \ngeneral_pll_clk  N/A N/A 1341 \nMHz 1.1V , -40 ℃ N/A N/A 1784 \n0.9V , 125 ℃ N/A N/A 963 \nUART1CLK  1.0V , 25 ℃ \nclk_uart1  N/A N/A 50 \nMHz 1.1V , -40 ℃ N/A N/A 50 \n0.9V , 125 ℃ N/A N/A 50 \nTIMER 3 CLK 1.0V , 25 ℃ \nclk_timer3  N/A N/A 24 \nMHz \n1.1V , -40 ℃ N/A N/A 24 \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 51  0.9V , 125 ℃ N/A N/A 24 \n \n \n3.5 Electrical Characteristics for General IO  \nTable 3-5 RK3188 Electrical Characteristics for Digital General IO  \n                                                 \nParameters  Symbo\nl Test condition  Min Typ Ma\nx Units  \nDigital \nGPIO \n@3.3V  Input leakage current  Ii Vin = 3.3V or 0V  NA NA 10 uA \nTri-state output \nleakage current  Ioz Vout = 3.3V or 0V  NA NA 10 uA \nHigh level input \ncurrent  Iih Vin = 3.3V, pulldown \ndisabled  NA NA 10 uA \nVin = 3.3V, pulldown \nenabled  NA NA 106\n.4 uA \nLow level input \ncurrent  Iil Vin = 0V, pullup disabled  NA NA 10 uA \nVin = 0V, pullup enabled  NA NA 107\n.8 uA \nDigital \nGPIO  \n@1.8V  Input leakage current  Ii Vin = 1.8V or 0V  NA NA 10 uA \nTri-state output \nleakage current  Ioz Vout = 1.8V or 0V  NA NA 10 uA \nHigh level input \ncurrent  Iih Vin = 1.8V, pulldown \ndisabled  NA NA 10 uA \nVin = 1.8V, pulldown \nenabled  NA NA 61.\n3 uA \nLow level input \ncurrent  Iil Vin = 0V, pullup disabled  NA NA 10 uA \nVin = 0V, pullup enabled  NA NA 61.\n4 uA \n \n \n3.6 Electrical Characteristics for PLL  \nTable 3-6 RK3188 Electrical Characteristics for PLL  \nParameters  Symbol  Test condition  Min Typ Max Units  \nPLL Input clock \nfrequency  Fin Fin = Fref * NR ① \n@1.0V  0.032  NA 2200 MHz \nComparison \nfrequency  Fref Fref = Fin/NR@1.0V  0.032  N/A 50 MHz \nVCO operating range  Fvco Fvco = Fref * NF ① \n@1.0V  1100 N/A 2200 MHz \nOutput clock \nfrequency  Fout Fout = Fvco/NO ① \n@1.0V  30 N/A 2200 MHz \nLock time  Tlt   N/A 350 500  Cycles of \ndivided \nreference \nclock \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 52  Power consumption  \n(normal mode)  N/A   N/A 4 N/A mW \nPower consumption  \n (standby mode)  N/A   N/A 100 N/A uW \nPower consumption  \n(power -down mode)  N/A No clock input to PLL  \npower down signal high,  \n80C temperature  N/A 10 N/A uW \n \nNotes :   ①:NR is the input divider value;  \nNF is the feedback divider value;  \nNO is the output divider value  \n \n \n3.7 Electrical Characteristics for SAR -ADC \nTable 3-7 RK3188 Electrical Characteristics for SAR -ADC  \nParameters  Symbol  Test condition  Min Typ Max Units  \nADC resolution      N/A 10 N/A bits \nConversion speed  Fs The duty cycle should \nbe between \n40%~60%  NA N/A 1 MSPS  \nDifferential Non Linearity  DNL   N/A ±1 N/A LSB \nIntegral Nn Linearity  INL   N/A ±2 N/A LSB \nGain Error  Egain    -8 N/A 8 LSB \nOffset Error  Eoffset    -8 N/A 8 mV \nAnalog Supply \nCurrent(VDDA_SARADC)      N/A 200 N/A uA \nDigital Supply Current      N/A 50 N/A uA \nPower Down Current from AVDD      NA 0.5 NA uA \nPower Down Current from DVDD      N/A 1 N/A uA \nPower up time      N/A 7 N/A 1/Fs \n \n \n3.8 Electrical Characteristics for USB OTG /Host2.0 Interface  \nTable 3-8 RK3188 Electrical Characteristics for USB OTG/Host2.0 Interface  \nParameters  Symbol  Test condition  Min Typ Max Units  \nHS transmit, \nmaximum transition \ndensity  \n(all 0's data in \nDP/DM)  Current From \nOTG_DVDD    \n55℃ , \nUSBDVDD_1V0 = \n1.0V \nUSBVDD_1V8=1.0V  \nUSBVDD_3V3=3.3V,  \n15-cm USB cable \nattached to DP/DM  N/A 6.151  N/A mA \nCurrent From \nOTG_VDD33    N/A 4.97 N/A mA \nCurrent From \nOTG_VDD18    N/A 18.5 N/A mA \nHS transmit, \nminimum transition \ndensity  Current From \nOTG_DVDD    N/A 5.521  N/A mA \nCurrent From \nOTG_VDD33    N/A 3.63 N/A mA \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 53  (all 1's data in \nDP/DM)  Current From \nOTG_VDD18    N/A 15.5 N/A mA \nHS idle mode  Current From \nOTG_DVDD    N/A 5.841  N/A mA \nCurrent From \nOTG_VDD33    N/A 3.19 N/A mA \nCurrent From \nOTG_VDD18    N/A 6.58 N/A mA \nFS transmit, \nmaximum transition \ndensity  \n(all 0's data in \nDP/DM)  Current From \nOTG_DVDD    N/A 4.251  N/A mA \nCurrent From \nOTG_VDD33    N/A 11.81  N/A mA \nCurrent From \nOTG_VDD18    N/A 6.56 N/A mA \nLS transmit, \nmaximum transition \ndensity  \n(all 0's data in \nDP/DM)  Current From \nOTG_DVDD    N/A 5.171  N/A mA \nCurrent From \nOTG_VDD33    N/A 12.81  N/A mA \nCurrent From \nOTG_VDD18    N/A 6.61 N/A mA \nSuspend mode  Current From \nOTG_DVDD    N/A 53.4 N/A uA \nCurrent From \nOTG_VDD33    N/A 1.1 N/A uA \nCurrent From \nOTG_VDD18    N/A 6.6 N/A uA \nSleep  mode  Current From \nOTG_DVDD    N/A 0.113  N/A mA \nCurrent From \nOTG_VDD33    N/A 0.1 N/A uA \nCurrent From \nOTG_VDD18    N/A 0.004  N/A mA \n \n3.9 Electrical Characteristics for HSIC  Interface  \nTable 3-9 RK3188 Electrical Characteristics for HSIC Interface  \nParameters  Symbol  Test condition  Min Typ Max Units  \nHS transmit, \nmaximum transition \ndensity  Current From \nDVDD    55℃ , \nVDD12 = 1.2V,  \nDVDD = 1.0V ,  \n12MHz reference \nclock \n10pF load on \nSTROBE  N/A 3.26 N/A mA \nCurrent From \nVDD12    N/A 10.20  N/A mA \nHS transmit, \nminimum transition \ndensity  Current From \nDVDD    N/A 3.05 N/A mA \nCurrent From \nVDD12    N/A 8.28 N/A mA \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 54  HS idle mode  Current From \nDVDD    N/A 2.71 N/A mA \nCurrent From \nVDD12    N/A 0.001  N/A mA \nHS Receive  Current From \nDVDD    N/A 3.07 N/A mA \nCurrent From \nVDD12    N/A 1.58 N/A mA \nSuspend  mode  Current From \nDVDD    N/A 0.012  N/A mA \nCurrent From \nVDD12    N/A 0.3 N/A uA \nSleep  mode  Current From \nDVDD    N/A 0.049  N/A mA \nCurrent From \nVDD12    N/A 0.6 N/A uA \n \n3.10  Electrical Characteristics for DDR IO  \nTable 3-10 RK3188 Electrical Characteristics for DDR IO  \nParameters  Symbol  Test condition  Min Typ Max Units \nDDR IO  \n@DDR3 mode  VDDIO_DDR standby \ncurrent, ODT OFF     @ 1.5V , \n125℃ NA 0.01 2.11 uA \n Input leakage current, \nSSTL mode, unterminated     @ 1.5V , \n125℃ NA 0 0.53 uA \nDDR IO  \n@LPDDR2 mode  Input leakage current     @ 1.2V , \n125℃ NA 0 0.49 nA \n VDD(1.2V) quiescent \ncurrent     @ 1.2V , \n125℃ NA 0 1.89 uA \n \n \n3.11  Electrical Characteristics for eFuse  \nTable 3-11 RK3188 Electrical Characteristics for eFuse  \n  Parameters  Symbol  Test \ncondition  Min Typ Max Units  \nActive mode  VDD current in Read \nmode  Iread_vdd  nomal read  NA NA 8 mA \nVDD current in PGM mode  Ipgm_vdd  STROBE high  NA NA 0.2 mA \nVQPS current in PGM \nmode  Ipgm_vqps  STROBE high  NA NA 14 mA \nstandby \nmode  VDD current in standby \nmode  Istandby_vdd  Standby  NA NA 60 uA \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 55  Chapter 4  Timing Specification  \n4.1 DDR Timing Diagram  \nDDR3 Read/Write Access Timing  \nD D D DCK/CK_B\nCMD\nDQS/DQS_B\nDQ/DMWL=AL+CWL=4\nwritetistih\ntwpretdshtdss twpst\ntdstdh\n \nFig. 4-1 DDR3 burst write operation: AL=0,CWL=4, BC4  \n \nD D D DCK/CK_B\nCMD\nDQS/DQS_B\nDQRL = AL + CL = 5\nreadtistih\ntrpretdqscktrpst\ntqhtchtcl\ntdqsq tdqsqtqh\n \nFig. 4-2 DDR3 burst read operation: AL=0,CL=5, BC4  \n \nTable 4-1 meaning of the parameter  in Fig.1 -1 and Fig.1 -2 \nParameter  Min. Typ. Max. Unit \ntch CK HIGH pulse width  0.43 - - tCK \ntcl CK LOW pulse width  0.43 - - tCK \ntds DQ and DM input setup time \n(differential strobe)  25 - - ps \ntdh DQ and DM input hold time \n(differential strobe)  100 - - ps \ntdss DQS falling edge to CK setup time  0.2 - - tCK \ntdsh DQS falling edge hold time from CK  0.2 - - tCK \ntis Address and control input setup time  125 - - ps \ntih Address and control input hold time  200 - - ps \ntwpre Write preamble  0.9 - - tCK \ntwpst Write postamble  0.3 - - tCK \ntrpre Read preamble  0.9 - 1.1 tCK \ntrpst Read postamble  0.3 - 0.5 tCK \ntdqsck DQS output access time from \nCK/CK_n  -300 - +300  ps \ntdqsq DQS-DQ skew for DQS and \nassociated DQ signals  - - 150 ps \ntqh DQ/DQS output hold time from DQS 0.38 - - tCK \nNote： This table is for DDR3 -1066. \nLPDDR2 Read/Write Access Timing  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 56  \nD D D DCK/CK_B\nCMD\nDQS/DQS_B\nDQ/DMwritetistih\ntwpretdshtdss twpst\ntdstdh \nFig. 4-3 LPDDR2 burst write operation: WL=1,BL=4  \n \nD D D DCK/CK_B\nCMD\nDQS/DQS_B\nDQRL = 3\nreadtistih\ntrpretdqscktrpst\ntqhtchtcl\ntdqsq tdqsqtqh\n \nFig. 4-4 LPDDR2 burst read operation: RL=3, BL=4  \n \nTable 4-1 meaning of the parameter in Fig.1 -3 and Fig.1 -4 \nParameter  Min. Typ. Max. Unit \ntch CK HIGH pulse width  0.43 - 0.57 tCK \ntcl CK LOW pulse width  0.43 - 0.57 tCK \ntds DQ and DM inputsetup time  0.21 - - ns \ntdh DQ and DM input hold time  0.21 - - ns \ntdss DQS falling edge to CK setup time  0.2 - - tCK \ntdsh DQS falling edge hold time from CK  0.2 - - tCK \ntis Address and control input setup \ntime 0.22 - - ns \ntih Address and control input hold time  0.22 - - ns \ntwpre Write preamble  0.35 - - tCK \ntwpst Write postamble  0.4 - - tCK \ntrpre Read preamble  0.9 - - tCK \ntrpst Read postamble  tcl -0.05 - tcl -0.05 tCK \ntdqsck DQS output access time from \nCK/CK_n  2.5 - 5.5 ns \ntdqsq DQS-DQ skew for DQS and \nassociated DQ signals  - - 0.2 ns \ntqh DQ/DQS output hold time from DQS  tqhp- tqhs - - ns \nRL Read Latency  8 - - tCK \nWL Write Latency  4 - - tCK \nNote： This table is for LPDDR2 S4-1066. \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 57  4.2 SMC Timing Diagram  \nAclk_smc\nclk_csn0\nclk_oe_n\nclk_addrtrc=3T+trcsk0\ntrc=T+tcs02oe toe2cs0\ntadd2cs0tcs02add\n \nFig. 4-5 SMC timing diagram of asynchronous read  \n \nD Aclk_smc\nsmc_csn1\nsmc_adv_n\nsmc_we_n\nsmc_datatwc=5T+trcsk1\ntcs12advT+tadvsk\n2T+tcs12we2T+twesk\ntcs12datda2cs1\n \nFig. 4-6 Asynchronous Write Timing Diagram In Multiplexed Mode  \n \nTable 4-3 Meaning of The Parameter in Fig.2 -1 and Fig.2 -2 \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntrcsk0 Rise and fall skew for smc_csn0  -4 47 872 ps \ntrcsk1 Rise and fall skew for smc_csn1  77 117 -20 ps \ntwesk Rise and fall skew for smc_we_n  -27 5 22 ps \ntcs02oe smc_csn0 valid to smc_oe_n valid skew  46 93 157 ps \ntcs12oe smc_csn1 valid to smc_oe_n valid skew  1004 1631 2631 ps \ntoe2cs0 smc_oe_n invalid  to smc_csn0 invalid skew  -71 -124 -189 ps \ntoe2cs1 smc_oe_n invalid to smc_csn1 invalid skew  -1110 -1732 -2556 ps \ntcs02add  smc_csn0 valid to smc_addr valid skew  3 -33 22 ps \ntcs12add  smc_csn1 valid to smc_addr valid skew  961 1505 2496 ps \ntadd2cs0  smc_addr invalid to smc_csn0 invalid skew  0 -14 -109 ps \ntadd2cs1  smc_addr invalid to smc_csn1 invalid skew  -1038 -1622 -2476 ps \ntcs02we smc_csn0 valid to smc_we_n valid skew  230 347 491 ps \ntcs12we smc_csn1 valid to smc_we_n valid skew  1188 1886 2966 ps \ntadvsk Rise and fall skew for smc_adv_n  -27 12 31 ps \ntcs02adv  smc_csn0 valid to smc_adv_n valid skew  -96 -79 -112 ps \ntcs12adv  smc_csn1 valid to smc_adv_n valid skew  861 1459 2362 ps \ntcs02da smc_csn0 valid to smc_data valid skew  -166 -258 -294 ps \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 58  tcs12da smc_csn1 valid to smc_data valid skew  791 1280 2179 ps \ntda2cs0 smc_data invalid to smc_csn0 invalid skew  170 210 207 ps \ntda2cs1 smc_data invalid to smc_csn1 invalid skew  -868 -1397 -2159 ps \n \n \n4.3 Nandc Timing Diagram  \nFollowing figures show the flash timing diagram for different flash interface.  \nParameters in red are flash characteristic s determined by flash device.  \nParameters in green are NandC characteristic s determined by those parameters in red  \n(FMWAIT _ASYN/FMWAIT_SYN) .  \nThe relationship between red parameters and green parameters for different flash interface is \nshown in following description .  \nNotes:  \nTcsrw=FMWAIT _ASYN [17:12] , trwpw=FMWAIT _ASYN [10:5] , trwcs=FMWAIT _ASYN [4:0] ; \nTfclk=FMWAIT_SYN[2:0] , tpre=FMWAIT_SYN[8:3] , tpst=FMWAIT_SYN[14:9]  \n4.3.1 Asynchronous Interface  \na. Asynchronous Address/Command Latch Cycle  \nFLASHn_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRNAsynchronous Command/Address Latch Cycle\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7 for asyn8x\ni=0~15 for asyn16xtcs tch\ntcls tclh\ntcsrw trwpw trwcs\ntwp\ntds tdhtcsrw trwpw trwcs\ntwp\ntds tdhtals talh\nCOMMAND ADDRESSmin=1 hclk min=1 hclk\n \nFig. 4-7 NandC Asyn8x/16x Address/Command Latch Cycle  \nb. Asynchronous Data Input Cycles  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 59  \nFLASHi_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7 for asyn8x\ni=0~15 for asyn16xAsynchronous Data Input Cycles\nFLASH_WRN\ntds tdhtcsrw trwpw trwcs\ntrptcsrw trwpw trwcs\ntrp treh treh\ntrea\ntrhoh tds tdhtcea tch\nmin=1 hclk min=1 hclk\nDin M Din M+1 Din M+2 \nFig. 4-8 NandC Asyn8x/16x Data Input Cycles  \n \nc. Asynchronous Data Output Cycles  \nFLASHi_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRN\nFLASH_DATA[i]\ni=0~7 for asyn8x\ni=0~15 for asyn16xAsynchronous Data Output Cycles\nFLASH_RDNtcsrw trwpw trwcs\ntwptcsrw trwpw trwcs\ntwh\ntds tdh tds tdhtcs tch\nmin=1 hclkmin=1 hclk\nDin M Din M+1 Din M+2\n \nFig. 4-9 NandC Asyn8x/16x  Data Output Cycles  \n \nTable 4-4 NandC I/O Skew: Asyn8x/Asyn16x  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max. Unit \ntwrn Chip latency for FLASH_WRN  3.3 4.8 7.0 ns \ntrdn Chip latency for FLASH_RDN  3.3 4.8 7.0 ns \ntcle2wrn Skew from FLASH_CLE to \nFLASH_WRN  - - 0.1 ns \ntale2wrn Skew from FLASH_ALE to \nFLASH_WRN  - - 0.4 ns \ntdqo2wrn  Skew from FLASH_DATA \noutput(asyn8x/asyn16x) to \nFLASH_WRN  - - 0.2 ns \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 60  tdi Chip latency for FLASH_DATA \ninput(asyn8x/asyn16x)  - - 2.0/2.2 ns \n \n4.3.2 ONFI Synchronous Interface  \na. ONFI synchronous Address/Command Latch Cycle  \nFLASHi_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRNONFI Synchronous Command/Address Cycle\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7tcalstcalh\ntcastcahtcalstcalh\ntfclktfclktcs tch\ntck\ntckhtckl\ntcastcahtfclktfclk\nCOMMAND ADDRESS\n \nFig. 4-10 NandC ONFI Syn Address/Command Latch Cycle  \n \nb. ONFI Synchronous Data Input Cycles  \nFLASHi_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRNONFI Synchronous Data Input Cycle\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7tfclk\nD\n0D\n1D\n2D\n3D\n4D\n5D\n6D\n7\ntdqsqtcals\nFLASH_DQStcs tcs\nthpthp\n(tpre/2tfclk+1.5)*2tfclktwrck\ntdqsdtdqscktdqsck\ntqhtcalstcals tcalhtcals\ntcalhtcals\ntfclk\n(tpst/2tfclk+2.5)*2tfclk\n \nFig. 4-11 NandC ONFI Synchronous Data Input Cycles  \n \nc. ONFI Synchronous Data Output Cycles  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 61  \nFLASHi_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRNONFI Synchronous Data Output Cycle\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7 D0D1D2D3D4D5D6D7tcalstcals tcalhtcals\ntdhtdsFLASH_DQStcs tch\ntck\ntckhtckh\ntdqss=1\ntdqss\ntdqshtdqsltdsstdshtcalhtcals\ntfclktfclk \nFig. 4-12 NandC ONFI Syn Data Output Cycles  \n \nTable 4-5 NandC I/O Skew: ONFI Synchronous  \n*timing condition: VCCIO=1.8 V, C L≤8pF, drive strength 8mA  \nParameter  Min.  Typ.  Max.  Unit \ntwrn Chip latency for FLASH_WRN  3.5 5.0 7.2 ns \ntrdn2wrn  Skew from FLASH_RDN to \nFLASH_WRN  -0.2 - - ns \ntcle2wrn Skew from FLASH_CLE to \nFLASH_WRN  -0.2 - - ns \ntale2wrn Skew from FLASH_ALE to \nFLASH_WRN  -0.2 - - ns \ntdqo2wrn  Skew from FLASH_DATA \noutput(P) to FLASH_WRN  -0.3 - - ns \ntdqso Chip latency for FLASH_DQS \noutput  3.6 5.1 7.3 ns \ntdqo2dqso  Skew from FLASH_DATA \noutput(R/F) to FLASH_DQS \noutput  -0.4/ \n-0.4   ns \ntdqsi Chip latency for FLASH_DQS \ninput 1.3 1.8 2. 6 ns \ntdqi2dqsi  Skew from FLASH_DATA \ninput(R/F) to FLASH_DQS \ninput -\n1.3/0.3    ns \n \n4.3.3 Toggle Interface  \na. Toggle  Address/Command Latch Cycle  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 62  \nFLASHn_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRNToggle Command/Address Latch Cycle\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7tcs tch\ntcls tclh\ntcsrw trwpw trwcs\ntwp\ntds tdhtcs tch\ntcsrw trwpw trwcs\ntwp\ntds tdhtals talhmin=1 hclk min=1 hclk\nCOMMAND ADDRESS \nFig. 4-13 NandC Toggle Address/Command Latch Cycle  \n \nb. Toggle  Data Input Cycles  \nToggle Data Input Cycle\nFLASHi_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRN\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7FLASH_DQStdqshtdqsltfclktfclktrehtrp\nD\n0D\n1D\n2D\n3D\n4D\n5D\n6D\n7\ntdqsq tqhtrpre\ntpretrpst\ntpsttcs\n \nFig. 4-14 NandC Toggle Data Input Cycles  \n \nc. Toggle  Data Output  Cycles  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 63  \nFLASHi_CSN\nFLASH_CLE\nFLASH_ALE\nFLASH_WRNToggle Data Output Cycle\nFLASH_RDN\nFLASH_DATA[i]\ni=0~7 D0D1D2D3D4D5D6D7tdhtdsFLASH_DQStwpre twpst\ntdqshtdqsl\ntfclktfclk \nFig. 4-15 NandC Toggle Data Output Cycles  \n \nTable 4-6 NandC I/O Skew: Toggle  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nSymbol  Parameter  Min.  Typ.  Max.  Unit \ntwrn Chip latency for LASH_WRN  3.3 4.8 7.2 ns \ntrdn Chip latency for FLASH_RDN  -0.022  -0.016  -0.035  ns \ntcle2wrn Skew from FLASH_CLE to \nFLASH_WRN  -0.064  -0.081  -0.118  ns \ntale2wrn Skew from FLASH_ALE to \nFLASH_WRN  -0.071  -0.100  -0.163  ns \ntdqo2wrn  Skew from FLASH_DATA \noutput(P) to FLASH_WRN  -0.092  -0.095  -0.147  ns \ntdqso Chip latency for FLASH_DQS \noutput  3.604  5.094  7.308  ns \ntdqo2dqso  Skew from FLASH_DATA \noutput(R/F) to FLASH_DQS \noutput  -0.380/  \n-0.414  -0.369/  \n-0.426  -0.302/  \n-0.395  ns \ntdqsi Chip latency for FLASH_DQS \ninput 1. 295  1. 764  2. 5334  ns \ntdqi2dqsi  Skew from FLASH_DATA \ninput(R/F) to FLASH_DQS \ninput -0.944/  \n0.343  -1.068/  \n0.240  -1.296/  \n0.158  ns \n4.4 eMMC Timing Diagram  \n \n4.4.1 CMD Interface Timing  \ntcko\nemmc_clkout\nemmc_cmdtodly tos toh tis tih\ncmd_out cmd_in\n \nFig. 4-16 eMMC CMD Interface Timing  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 64   \n                    Table 4-7 eMMC CMD Interface Timing  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 8mA(the use_hold_reg must be set 1)  \nParameter  Min. Typ. Max.  Unit \nClock emmc_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 100 MHz \nfod Clock frequency \nIdentification Mode  - 200 400 KHz \ntcko emmc_clkout cycle  10① - - ns \ntr Rise time for emmc_clkout  - - 2.1 ns \ntf Fall time for emmc_clkout  - - 2.0 ns \nInputs emmc_cmd  \ntis Input setup time  2.2 - - ns \ntih Input hold time  1.0 - - ns \nOutputs emmc_cmd  \ntodly Output delay time during \ndata transfer  5.2 - 7.5 ns \ntos Output setup time  2.5 - - ns \ntoh Output hold time  5.2 - - ns \nNote ○1:The max emmc_cclkin and emmc_clkout is 100MHz. \n4.4.2 DAT Interface T iming  \ntcko\nemmc_clkout\nemmc_data[i]todly tos toh tis tih\ndata_out data_in\n \nFig. 4-17 eMMC Data Interface Timing  \n \nTable 4-8 eMMC Data Interface Timing  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \nClock emmc_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 100 MHz \nfod Clock frequency \nIdentification Mode  - - 400 KHz \ntcko emmc_clkout cycle  10① - - ns \ntr Rise time for emmc_clkout  - - 2.1 ns \ntf Fall time for emmc_clkout  - - 2.0 ns \nInputs emmc_data (i=0,1,…,7)  \ntis Input setup time  2.0 - - ns \ntih Input hold time  1.0 - - ns \nOutputs emmc_data (i=0,1,…,7)  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 65  todly Output delay time during \ndata transfer  4.9 - 6.7 ns \ntos Output setup time  3.3 - - ns \ntoh Output hold time  4.9 - - ns \nNote ○1:The max emmc_cclkin and emmc_clkout is 100MHz. \n4.5 DAT Interface T iming , DDR4 Mode  \ntCKO\nemmc_clkout\nemmc_data[i]tosrtohrtosftohf\nDout Dout Din Dintidlyr tidlyf\n \nFig. 4-18 eMMC Data Interface Timing, DDR4 Mode  \n \nTable 4-9 eMMC Data Interface Timing, DDR4 Mode  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \nClock emmc_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 50 MHz \nfod Clock frequency \nIdentification Mode  - - 400 KHz \ntcki 1/2 emmc_cclkin cycle  10① - - ns \ntcko emmc_clkout cycle  20① - - ns \ntr Rise time for e mmc_clkout  - - 2.1 ns \ntf Fall time for emmc_clkout  - - 2.0 ns \nInputs  emmc_data (i=0,1, 2,3) \ntidlyr Input delay for rising edge  - - 7.8 ns \ntidlyf Input delay for falling edge  - - 7.8 ns \nOutputs emmc_data (i=0,1, 2,3) \ntosr Output setup time  for \nrising edge  3.5 - - ns \ntohr Output hold time for rising \nedge 1.3 - - ns \ntosf Output setup time  for \nfalling edge  3.5 - - ns \ntohf Output hold time for falling \nedge 1.3 - - ns \nNote ○1:The max emmc_cclkin and emmc_clkout is 5 0MHz. \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 66  4.6 DAT Interface T iming , DDR8 Mode  \ntCKO\nemmc_clkout\nemmc_data[i]tosrtohrtosftohf\nDout Dout Din Dintidlyr tidlyf\n \nFig. 4-19 eMMC Data Interface Timing, DDR8 Mode  \n \nTable 4-10 eMMC Data Interface Timing, DDR8 Mode  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 8mA,(use_ddr_hold should be selected)  \nParameter  Min. Typ. Max.  Unit \nClock emmc_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 50 MHz \nfod Clock frequency \nIdentification Mode  - - 400 KHz \ntcko emmc_clkout cycle  20① - - ns \ntr Rise time for e mmc_clkout  - - 2.1 ns \ntf Fall time for emmc_clkout  - - 2.0 ns \nInputs emmc_data (i=0,1,…,7)  \ntidlyr Input delay for rising edge  - - 7.8 ns \ntidlyf Input delay for falling edge  - - 7.8 ns \nOutputs emmc_data (i=0,1,…,7)  \ntosr Output setup time  for \nrising edge  3.2 - - ns \ntohr Output hold time for rising \nedge 4.8 - - ns \ntosf Output setup time  for \nfalling edge  3.2 - - ns \ntohf Output hold time for falling \nedge 4.8 - - ns \nNote ○1:The max emmc_cclkin and emmc_clkout is 50MHz. \n4.7 SDMMC Timing Diagram  \n4.7.1CMD Interface Timing  \ntcko\nsdmmc_clkout\nsdmmc_cmdtodly tos toh tis tih\ncmd_out cmd_in\n \nFig. 4-18 SDMMC CMD Interface Timing  \n \n \nTable 4-11 SDMMC CMD Interface Timing  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 67  *timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max.  Unit \nClock sdmmc_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 50 MHz \nfod Clock frequency \nIdentification Mode  - 200 400 KHz \ntcki 1/2 sdmmc_cclkin cycle  10① - - ns \ntcko sdmmc_clkout cycle  20① - - ns \ntr Rise time for \nsdmmc_clkout  - - 3.3 ns \ntf Fall time for sdmmc_clkout  - - 3.3 ns \nInputs sdmmc_cmd  \ntis Input setup time  7.0 - - ns \ntih Input hold time  1.0 - - ns \nOutputs sdmmc_cmd  \ntodly Output delay time during \ndata transfer  - - 6.5 ns \ntos Output setup time  13.5 - - ns \ntoh Output hold time  1.3 - - ns \nNote○1:The max sdmmc_cclkin and sdmmc_clkout is 5 0MHz. \n4.7.2 DAT Interface T iming  \ntcko\nsdmmc_clkout\nsdmmc_data[i]todly tos toh tis tih\ndata_out data_in\n \nFig.4-21SDMMC Data Interface Timing  \n \nTable 4-12 SDMMC Data Interface Timing  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max.  Unit \nClock sdmmc_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 52 MHz \nfod Clock frequency \nIdentification Mode  - - 400 KHz \ntcki 1/2 sdmmc_cclkin cycle  10① - - ns \ntcko sdmmc_clkout cycle 20① - - ns \ntr Rise time for \nsdmmc_clkout  - - \n3.3 ns \ntf Fall time for sd mmc_clkout  - - 3.3 ns \nInputs sdmmc_data (i=0,1,…,7)  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 68  tis Input setup time  7.0 - - ns \ntih Input hold time  1.0 - - ns \nOutputs sdmmc_data (i=0,1,…,7)  \ntodly Output delay time during \ndata transfer  - - 6.5 ns \ntos Output setup time  13.5 - - ns \ntoh Output hold time  1.3 - - ns \nNote ○1:The max sdmmc_cclkin and sdmmc_clkout is 5 0MHz. \n4.7.3 LCDC Timing Diagram  \nVSYNC\nHSYNC\nDEN\nHSYNC\nDCLK\nDEN\nDATAtvh\ntvs\nthsthh\nteh\ntes\ntdstdhtdclk\n \nFig. 4-19 LCDC RGB interface timing (SDR)  \n \nTable 4-13 LCDC0 RGB interface (SDR) signal timing constant  \n*timing condition:  VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \ntdclk Display clock period  5 - - ns \ntvs VSYNC setup to DCLK rising edge  1.6 - - ns \ntvh VSYNC hold from DCLK rising edge 1.5 - - ns \nths HSYNC setup to DCLK rising edge  1.6 - - ns \nthh HSYNC hold from DCLK rising edge  1.5 - - ns \ntes DEN setup to DCLK rising edge  1.4 - - ns \nteh DEN hold from DCLK rising edge  1.5 - - ns \ntds DATA setup to DCLK rising edge  1.5 - - ns \ntdh DATA hold from DCLK rising edge  1.5 - - ns \n \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 69  \nVSYNC\nHSYNC\nDEN\nHSYNC\nDCLK_P\nDEN\nDATAtvh_p\ntvs_p\nths_pthh_p\nteh_p\ntes_p\ntds_p\ntdh_ptdclk\nDCLK_N\nteh_n\ntes_n\ntds_n\ntdh_n \nFig. 4-23 LCDC RGB interface timing (DDR)  \n \nTable 4-14 LCDC0 RGB interface (DDR) signal timing constant  \n*timing condition:  VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \ntdclk Display clock period  6.67 - - ns \ntvs_p VSYNC setup to DCLK_P rising edge  1.4 - - ns \ntvh_p VSYNC hold from DCLK_P rising edge  1.4 - - ns \nths_p HSYNC setup to DCLK_P rising edge  1.4 - - ns \nthh_p HSYNC hold from DCLK_P rising edge  1.4 - - ns \ntes_p DEN setup to DCLK_P rising edge  1.4 - - ns \nteh_p DEN hold from DCLK_P rising edge  1.4 - - ns \ntds_p DEN setup to DCLK_N rising edge  1.4 - - ns \ntdh_p DEN hold from DCLK_N rising edge  1.4 - - ns \ntds_n DATA setup to DCLK_P rising edge  1.4 - - ns \ntdh_n DATA hold from DCLK_P rising edge  1.4 - - ns \ntds_p DATA setup to DCLK_N rising edge  1.4 - - ns \ntdh_p DATA hold from DCLK_N rising edge  1.4 - - ns \n \n \nTable 4-15 LCDC1 RGB interface (SDR) signal timing constant  \n*timing condition:  VCCIO= 3.3V, CL≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \ntdclk Display clock period  5 - - ns \ntvs VSYNC setup to DCLK falling edge  1.8 - - ns \ntvh VSYNC hold from DCLK falling edge  1.6 - - ns \nths HSYNC setup to DCLK falling edge  1.8 - - ns \nthh HSYNC hold from DCLK falling 1.6 - - ns \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 70  edge \ntes DEN setup to DCLK falling edge  1.8 - - ns \nteh DEN hold from DCLK falling edge  1.6 - - ns \ntds DATA setup to DCLK falling edge  1.5 - - ns \ntdh DATA hold from DCLK falling edge  1.5 - - ns \n \nTable -16 LCDC1 RGB interface (DDR) signal timing constant  \n*timing codition:  VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \ntdclk Display clock period  6.67 - - ns \ntvs_p VSYNC setup to DCLK_P rising edge  1.3 - - ns \ntvh_p VSYNC hold from DCLK_P rising edge  1.3 - - ns \nths_p HSYNC setup to DCLK_P rising edge  1.3 - - ns \nthh_p HSYNC hold from DCLK_P rising edge  1.3 - - ns \ntes_p DEN setup to DCLK_P rising edge  1.3 - - ns \nteh_p DEN hold from DCLK_P rising edge  1.3 - - ns \ntds_p DEN setup to DCLK_N rising edge  1.3 - - ns \ntdh_p DEN hold from DCLK_N rising edge  1.3 - - ns \ntds_n DATA setup to DCLK_P rising edge  1.3 - - ns \ntdh_n DATA hold from DCLK_P rising edge  1.3 - - ns \ntds_p DATA setup to DCLK_N rising edge  1.3 - - ns \ntdh_p DATA hold from  DCLK_N rising edge  1.3 - - ns \n \n \n \nCLK\n(internal)\nRS\nCSN\nWENCLK\n(internal)\nRS\nCSN\nREN\nDATA\n(input)\nMCU write MCU readDATA\n(output)trsd\ntcsd\ntdodtwend trend\ntdstdhtclk\n \nFig. 4-24 LCDC MCU interface (i80)timing  \n \nTable 4-17 LCDC0 RGB interface signal timing constant  \n*timing condition:  VCCIO= 3.3V, C L≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \ntclk Internal clock period  6.64 - - ns \ntrsd RS delay from CLK rising edge  4.407  6.605  9.801  ns \ntcsd CSN delay from CLK rising edge  5.331  8.070  12.098  ns \ntwend WEN delay from CLK rising edge  5.383  8.166  12.269  ns \ntrend REN delay from CLK rising edge  5.410  8.214  12.387  ns \ntdod D_out delay from CLK rising edge  6.988  8.214  16.135  ns \ntds D_in setup to REN rising edge  8.442  12.55  18.234  ns \ntdh D_in hold from REN rising edge  -13.1 -8.57 -6.173  ns \n \nTable 4-18 LCDC1 RGB interface signal timing constant  \n*timing condition:  VCCIO= 3.3V, CL≤8pF, drive strength 8mA  \nParameter  Min. Typ. Max.  Unit \ntclk Internal clock period  6.64 - - ns \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 71  trsd RS delay from CLK rising edge  4.377  6.547  9.775  ns \ntcsd CSN delay from CLK rising edge  5.218  7,953  12.008  ns \ntwend WEN delay from CLK rising edge  5.302  8.073  12.172  ns \ntrend REN delay from CLK rising edge  5.385  8.168  12.301  ns \ntdod D_out delay from CLK rising edge  6.799  10.40  15.547  ns \ntds D_in setup to REN rising edge  7.118  11.41  17.827  ns \ntdh D_in hold from REN rising edge  -11.9 -7.03 -4.054  ns \n \n \n \n4.7.4 CIF Timing Diagram  \nCIFx_DATAINtdhp\ntvsup tvhpCIFx_HREF\nCIFx_VSYNCthsup thhptdsupCIFx_CLKIN\n \nFig. 4-20 CIF timing diagram  \n \nTable 4-19 CIF Timing  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max.  Unit \ntc(sdr) Cycle time for sdr  10 - - ns \nthsup Input HREF setup time to \nCIF_CLKIN rising edge  4.6 - - ns \nthhp Input HREF hold time to \nCIF_CLKIN rising edge  2.1 - - ns \ntvsup Input VSYNC setup time to \nCIF_CLKIN rising edge  4.6 - - ns \ntvhp Input VSYNC hold time to \nCIF_CLKIN rising edge  2.1 - - ns \ntdsup Input DATAIN setup time to \nCIF_CLKIN rising edge  2.5 - - ns \ntdhp Input DATAIN hold time to \nCIF_CLKIN rising edge  0 - - ns \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 72  4.7.5 GPS Timing Diagram  \nGPS_CLK\nGPS_MAG\nGPS_SIGtp tsth\n \nFig. 4-21 RK3188 GPS timing waveform  \n \nTable 4-20 RK3188 GPS Timing parameters  \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nparameter  Min. Typ. Max.  Unit \ntp clock period  20 -  ns \nts setup time  10 -  ns \nth hold time  5 -  ns \n \n \n4.7.6 I2S Timing Diagram  \n4.7.7 Master mode  \n \ni2sx_lrck_rx\ni2sx_lrck_tx\n(output)i2sx_sclk\n(output)\ntdsdotsusdi\ni2sx_sdi\ni2sx_sdotdlrcktr tf\n \nFig. 4-22 Master mode timing diagram  \n \nTable 4-21 Meaning of the parameter in Fig. 9 -1 \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntr i2sx_sclk(output) rising time  - - 6.3 ns \ntf i2sx_sclk(output) falling time  - - 5.9 ns \ntdlrck i2sx_lrck_rx/i2s x_lrck_tx \npropagation delay from  i2sx_sclk \nfalling edge    1.9 ns \ntsusdi i2sx_sdi setup time to  i2sx_sclk \nrising  edge 10.0   ns \ntdsdo i2sx_sdo propagation delay from  \ni2sx_sclk falling edge    1.2 ns \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 73  4.7.8 Slave mode  \ntcyc\ni2sx_lrck_rx\ni2sx_lrck_tx\n(input)i2sx_sclk\n(input)\ntdsdotsusdi\ni2sx_sdi\ni2sx_sdotsulrckthsclktlsclk\n \nFig. 4-23 Slave mode timing diagram  \n \nTable 4-22 Meaning of the parameter in Fig. 9 -2 \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntcyc i2sx_sclk cycle time  40 - - ns \nthsclk i2sx_sclk pulse width high  20 - - ns \ntlsclk i2sx_sclk pulse width low  20 - - ns \ntsulrck i2sx_lrck_rx/i2s x_lrck_tx setup \ntime to i2sx_sclk rising edge    12.0 ns \ntsusdi i2sx_sdi setup time to  i2sx_sclk \nrising  edge 15.0   ns \ntdsdo i2sx_sdo propagation delay from  \ni2sx_sclk falling edge    11.0 ns \n \n4.8 SDIO Timing Diagram  \n4.8.1 CMD Interface Timing  \ntcko\nsdio_clkout\nsdio_cmdtodly tos toh tis tih\ncmd_out cmd_in\n \nFig. 4-24 SDIO CMD Interface Timing  \n \nTable 4-30 SDIO CMD Interface Timing  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max.  Unit \nClock sdio_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 50 MHz \nfod Clock frequency - 200 400 KHz \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 74  Identification Mode  \ntcki 1/2 sdio_cclkin cycle  10① - - ns \ntcko sdio_clkout cycle  20① - - ns \ntr Rise time for sdio_clkout  - - 1.7 ns \ntf Fall time for sdio_clkout  - - 1.7 ns \nInputs sdio_cmd  \ntis Input setup time  7.4 - - ns \ntih Input hold time  1.0 - - ns \nOutputs sdio_cmd  \ntodly Output delay time during \ndata transfer  - - 7.7 ns \ntos Output setup time  12.3 - - ns \ntoh Output hold time  1.3 - - ns \nNote○1:The max sdio_cclkin and sdio_clkout is 5 0MHz. \n4.8.2 DAT Interface T iming  \ntcko\nsdio_clkout\nsdio_data[i]todly tos toh tis tih\ndata_out data_in\n \nFig. 4-30 SDIO Data Interface Timing  \n \nTable 4-2 SDIO Data Interface Timing  \n*timing condition: VCCIO= 3.3V, C L≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max.  Unit \nClock sdio_clkout  \nfpp Clock frequency Data \nTransfer Mode  - - 50 MHz \nfod Clock frequency \nIdentification Mode  - - 400 KHz \ntcki 1/2 sdio_cclkin cycle  10① - - ns \ntcko sdio_clkout cycle  20① - - ns \ntr Rise time for sdio_clkout  - - 1.7 ns \ntf Fall time for sdio_clkout  - - 1.7 ns \nInputs sdio_datai (i=0,1,2,3)  \ntis Input setup time  7.4 - - ns \ntih Input hold time  1.0 - - ns \nOutputs sdio_data (i=0,1,2,3)  \ntodly Output delay time during \ndata transfer  - - 7.7 ns \ntos Output setup time  12.3 - - ns \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 75  toh Output hold time  1.3 - - ns \nNote ○1:The max sdio_cclkin and sdio_clkout is 5 0MHz. \n4.9 MAC Timing Diagram  \n4.9.1 Management  Timing Diagram  \n \nmii_mdclk\nmii_mdtmdc tmisu\ntmih\n \nFig. 4-31 Management timing diagram  \n \nTable 4-32 Management timing parameters  \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntmdc MDC clock period  400 - - ns \ntmodly Mii_md output delay \ntime from mii_mdclk \nrising edge  261.2  - - ns \ntmisu Mii_md input setup time \nfrom mii_mdclk rising \nedge  133.3  - - ns \ntmih Mii_md input hold time \nfrom mii_mdclk rising \nedge 0 - - ns \n \n4.10  RMII Timing Diagram  \nrmii_clkout\nrmii_txd\nrmii_txen\nrmii_rxd\nrmii_crs_dv\nrmii_rx_errtodlydat\ntodlyctl\ntihdattisudat\ntisuctl\ntihctl\n \nFig. 4-25 RMII timing diagram  \n \nTable 4-33 RMii timing parameters  \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 76   Rmii_clkout  clock frequency   - 50 MHz \ntr Rmii clkout clock rising edge  - - 1.7 ns \ntf Rmii clkout clock falling \nedge - - 1.7 ns \ntodlydat Rmii txd output delay  - - 12 ns \ntodlyctl Rmii control signals output \ndelay  - - 12 ns \ntisudat rmii_rxd setup to \nrmii_clkout rising edge 6 - - ns \ntihdat rmii_rxd hold to rmii_clkout \nrising edge  5 - - ns \ntisuctl rmii_crs_dv, rmii_rx_err  \nsetup to rmii_clkout rising \nedge 6 - - ns \ntihctl rmii_crs_dv, rmii_rx_err  \nhold to rmii_clkout rising \nedge 5 - - ns \n4.11  HSADC Timing Diagram  \ntcycle\nCLK\nDATAtds tdh\n \nFig. 4-26 HS-ADC Interface timing diagram  \n \nTable 4-34 HS-ADC interface timing parameter, Master mode  \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntcycle Clock Cycle  15 - - ns \ntds Data to clock setup time  8.0 - - ns \ntdh Data to clock hold time  3.9 - - ns \n  \nTable 4-35 HS-ADC interface timing parameter, Slave mode  \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntcycle Clock Cycle  16.6 - - ns \ntds Data to clock setup time  7.3 - - ns \ntdh Data to clock hold time  3.9 - - ns \nNote: When interface configured as TS or GPS interface , CLK is input from pad , when configured as ADC \ninterface , CLK is output to pad .  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 77  4.12  SPI Timing Diagram  \ntd(txd)spix_sclk\n(fall sample)\nspix_sclk\n(rise sample)\nspix_txd\nspix_rxd\nNote：x=0,1tsu(rxd)tr(spix_sclk) tf(spix_sclk)\n \nFig. 4-27 SPI controller timing diagram  \n \nTable 4-36 Timing parameter description -1 \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntr(spix_sclk) rise time for spix_sclk - - 3.3 ns \ntf(spix_sclk) fall time for spix_sclk - - 3.2 ns \ntd(txd) spix_txd propagation delay \nfrom spi x_sclk drive edge  - - 8 ns \ntsu(rxd) spix_rxd setup time to \nspix_sclk sample edge  5 - - ns \nNote:  x=0 \n \nTable 4-37 Timing parameter description -2 \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntr(spix_sclk) rise time for spix_sclk - - 3.2 ns \ntf(spix_sclk) fall time for spix_sclk - - 3.3 ns \ntd(txd) spix_txd propagation delay \nfrom spi x_sclk drive edge  - - 8 ns \ntsu(rxd) spix_rxd setup time to \nspix_sclk sample edge  5 - - ns \nNote:  x=1 \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 78  \nth(rxd)spix_sclk\n(fall sample)\nspix_sclk\n(rise sample)\nspix_txd\nspix_rxd\nNote：x=0,1tclk(spix_sclk）\ntw(sam2drv)\ntclk/3tclk/6tclk/3tclk/6\ntd(txd)tw(drv2sam) \nFig. 4-28 SPI controller timing diagram in slave mode  \n \nTable 4-38 Timing parameter description -3 \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \ntclk(spi x_clk) spix_sclk cycle time  60 - - ns \ntw(sam2drv)  spix_sclk pulse width from \nsample edge to drive edge  30 - - ns \ntw(drv2sam)  spix_sclk pulse width from \ndrive edge to sample edge  30 - - ns \ntd(txd) spix_txd propagation delay \nfrom tclk/3 after spi x_sclk drive \nedge - - 14.691  ns \nth(rxd) spix_rxd hold time from tclk/3 \nafter spi x_sclk sample edge  0.676  - - ns \nNote:  x=0,1  \n4.13  I2C Timing Diagram  \nsda\nscl\ntsu(sda) th(sda)\ntclk(scl)tr(scl) tf(scl)\n \nFig. 4-29 I2C timing diagram  \n \nTable 4-39 I2C timing parameters  \n*timing condition: VCCIO=3.3V,  CLOAD≤8pF, drive strength 4mA  \nParameter  Min. Typ. Max. Unit \n100KHz mode  \ntclk(scl) SCL clock period  - 10 - us \ntr(scl) rise time for SCL  - 6.5 - ns \ntf(scl) fall time for SCL  - 6.0 - ns \nth(sda) SDA hold time to falling \nedge of SCL  - 2.5 - us \ntsu(sda) SDA setup time to rising - 2.5 - us \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 79  edge of SCL  \n400KHz mode  \ntclk(scl) SCL clock frequency  - 2.5 - us \ntr(scl) rise time for SCL  - 6.5 - ns \ntf(scl) fall time for SCL  - 6.0 - ns \nth(sda) SDA hold time to falling \nedge of SCL  - 0.6 - us \ntsu(sda) SDA setup time to rising \nedge of SCL  - 0.6 - us \n \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 80  Chapter 5  Hardware Guideline  \n5.1 Reference design for oscillator PCB connection  \nRK3188 only use one oscillator , and its  typical clock frequency is 24MHz. The oscillator \nwill provide input clock to four on -chip PLLs . \n\uf06c External reference circuit for oscillators with 24MHz input  \nIn the following diagram , the value for Rf,Rd,C1,C2 must be adjusted a little to improve \nperformance of oscillator based on real crystal model . Especially C1 and C2 value is advised \nto meet formula (C1 * C2)/(C1+C 2) = ~8pF  \n \nOscillator IO\nXIN24M/\nXIN27MXOUT 24M/\nXOUT 27M\nRf = 1M Ohm\nRd = 0~200 Ohm\n8~12pF 8~12pFXIN24M XOUT24M\n \nFig. 5-1 External Reference Circuit for 24MHzOscillators  \n \n5.2 Reference design for PLL PCB connection  \nThe following reference design is suitable for PLL in RK 3188. \nThe PLL's two analog supplies should be filtered with two series ferritebeads and two \nshunt 0.1uF and 0.01uF capacitors. The ferrite on VSS ispreferred but optional.  Adding the \nferrite on VSS converts supply noiseto substrate noise as seen by the PLL. The PLLs are \ndesigned to berelatively insensitive to supply and substrate noise, so the presenceof this \nferrite is a second order issue.  \nThe VDD/VSS is mapped to VDD_APLL/VSS_APLL, VDD_DPLL/VSS_DPLL and \nVDD_C GPLL/VSS_C GPLL. \nThe AVDD/ AVSS is mapped to AVDD_APLL/AVSS_APL L, AVDD_DPLL/ AVSS_DPLL  and \nAVDD_C GPLL/AVSS_C GPLL. \n \nVDD\nVSSAVDD\nAVSS0.01uF 0.1uFferrite\nferrite\n \nFig. 5-2 External reference circuit for PLL  \n \nThe ferrite beads should be similar one of the following from Murata:  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 81  Table 5-1 Ferrite Bead Selection  \nPart number  R@DC  Z@10MHz  Z@100MHz  size \nBLM18EG601SN1  0.35 200 600 0603 \nBLM18PG471SN1  0.2 130 470 0603 \nBLM18KG601SN1  0.15 160 600 0603 \nBLM18AG601SN1  0.38 180 600 0603 \nBLM18AG102SN1  0.5 280 1000 0603 \nBLM18TG601TN1  0.45 190 600 0603 \nBLM15AG601SN1  0.6 200 600 0402 \nBLM15AX601SN1  0.34 190 600 0402 \nBLM15AX102SN1  0.49 250 1000 0402 \nBLM03AX601SN1  0.85 120 600 0201 \n \nSimilar ferrite beads are also available from Panasonic. The key characteristics  to select \nare: \n\uf06c DC resistance less than 0.40 ohms  \n\uf06c impedance at 10MHz equal to or greater 180 ohms  \n\uf06c impedance at 100MHz equal to or greater than 600 ohms  \nThe capacitors should be mounted as close to the package balls as possible . \n5.3 Reference design for USB OTG/Host2.0 connection  \nIn RK 3188 there are USB OTG and USB Host2.0 interface, in fact, same interface is for \nthem.The following diagram shows external reference design . Of course, for USB \nHost2.0some signals can be removed based on different application.  \n \nFig. 5-3 RK3188 USB OTG/Host2.0 interface reference connection  \n\nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 82  5.4 RK3188  Power up/down sequence requirement  \nFor all of the power supply in RK 3188, there is no any specific requirement of power \nup/down sequence except power supply between core l ogic and DDR 3/LPDDR 2 IO, betwe en \nUSB OTG/Host2.0 power supply . \n\uf06c Power supply sequence for core logic(CVDD/AVDD) and DDR 3/LPDDR 2 IO (MVDD)  \nIt is generally recommended that the core logic and DDR IO are powered -up together, \nand it is also acceptable for core logic supply to power -up a very short time before the DDR \nIO supply. If DDR IO supply must power -up before the core logic supply, it is advised to keep \nthe time between these two events less than 100ms to limit excessive DDR IO current draws.  \n\uf06c Power supply sequence for core logic(CVDD/AVDD) and digital GPIO power① \nThere is no requirement on the power -up sequence for two above groups . It is generally \nrecommended that “turn on the higher GPIO voltage first and then the lower core voltage” so \nthat the crowbar current would not occur on the power -up stage.  \nThere is no requirement on the power -down sequence for two above groups . Customers \ncan decide which voltage to be down first  based on the application need.  \n\uf06c Power supply sequence for core logic(CVDD/AVDD) and internal PMU voltage domain \nlogic(PVDD)  power  \nIt is generally recommended that  internal PMU voltage domain logic is powered -up \nbefore core logic to ensure that core logic is reset when it is powered -up. It is acceptable  \nthat internal PMU voltage domain logi c and core logic are  powered -up together . But core logic \ncan’t be powered -up before internal PMU voltage domain logic.  \nThere is not requirement on the power -down sequence for core logic  and internal PMU \nvoltage domain logic.  \n\uf06c Power supp ly sequence for USB O TG/Host2.0  \nThere is no requirement on the power -up and power -down sequence for the USB  power \nsupply USBDVDD_1V0 (1.0V), USBVDD_1V8 (1.8V) and USBVDD_3V3 (3.3V) . Customers can \ndecide which voltage to be up and down first based on the application , it is recomme nded \nthat the time duration between supply ramps be kept as short as possible . \nNotes :①:digital GPIO power include LCD0_VCCj, LCD1_VCC, CIF_VCC, PV CC, APj_VCC, FLASH_VCC, VCCIOj  \n5.5 The relationship between CLK32K and NPOR  \nWhen power up, before NPOR de -asserted to high, 32.768KHz clock(CLK32K) must to be \nmaintain ed at least 10 cycles stabilization . Customers must follow this rule to insure that the \nsystem reset can be correctly de -asserted, and RK3188 can normally work.  \n5.6 RK3188 Power on reset descriptions  \nThe following figure shows power -on-reset sequence. External power -on-reset input \nsignal NPOR is released after stabilization of oscillator input clock XIN24M. Internal signal \nsysrstn is generated after NPOR is filtered glitc h, which can filter out 5 clock cycles(24MHz) \nfor low pulse of NPOR, so 208ns low pulse of NPOR will not be recognized as valid power -on-\nreset signal for RK 3188.  \nTo make PLLs work normally, the internal power down signal(pllpd) for PLLs must be high \nafter power -on-reset, and maintains high level for more than 1us after sysrstn is deserted. \nThen PLL reset signals(pllrstn) are asserted for about 10.6us, and PLLs start to lock when \npllrstn dessert, and consume about  to 1330us to lock.  \nThe system will wait ab out 1330us, then deactivate internal reset signal chiprstn, which \nis used to control generation logic of all the clock inside CRU.   \nAfter 256 cycles or about 10.7us, rstn_pre for reset signal of all internal IPs will be \ndeserted, in other words, about 10. 7us of clock has been generated before reset of every \ninternal module is released.  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 83   \nnpor\nsysrstn\n1.3uspllpd\npllrstn\n10.6us\nchiprstn\n1.33ms\nrstn_pre\n(IP reset)10.6us\n \nFig. 5-4 RK3188 reset signals sequence  \nRK3188 Datasheet                                                                      Rev 1. 4 \nCopyright 2015 @ Fuzhou Rockchip Electronics Co. , Ltd.                                                 84  Chapter 6  Thermal Management  \n6.1 Overview  \nFor reliability and operability concerns, the absolute maximum junction temperature of \nRK3188  has to  be below 125º C.  \nDepending on the thermal mechanical design (Smartphone, Tablet, Personal Navigation \nDevice, etc), the  system thermal manag ement software and worst case thermal applications, \nthe junction temperature  might be exposed to higher values than those specified above.  \nTherefore, it is recommended to perform thermal simulations at device level (Smartphone, \nTablet,  Personal Navigation Device, etc) with the measured power of the worst case UC of the \ndevice.  \n \n6.2 Package Thermal Characteristics  \nTable 5-1 provides the thermal resistance characteristics for the package used on this \ndevice.  \n \nTable 6-1 Thermal Resistance Characteristics  \nPACKAGE  POWER(W)  𝜃𝐽𝐴(℃/𝑊) 𝜃𝐽𝐵(℃/𝑊) 𝜃𝐽𝐶(℃/𝑊) \nRK3188  5.15 19.4 11.3 7.0 \n \nNote:  The testing PCB is base on 6 layers, 208mm x 39 mm , 1 mm  Thickness , Ambient temperature is \n25°C. \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n"}]
!==============================================================================!
### RK3188 Processor Summary

**Component Overview:**
The RK3188 is a high-performance, low-power quad-core processor designed for mobile devices, personal mobile internet devices, and digital multimedia applications. It integrates ARM Cortex-A9 cores with NEON and FPU coprocessors, supporting advanced multimedia processing capabilities, including video decoding and encoding, graphics rendering, and various peripheral interfaces.

**Key Specifications:**
- **Voltage Ratings:**
  - Core Logic Power (AVDD, CVDD, PVDD): 0.9V to 1.4V
  - Digital GPIO Power (VCCIO0, VCCIO1): 1.62V to 3.6V
  - DDR IO Power (MVDD): 1.425V to 1.575V
  - USB OTG/Host Power: 1.0V (USBDVDD_1V0), 1.8V (USBVDD_1V8), 3.3V (USBVDD_3V3)

- **Current Ratings:**
  - Maximum CPU Frequency: 1.6 GHz
  - Power Consumption (Normal Mode): 4 mW
  - Power Consumption (Standby Mode): 100 µW

- **Operating Temperature Range:**
  - Ambient Operating Temperature: 0°C to 80°C

- **Package Type:**
  - TFBGA453 (19mm x 19mm, ball size: 0.4mm, ball pitch: 0.8mm)

- **Special Features:**
  - Quad-core ARM Cortex-A9 architecture
  - Integrated 3D GPU (Mali-400MP4) supporting OpenGL ES 1.1 and 2.0
  - Full HD video decoding (1080p@60fps) and encoding (1080p@30fps)
  - Multiple peripheral interfaces including USB OTG, HDMI, and various memory interfaces (DDR3, LPDDR2)
  - Support for TrustZone technology for enhanced security

- **Moisture Sensitive Level (MSL):**
  - MSL is not explicitly mentioned in the provided data, but typically, such components are rated according to JEDEC J-STD-020E standards.

**Description:**
The RK3188 is a System-on-Chip (SoC) that combines a quad-core CPU with a powerful GPU, making it suitable for high-performance applications in mobile computing. It features advanced multimedia capabilities, including support for various video codecs and image processing functions, making it ideal for devices requiring rich media experiences.

**Typical Applications:**
- **Mobile Devices:** Smartphones and tablets that require efficient processing power for applications and multimedia playback.
- **Personal Mobile Internet Devices (PMIDs):** Devices that benefit from high-performance computing and connectivity features.
- **Digital Multimedia Applications:** Devices focused on video playback, gaming, and graphics-intensive applications.
- **Embedded Systems:** Applications in automotive, industrial, and consumer electronics where processing power and multimedia capabilities are essential.

This summary encapsulates the RK3188's specifications and applications, highlighting its role as a versatile processor in modern mobile and multimedia devices.