;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	JMZ 56, <39
	SUB -7, <-120
	SUB @-127, 100
	MOV <-13, 36
	MOV <-13, 36
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, @106
	SUB @121, 103
	MOV <-13, 36
	JMN -1, @-20
	MOV -1, <-20
	SUB @121, 106
	DJN 31, 360
	CMP @121, 106
	MOV -1, <-20
	ADD 0, 0
	SUB @-127, 100
	MOV -17, <-20
	MOV <3, @136
	DJN -13, 36
	DJN -1, @-20
	SUB @127, @106
	SLT #-430, -29
	SUB @-1, 3
	ADD 0, 0
	SUB @-127, 100
	SUB @-127, 100
	CMP @121, 103
	ADD #270, <1
	ADD <300, 91
	ADD #270, <1
	JMN <-30, 9
	ADD <300, 91
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	SPL 636, #634
	SPL 636, #634
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	ADD -1, <-20
	MOV -1, <-20
