// Seed: 826819717
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_2 = 0;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd2,
    parameter id_5 = 32'd22
) (
    input wand id_0,
    input supply0 _id_1,
    output wor id_2,
    output tri id_3,
    output wand id_4,
    input tri1 _id_5,
    output supply1 id_6
);
  tri1 [-1  ==  id_5 : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [7:0]["" : id_1] id_9;
  assign id_8 = -1;
  assign {1, -1 << id_0, 1} = 1 ? id_9[""] : -1 + id_5;
endmodule
