Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Sun Jun 11 22:18:20 2017
| Host             : Freedom-computer running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 15.252 |
| Dynamic (W)              | 15.067 |
| Device Static (W)        | 0.185  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 23.7   |
| Junction Temperature (C) | 101.3  |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     7.085 |     1552 |       --- |             --- |
|   LUT as Logic           |     6.769 |      922 |     20800 |            4.43 |
|   CARRY4                 |     0.112 |       40 |      8150 |            0.49 |
|   F7/F8 Muxes            |     0.086 |      104 |     32600 |            0.32 |
|   LUT as Distributed RAM |     0.061 |       32 |      9600 |            0.33 |
|   Register               |     0.046 |      320 |     41600 |            0.77 |
|   BUFG                   |     0.010 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       12 |       --- |             --- |
| Signals                  |     7.974 |     1441 |       --- |             --- |
| I/O                      |     0.008 |       15 |       106 |           14.15 |
| Static Power             |     0.185 |          |           |                 |
| Total                    |    15.252 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |    15.962 |      15.860 |      0.102 |
| Vccaux    |       1.800 |     0.028 |       0.000 |      0.028 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| top                               |    15.067 |
|   alu                             |     0.408 |
|   dmem                            |     0.084 |
|     U0                            |     0.084 |
|       synth_options.dist_mem_inst |     0.084 |
|         gen_sp_ram.spram_inst     |     0.084 |
|           ram_reg_0_63_0_0        |     0.003 |
|           ram_reg_0_63_10_10      |     0.004 |
|           ram_reg_0_63_11_11      |     0.003 |
|           ram_reg_0_63_12_12      |     0.004 |
|           ram_reg_0_63_13_13      |     0.003 |
|           ram_reg_0_63_14_14      |     0.003 |
|           ram_reg_0_63_15_15      |     0.003 |
|           ram_reg_0_63_16_16      |     0.003 |
|           ram_reg_0_63_17_17      |     0.004 |
|           ram_reg_0_63_18_18      |     0.001 |
|           ram_reg_0_63_19_19      |     0.004 |
|           ram_reg_0_63_1_1        |     0.003 |
|           ram_reg_0_63_20_20      |     0.002 |
|           ram_reg_0_63_21_21      |     0.003 |
|           ram_reg_0_63_22_22      |     0.002 |
|           ram_reg_0_63_23_23      |     0.001 |
|           ram_reg_0_63_24_24      |     0.001 |
|           ram_reg_0_63_25_25      |     0.001 |
|           ram_reg_0_63_26_26      |     0.001 |
|           ram_reg_0_63_27_27      |     0.002 |
|           ram_reg_0_63_28_28      |     0.003 |
|           ram_reg_0_63_29_29      |     0.004 |
|           ram_reg_0_63_2_2        |     0.003 |
|           ram_reg_0_63_30_30      |     0.002 |
|           ram_reg_0_63_31_31      |     0.003 |
|           ram_reg_0_63_3_3        |     0.003 |
|           ram_reg_0_63_4_4        |     0.003 |
|           ram_reg_0_63_5_5        |     0.003 |
|           ram_reg_0_63_6_6        |     0.003 |
|           ram_reg_0_63_7_7        |     0.002 |
|           ram_reg_0_63_8_8        |     0.004 |
|           ram_reg_0_63_9_9        |     0.002 |
|   imem                            |     1.413 |
|     U0                            |     1.413 |
|       synth_options.dist_mem_inst |     1.413 |
|         gen_rom.rom_inst          |     1.413 |
|   regfile                         |    12.205 |
|   smg_                            |     0.475 |
+-----------------------------------+-----------+


