read -sv run_verilog_mid/adder_32b_8_84_43c6aa0c0939a8cb5bdfcd5d5d5ec4d2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_43c6aa0c0939a8cb5bdfcd5d5d5ec4d2_yosys.v
