Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/lab02/alu/alu_alu_sch_tb_isim_beh.exe -prj E:/lab02/alu/alu_alu_sch_tb_beh.prj work.alu_alu_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/lab02/alu/add1b.vf" into library work
Analyzing Verilog file "E:/lab02/alu/overflow_detect.vf" into library work
Analyzing Verilog file "E:/lab02/alu/alu1b.vf" into library work
Analyzing Verilog file "E:/lab02/alu/alu.vf" into library work
Analyzing Verilog file "E:/lab02/alu/alu_tb_0.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/lab02/alu/alu_tb_0.v" Line 23: Size mismatch in connection of port <ci>. Formal port size is 1-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module AND2
Compiling module AND3
Compiling module OR4
Compiling module OR3
Compiling module INV
Compiling module add1b_MUSER_alu
Compiling module OR2
Compiling module AND3B1
Compiling module M2_1E_MXILINX_alu
Compiling module MUXF5
Compiling module M4_1E_MXILINX_alu
Compiling module VCC
Compiling module AND2B1
Compiling module M2_1_MXILINX_alu
Compiling module alu1b_MUSER_alu
Compiling module AND4
Compiling module overflow_detect_MUSER_alu
Compiling module INV4_MXILINX_alu
Compiling module alu
Compiling module alu_alu_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable E:/lab02/alu/alu_alu_sch_tb_isim_beh.exe
Fuse Memory Usage: 30192 KB
Fuse CPU Usage: 405 ms
