$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#2600
b00000000 "
#2601
b00000000 "
#3400
b00000000 "
#3401
b00000000 "
#4750
0!
#16475
b00000001 "
#16476
b00000001 "
#17687
b00000001 "
#17688
b00000001 "
#18900
b00000001 "
#18901
b00000001 "
#20187
b00000001 "
#20188
b00000001 "
#21325
b00000001 "
#21326
b00000001 "
#22537
b00000001 "
#22538
b00000001 "
#23912
b00000000 "
#23913
b00000000 "
#27475
1!
#28337
b00000000 "
#28338
b00000000 "
#29687
0!
#32612
b00000001 "
#32613
b00000001 "
#33825
b00000001 "
#33826
b00000001 "
#35200
b00000000 "
#35201
b00000000 "
#37637
1!
#38500
b00000000 "
#38501
b00000000 "
