// Seed: 1920039149
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3;
  ;
  logic id_4;
  wire  id_5;
  logic [1 : -1 'h0] id_6, id_7;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wire id_7,
    input supply0 id_8,
    input wor id_9,
    input uwire id_10,
    input tri id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
