{"vcs1":{"timestamp_begin":1685168780.600621269, "rt":1.75, "ut":0.53, "st":0.24}}
{"vcselab":{"timestamp_begin":1685168782.443177989, "rt":1.08, "ut":0.35, "st":0.06}}
{"link":{"timestamp_begin":1685168783.601521940, "rt":0.76, "ut":0.39, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685168779.892478760}
{"VCS_COMP_START_TIME": 1685168779.892478760}
{"VCS_COMP_END_TIME": 1685168785.972563583}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349732}}
{"stitch_vcselab": {"peak_mem": 222248}}
