{"sha": "90a158075a6b4e26c2e1204c71aa7f49548c5bd7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTBhMTU4MDc1YTZiNGUyNmMyZTEyMDRjNzFhYTdmNDk1NDhjNWJkNw==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2019-10-24T18:22:33Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2019-10-24T18:22:33Z"}, "message": "rs6000: Implement [u]avg<mode>3_ceil\n\nWe already had those in fact, just under other names.  Use the standard\nnames so that the vectorizer can use it.\n\n\n\t* config/rs6000/altivec.md (altivec_vavgu<VI_char>): Rename to...\n\t(uavg<mode>3_ceil): ... This.\n\t(altivec_vavgs<VI_char>): Rename to...\n\t(avg<mode>3_ceil): ... This.\n\t* config/rs6000/rs6000-builtin.def (VAVGUB, VAVGSB, VAVGUH, VAVGSH,\n\tVAVGUW, VAVGSW): Adjust.\n\nFrom-SVN: r277421", "tree": {"sha": "10e83c6e11af9f914b2b55f459c9fea3900de1bc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/10e83c6e11af9f914b2b55f459c9fea3900de1bc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/90a158075a6b4e26c2e1204c71aa7f49548c5bd7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90a158075a6b4e26c2e1204c71aa7f49548c5bd7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/90a158075a6b4e26c2e1204c71aa7f49548c5bd7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/90a158075a6b4e26c2e1204c71aa7f49548c5bd7/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "1c95aee0a3e154a9583a7f2cfe987ef84344157c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1c95aee0a3e154a9583a7f2cfe987ef84344157c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1c95aee0a3e154a9583a7f2cfe987ef84344157c"}], "stats": {"total": 25, "additions": 17, "deletions": 8}, "files": [{"sha": "64942512edb7394aa4bba027928405a0b7791ef5", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90a158075a6b4e26c2e1204c71aa7f49548c5bd7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90a158075a6b4e26c2e1204c71aa7f49548c5bd7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=90a158075a6b4e26c2e1204c71aa7f49548c5bd7", "patch": "@@ -1,3 +1,12 @@\n+2019-10-24  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/altivec.md (altivec_vavgu<VI_char>): Rename to...\n+\t(uavg<mode>3_ceil): ... This.\n+\t(altivec_vavgs<VI_char>): Rename to...\n+\t(avg<mode>3_ceil): ... This.\n+\t* config/rs6000/rs6000-builtin.def (VAVGUB, VAVGSB, VAVGUH, VAVGSH,\n+\tVAVGUW, VAVGSW): Adjust.\n+\n 2019-10-24  Nathan Sidwell  <nathan@acm.org>\n \n \t* dumpfile.c (dump_begin): Reorder decls to use RAII."}, {"sha": "daa91a4942569712fc567d67f11d3ebd0f31ce48", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90a158075a6b4e26c2e1204c71aa7f49548c5bd7/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90a158075a6b4e26c2e1204c71aa7f49548c5bd7/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=90a158075a6b4e26c2e1204c71aa7f49548c5bd7", "patch": "@@ -560,7 +560,7 @@\n   [(set_attr \"type\" \"vecsimple\")])\n \n ;;\n-(define_insn \"altivec_vavgu<VI_char>\"\n+(define_insn \"uavg<mode>3_ceil\"\n   [(set (match_operand:VI 0 \"register_operand\" \"=v\")\n         (unspec:VI [(match_operand:VI 1 \"register_operand\" \"v\")\n                     (match_operand:VI 2 \"register_operand\" \"v\")]\n@@ -569,7 +569,7 @@\n   \"vavgu<VI_char> %0,%1,%2\"\n   [(set_attr \"type\" \"vecsimple\")])\n \n-(define_insn \"altivec_vavgs<VI_char>\"\n+(define_insn \"avg<mode>3_ceil\"\n   [(set (match_operand:VI 0 \"register_operand\" \"=v\")\n         (unspec:VI [(match_operand:VI 1 \"register_operand\" \"v\")\n                     (match_operand:VI 2 \"register_operand\" \"v\")]"}, {"sha": "0feee7cafca7219cb8b149d938380ec2b3c2b99e", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/90a158075a6b4e26c2e1204c71aa7f49548c5bd7/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/90a158075a6b4e26c2e1204c71aa7f49548c5bd7/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=90a158075a6b4e26c2e1204c71aa7f49548c5bd7", "patch": "@@ -1002,12 +1002,12 @@ BU_ALTIVEC_2 (VADDUWS,\t      \"vadduws\",\tCONST,\taltivec_vadduws)\n BU_ALTIVEC_2 (VADDSWS,\t      \"vaddsws\",\tCONST,\taltivec_vaddsws)\n BU_ALTIVEC_2 (VAND,\t      \"vand\",\t\tCONST,\tandv4si3)\n BU_ALTIVEC_2 (VANDC,\t      \"vandc\",\t\tCONST,\tandcv4si3)\n-BU_ALTIVEC_2 (VAVGUB,\t      \"vavgub\",\t\tCONST,\taltivec_vavgub)\n-BU_ALTIVEC_2 (VAVGSB,\t      \"vavgsb\",\t\tCONST,\taltivec_vavgsb)\n-BU_ALTIVEC_2 (VAVGUH,\t      \"vavguh\",\t\tCONST,\taltivec_vavguh)\n-BU_ALTIVEC_2 (VAVGSH,\t      \"vavgsh\",\t\tCONST,\taltivec_vavgsh)\n-BU_ALTIVEC_2 (VAVGUW,\t      \"vavguw\",\t\tCONST,\taltivec_vavguw)\n-BU_ALTIVEC_2 (VAVGSW,\t      \"vavgsw\",\t\tCONST,\taltivec_vavgsw)\n+BU_ALTIVEC_2 (VAVGUB,\t      \"vavgub\",\t\tCONST,\tuavgv16qi3_ceil)\n+BU_ALTIVEC_2 (VAVGSB,\t      \"vavgsb\",\t\tCONST,\tavgv16qi3_ceil)\n+BU_ALTIVEC_2 (VAVGUH,\t      \"vavguh\",\t\tCONST,\tuavgv8hi3_ceil)\n+BU_ALTIVEC_2 (VAVGSH,\t      \"vavgsh\",\t\tCONST,\tavgv8hi3_ceil)\n+BU_ALTIVEC_2 (VAVGUW,\t      \"vavguw\",\t\tCONST,\tuavgv4si3_ceil)\n+BU_ALTIVEC_2 (VAVGSW,\t      \"vavgsw\",\t\tCONST,\tavgv4si3_ceil)\n BU_ALTIVEC_2 (VCFUX,\t      \"vcfux\",\t\tCONST,\taltivec_vcfux)\n BU_ALTIVEC_2 (VCFSX,\t      \"vcfsx\",\t\tCONST,\taltivec_vcfsx)\n BU_ALTIVEC_2 (VCMPBFP,\t      \"vcmpbfp\",\tCONST,\taltivec_vcmpbfp)"}]}