
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/perlbench_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2501131 heartbeat IPC: 3.99819 cumulative IPC: 3.99819 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2501132 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 16331393 heartbeat IPC: 0.723052 cumulative IPC: 0.723052 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 29113684 heartbeat IPC: 0.782332 cumulative IPC: 0.751525 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40563442 heartbeat IPC: 0.873381 cumulative IPC: 0.788181 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 53154201 heartbeat IPC: 0.794233 cumulative IPC: 0.789686 (Simulation time: 0 hr 4 min 30 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 64716414 heartbeat IPC: 0.864886 cumulative IPC: 0.803661 (Simulation time: 0 hr 5 min 22 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 77655993 heartbeat IPC: 0.772823 cumulative IPC: 0.798352 (Simulation time: 0 hr 6 min 15 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 88655899 heartbeat IPC: 0.909099 cumulative IPC: 0.812491 (Simulation time: 0 hr 7 min 2 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 99536327 heartbeat IPC: 0.919082 cumulative IPC: 0.824443 (Simulation time: 0 hr 7 min 51 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 112994761 heartbeat IPC: 0.743028 cumulative IPC: 0.814527 (Simulation time: 0 hr 8 min 45 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 126288779 heartbeat IPC: 0.752218 cumulative IPC: 0.807835 (Simulation time: 0 hr 9 min 42 sec) 
Finished CPU 0 instructions: 100000000 cycles: 123787649 cumulative IPC: 0.807835 (Simulation time: 0 hr 9 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.807835 instructions: 100000000 cycles: 123787649
cpu0_DTLB TOTAL     ACCESS:   24833874  HIT:   24177126  MISS:     656748
cpu0_DTLB LOAD      ACCESS:   16163310  HIT:   15591864  MISS:     571446
cpu0_DTLB RFO       ACCESS:    8670564  HIT:    8585262  MISS:      85302
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.30024 cycles
cpu0_ITLB TOTAL     ACCESS:    8520151  HIT:    8441987  MISS:      78164
cpu0_ITLB LOAD      ACCESS:    8520151  HIT:    8441987  MISS:      78164
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11285 cycles
cpu0_L1I TOTAL     ACCESS:    9977425  HIT:    9297116  MISS:     680309
cpu0_L1I LOAD      ACCESS:    9977425  HIT:    9297116  MISS:     680309
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.2164 cycles
cpu0_STLB TOTAL     ACCESS:     734912  HIT:     726459  MISS:       8453
cpu0_STLB LOAD      ACCESS:     649610  HIT:     642245  MISS:       7365
cpu0_STLB RFO       ACCESS:      85302  HIT:      84214  MISS:       1088
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 23.8858 cycles
cpu0_L1D TOTAL     ACCESS:   32037850  HIT:   31085083  MISS:     952767
cpu0_L1D LOAD      ACCESS:   16947225  HIT:   16082793  MISS:     864432
cpu0_L1D RFO       ACCESS:   15082206  HIT:   14995426  MISS:      86780
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       8419  HIT:       6864  MISS:       1555
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.6334 cycles
cpu0_L2C TOTAL     ACCESS:    1889384  HIT:    1714458  MISS:     174926
cpu0_L2C LOAD      ACCESS:    1544725  HIT:    1392675  MISS:     152050
cpu0_L2C RFO       ACCESS:      86773  HIT:      64405  MISS:      22368
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     256331  HIT:     255901  MISS:        430
cpu0_L2C TRANSLATION ACCESS:       1555  HIT:       1477  MISS:         78
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 40.7078 cycles
LLC TOTAL     ACCESS:     226220  HIT:     201778  MISS:      24442
LLC LOAD      ACCESS:     152050  HIT:     133880  MISS:      18170
LLC RFO       ACCESS:      22368  HIT:      17092  MISS:       5276
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      51724  HIT:      50728  MISS:        996
LLC TRANSLATION ACCESS:         78  HIT:         78  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 141.412 cycles
Insertion Distribution: 
	LOAD 8871 0 29161 823 
	RFO 522 0 5827 899 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1001 
	 0 0 23 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4613  ROW_BUFFER_MISS:      18831
 DBUS AVG_CONGESTED_CYCLE:    3.84681
 WQ ROW_BUFFER_HIT:       1336  ROW_BUFFER_MISS:       4216  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.5426% MPKI: 12.0745 Average ROB Occupancy at Mispredict: 40.8944
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00217
BRANCH_INDIRECT: 0.80239
BRANCH_CONDITIONAL: 9.8183
BRANCH_DIRECT_CALL: 0.00216
BRANCH_INDIRECT_CALL: 1.42497
BRANCH_RETURN: 0.02455

