// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_e_e
//
// Generated
//  by:  wig
//  on:  Thu Jul  6 05:51:58 2006
//  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../autoopen.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_e_e.v,v 1.4 2006/07/10 07:30:09 wig Exp $
// $Date: 2006/07/10 07:30:09 $
// $Log: inst_e_e.v,v $
// Revision 1.4  2006/07/10 07:30:09  wig
// Updated more testcasess.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
//
// Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
// (C) 2003,2005 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns/10ps



//
//
// Start of Generated Module rtl of inst_e_e
//

// No user `defines in this module


module inst_e_e
//
// Generated Module inst_e
//
	(
		p_mix_s_eo3_go,
		s_eo1,
		s_eo2,
		s_eo4,
		s_eo5,
		s_outname
	);

	// Generated Module Inputs:
		input		s_outname;
	// Generated Module Outputs:
		output		p_mix_s_eo3_go;
		output		s_eo1;
		output		s_eo2;
		output		s_eo4;
		output		s_eo5;
	// Generated Wires:
		wire		p_mix_s_eo3_go;
		wire		s_eo1;
		wire		s_eo2;
		wire		s_eo4;
		wire		s_eo5;
		wire		s_outname;
// End of generated module header


	// Internal signals

	//
	// Generated Signal List
	//
		wire		s_eo3; // __W_PORT_SIGNAL_MAP_REQ
	//
	// End of Generated Signal List
	//


	// %COMPILER_OPTS%

	//
	// Generated Signal Assignments
	//
		assign	p_mix_s_eo3_go	=	s_eo3;  // __I_O_BIT_PORT




	//
	// Generated Instances and Port Mappings
	//
		// Generated Instance Port Map for inst_ea
		inst_ea_e inst_ea (

			.s_eo1(s_eo1),
			.s_eo2(s_eo2),
			.s_eo3(s_eo3),
			.s_eo4(s_eo4),
			.s_eo5(s_eo5)
		);
		// End of Generated Instance Port Map for inst_ea

		// Generated Instance Port Map for inst_eb
		inst_eb_e inst_eb (
			.s_eo2(s_eo2)
		);
		// End of Generated Instance Port Map for inst_eb



endmodule
//
// End of Generated Module rtl of inst_e_e
//

//
//!End of Module/s
// --------------------------------------------------------------
